Analysis & Synthesis report for VIP_PAL
Sun Jun 07 18:20:58 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |action_vip|I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST
 12. State Machine - |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|state_d
 13. State Machine - |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state
 14. State Machine - |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2
 15. State Machine - |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d
 16. State Machine - |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state
 17. State Machine - |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur
 18. State Machine - |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d
 19. State Machine - |action_vip|video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component
 26. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated
 27. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p
 28. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p
 29. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram
 30. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp
 31. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp
 32. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 33. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 34. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 35. Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 36. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component
 37. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated
 38. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p
 39. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p
 40. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram
 41. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 42. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12
 43. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp
 44. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_bwp
 45. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 46. Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
 47. Parameter Settings for User Entity Instance: pll_27m:pll_xscale_inst|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: video_process:TV_Box|bt656_rx:bt656_rx_inst
 49. Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component
 50. Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component
 51. Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component
 52. Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component
 53. Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component
 54. Parameter Settings for User Entity Instance: video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: video_process:TV_Box|wr_sdram:wr_sdram_inst
 56. Parameter Settings for User Entity Instance: video_process:TV_Box|sdram_if:sdram_if_0
 57. Parameter Settings for User Entity Instance: video_process:TV_Box|rd_sdram:rd_sdram_inst
 58. Parameter Settings for User Entity Instance: video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component
 59. Parameter Settings for User Entity Instance: I2C_AV_Config:I2C_AV_Config_inst
 60. altpll Parameter Settings by Entity Instance
 61. lpm_mult Parameter Settings by Entity Instance
 62. dcfifo Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0"
 64. Port Connectivity Checks: "I2C_AV_Config:I2C_AV_Config_inst"
 65. Port Connectivity Checks: "video_process:TV_Box|vga:vga_inst"
 66. Port Connectivity Checks: "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst"
 67. Port Connectivity Checks: "video_process:TV_Box|rd_sdram:rd_sdram_inst"
 68. Port Connectivity Checks: "video_process:TV_Box|sdram_if:sdram_if_0"
 69. Port Connectivity Checks: "video_process:TV_Box|wr_sdram:wr_sdram_inst"
 70. Port Connectivity Checks: "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst"
 71. Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult5"
 72. Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult4"
 73. Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult3"
 74. Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult2"
 75. Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult1"
 76. Port Connectivity Checks: "video_process:TV_Box|csc:csc_0"
 77. Port Connectivity Checks: "video_process:TV_Box|bt656_rx:bt656_rx_inst"
 78. Port Connectivity Checks: "video_process:TV_Box"
 79. Port Connectivity Checks: "pll_27m:pll_xscale_inst"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 07 18:20:58 2015       ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                      ; VIP_PAL                                     ;
; Top-level Entity Name              ; action_vip                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,253                                       ;
;     Total combinational functions  ; 977                                         ;
;     Dedicated logic registers      ; 758                                         ;
; Total registers                    ; 758                                         ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 24,576                                      ;
; Embedded Multiplier 9-bit elements ; 5                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; action_vip         ; VIP_PAL            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; src/wr_sdram.v                   ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/wr_sdram.v                           ;         ;
; src/bt656_rx.v                   ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/bt656_rx.v                           ;         ;
; src/mult6x6.v                    ; yes             ; User Wizard-Generated File   ; D:/altera/ext/VIP_PAL_NEW/src/mult6x6.v                            ;         ;
; src/fifo_wrbuffer_512x16.v       ; yes             ; User Wizard-Generated File   ; D:/altera/ext/VIP_PAL_NEW/src/fifo_wrbuffer_512x16.v               ;         ;
; src/fifo_display_1024x16.v       ; yes             ; User Wizard-Generated File   ; D:/altera/ext/VIP_PAL_NEW/src/fifo_display_1024x16.v               ;         ;
; src/video_process.v              ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/video_process.v                      ;         ;
; src/VGA.v                        ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/VGA.v                                ;         ;
; src/svga_defines.v               ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/svga_defines.v                       ;         ;
; src/sdram_if.v                   ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/sdram_if.v                           ;         ;
; src/rd_sdram.v                   ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/rd_sdram.v                           ;         ;
; src/mydefines.v                  ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/mydefines.v                          ;         ;
; src/i2c_controller.v             ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/i2c_controller.v                     ;         ;
; src/i2c_av_config.v              ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/i2c_av_config.v                      ;         ;
; src/csc.v                        ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/csc.v                                ;         ;
; src/action_vip.v                 ; yes             ; User Verilog HDL File        ; D:/altera/ext/VIP_PAL_NEW/src/action_vip.v                         ;         ;
; core/pll_27m.v                   ; yes             ; User Wizard-Generated File   ; D:/altera/ext/VIP_PAL_NEW/core/pll_27m.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_27m_altpll.v              ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/pll_27m_altpll.v                      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_kap.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/mult_kap.tdf                          ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_7si1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dcfifo_7si1.tdf                       ;         ;
; db/a_gray2bin_6ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/a_gray2bin_6ib.tdf                    ;         ;
; db/a_graycounter_577.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/a_graycounter_577.tdf                 ;         ;
; db/a_graycounter_1lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/a_graycounter_1lc.tdf                 ;         ;
; db/altsyncram_uj31.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/altsyncram_uj31.tdf                   ;         ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dffpipe_oe9.tdf                       ;         ;
; db/alt_synch_pipe_qld.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/alt_synch_pipe_qld.tdf                ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dffpipe_pe9.tdf                       ;         ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/alt_synch_pipe_rld.tdf                ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dffpipe_qe9.tdf                       ;         ;
; db/cmpr_n76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/cmpr_n76.tdf                          ;         ;
; db/dcfifo_p0j1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dcfifo_p0j1.tdf                       ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/a_gray2bin_7ib.tdf                    ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/a_graycounter_677.tdf                 ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/a_graycounter_2lc.tdf                 ;         ;
; db/altsyncram_em31.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/altsyncram_em31.tdf                   ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/alt_synch_pipe_sld.tdf                ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dffpipe_re9.tdf                       ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dffpipe_se9.tdf                       ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/alt_synch_pipe_tld.tdf                ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/dffpipe_te9.tdf                       ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/ext/VIP_PAL_NEW/db/cmpr_o76.tdf                          ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,253                                                                                          ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 977                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 372                                                                                            ;
;     -- 3 input functions                    ; 243                                                                                            ;
;     -- <=2 input functions                  ; 362                                                                                            ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 675                                                                                            ;
;     -- arithmetic mode                      ; 302                                                                                            ;
;                                             ;                                                                                                ;
; Total registers                             ; 758                                                                                            ;
;     -- Dedicated logic registers            ; 758                                                                                            ;
;     -- I/O registers                        ; 0                                                                                              ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 72                                                                                             ;
; Total memory bits                           ; 24576                                                                                          ;
;                                             ;                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 5                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 1                                                                                              ;
;     -- PLLs                                 ; 1                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 588                                                                                            ;
; Total fan-out                               ; 6650                                                                                           ;
; Average fan-out                             ; 3.43                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |action_vip                                            ; 977 (0)           ; 758 (0)      ; 24576       ; 5            ; 5       ; 0         ; 72   ; 0            ; |action_vip                                                                                                                                                                         ; work         ;
;    |I2C_AV_Config:I2C_AV_Config_inst|                  ; 203 (128)         ; 81 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|I2C_AV_Config:I2C_AV_Config_inst                                                                                                                                        ; work         ;
;       |I2C_Controller:u0|                              ; 75 (75)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0                                                                                                                      ; work         ;
;    |pll_27m:pll_xscale_inst|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|pll_27m:pll_xscale_inst                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|pll_27m:pll_xscale_inst|altpll:altpll_component                                                                                                                         ; work         ;
;          |pll_27m_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated                                                                                           ; work         ;
;    |video_process:TV_Box|                              ; 774 (14)          ; 677 (16)     ; 24576       ; 5            ; 5       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box                                                                                                                                                    ; work         ;
;       |bt656_rx:bt656_rx_inst|                         ; 18 (18)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|bt656_rx:bt656_rx_inst                                                                                                                             ; work         ;
;       |csc:csc_0|                                      ; 120 (120)         ; 0 (0)        ; 0           ; 5            ; 5       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0                                                                                                                                          ; work         ;
;          |mult6x6:mult1|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult2|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult3|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult4|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult5|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;       |fifo_display_1024x16:fifo_display_1024x16_inst| ; 92 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                     ; 92 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_p0j1:auto_generated|               ; 92 (15)           ; 127 (33)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated                                                  ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|           ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_677:rdptr_g1p|           ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_sld:rs_dgwp|            ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ; work         ;
;                   |dffpipe_re9:dffpipe12|              ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12 ; work         ;
;                |alt_synch_pipe_tld:ws_dgrp|            ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ; work         ;
;                   |dffpipe_te9:dffpipe16|              ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ; work         ;
;                |altsyncram_em31:fifo_ram|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;                |cmpr_o76:wrfull_eq_comp|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_se9:ws_brp|                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp                               ; work         ;
;                |dffpipe_se9:ws_bwp|                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_bwp                               ; work         ;
;       |fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst| ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                     ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_7si1:auto_generated|               ; 92 (21)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated                                                  ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|           ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_577:rdptr_g1p|           ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|            ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|              ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|            ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|              ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                |altsyncram_uj31:fifo_ram|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram                         ; work         ;
;                |cmpr_n76:rdempty_eq_comp|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; work         ;
;                |cmpr_n76:wrfull_eq_comp|               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_oe9:rs_brp|                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                |dffpipe_oe9:rs_bwp|                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;       |rd_sdram:rd_sdram_inst|                         ; 99 (99)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst                                                                                                                             ; work         ;
;       |sdram_if:sdram_if_0|                            ; 180 (180)         ; 189 (189)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0                                                                                                                                ; work         ;
;       |vga:vga_inst|                                   ; 58 (58)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|vga:vga_inst                                                                                                                                       ; work         ;
;       |wr_sdram:wr_sdram_inst|                         ; 101 (101)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst                                                                                                                             ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 5           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 5           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+----------------------------+
; Altera ; LPM_MULT     ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1                        ; src/mult6x6.v              ;
; Altera ; LPM_MULT     ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2                        ; src/mult6x6.v              ;
; Altera ; LPM_MULT     ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3                        ; src/mult6x6.v              ;
; Altera ; LPM_MULT     ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4                        ; src/mult6x6.v              ;
; Altera ; LPM_MULT     ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5                        ; src/mult6x6.v              ;
; Altera ; FIFO         ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst ; src/fifo_display_1024x16.v ;
; Altera ; FIFO         ; 10.1    ; N/A          ; N/A          ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst ; src/fifo_wrbuffer_512x16.v ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |action_vip|pll_27m:pll_xscale_inst                                             ; core/pll_27m.v             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |action_vip|I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST ;
+----------------+----------------+----------------+---------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001      ;
+----------------+----------------+----------------+---------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                   ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                   ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                   ;
+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|state_d            ;
+--------------------+--------------------+------------------+----------------+--------------+
; Name               ; state_d.FSM_AROUND ; state_d.RD_BURST ; state_d.RD_REQ ; state_d.IDLE ;
+--------------------+--------------------+------------------+----------------+--------------+
; state_d.IDLE       ; 0                  ; 0                ; 0              ; 0            ;
; state_d.RD_REQ     ; 0                  ; 0                ; 1              ; 1            ;
; state_d.RD_BURST   ; 0                  ; 1                ; 0              ; 1            ;
; state_d.FSM_AROUND ; 1                  ; 0                ; 0              ; 1            ;
+--------------------+--------------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state                        ;
+-----------------------+-----------------------+---------------------+-------------------+-----------------+
; Name                  ; curr_state.FSM_AROUND ; curr_state.RD_BURST ; curr_state.RD_REQ ; curr_state.IDLE ;
+-----------------------+-----------------------+---------------------+-------------------+-----------------+
; curr_state.IDLE       ; 0                     ; 0                   ; 0                 ; 0               ;
; curr_state.RD_REQ     ; 0                     ; 0                   ; 1                 ; 1               ;
; curr_state.RD_BURST   ; 0                     ; 1                   ; 0                 ; 1               ;
; curr_state.FSM_AROUND ; 1                     ; 0                   ; 0                 ; 1               ;
+-----------------------+-----------------------+---------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------+------------------------+--------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------------+-------------------------+------------------------+--------------------+-----------------------------+-------------------------+-----------------------------+-------------------------+---------------------+
; Name                            ; sdr_state_d2.000000000000000000 ; sdr_state_d2.S_PRE_NOP ; sdr_state_d2.S_PRE ; sdr_state_d2.S_WR_END ; sdr_state_d2.S_RD_COL ; sdr_state_d2.S_WR_COL ; sdr_state_d2.S_RD_ACT_NOP ; sdr_state_d2.S_RD_ACT ; sdr_state_d2.S_WR_ACT_NOP ; sdr_state_d2.S_WR_ACT ; sdr_state_d2.S_IDLE_REF_NOP ; sdr_state_d2.S_IDLE_REF ; sdr_state_d2.S_MRS_NOP ; sdr_state_d2.S_MRS ; sdr_state_d2.S_INIT_REF_NOP ; sdr_state_d2.S_INIT_REF ; sdr_state_d2.S_INIT_PRE_NOP ; sdr_state_d2.S_INIT_PRE ; sdr_state_d2.S_IDLE ;
+---------------------------------+---------------------------------+------------------------+--------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------------+-------------------------+------------------------+--------------------+-----------------------------+-------------------------+-----------------------------+-------------------------+---------------------+
; sdr_state_d2.000000000000000000 ; 0                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_IDLE             ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 1                   ;
; sdr_state_d2.S_INIT_PRE         ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 1                       ; 0                   ;
; sdr_state_d2.S_INIT_PRE_NOP     ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 1                           ; 0                       ; 0                   ;
; sdr_state_d2.S_INIT_REF         ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 1                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_INIT_REF_NOP     ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 1                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_MRS              ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 1                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_MRS_NOP          ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 1                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_IDLE_REF         ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 1                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_IDLE_REF_NOP     ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_ACT           ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_ACT_NOP       ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_RD_ACT           ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_RD_ACT_NOP       ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_COL           ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_RD_COL           ; 1                               ; 0                      ; 0                  ; 0                     ; 1                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_END           ; 1                               ; 0                      ; 0                  ; 1                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_PRE              ; 1                               ; 0                      ; 1                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_PRE_NOP          ; 1                               ; 1                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
+---------------------------------+---------------------------------+------------------------+--------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------------+-------------------------+------------------------+--------------------+-----------------------------+-------------------------+-----------------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------+--------------------------------+-----------------------+-------------------+----------------------+----------------------+----------------------+--------------------------+----------------------+--------------------------+----------------------+----------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+----------------------------+------------------------+--------------------+
; Name                           ; sdr_state_d.000000000000000000 ; sdr_state_d.S_PRE_NOP ; sdr_state_d.S_PRE ; sdr_state_d.S_WR_END ; sdr_state_d.S_RD_COL ; sdr_state_d.S_WR_COL ; sdr_state_d.S_RD_ACT_NOP ; sdr_state_d.S_RD_ACT ; sdr_state_d.S_WR_ACT_NOP ; sdr_state_d.S_WR_ACT ; sdr_state_d.S_IDLE_REF_NOP ; sdr_state_d.S_IDLE_REF ; sdr_state_d.S_MRS_NOP ; sdr_state_d.S_MRS ; sdr_state_d.S_INIT_REF_NOP ; sdr_state_d.S_INIT_REF ; sdr_state_d.S_INIT_PRE_NOP ; sdr_state_d.S_INIT_PRE ; sdr_state_d.S_IDLE ;
+--------------------------------+--------------------------------+-----------------------+-------------------+----------------------+----------------------+----------------------+--------------------------+----------------------+--------------------------+----------------------+----------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+----------------------------+------------------------+--------------------+
; sdr_state_d.000000000000000000 ; 0                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_IDLE             ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 1                  ;
; sdr_state_d.S_INIT_PRE         ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 1                      ; 0                  ;
; sdr_state_d.S_INIT_PRE_NOP     ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 1                          ; 0                      ; 0                  ;
; sdr_state_d.S_INIT_REF         ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 1                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_INIT_REF_NOP     ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 1                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_MRS              ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 1                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_MRS_NOP          ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 1                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_IDLE_REF         ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 1                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_IDLE_REF_NOP     ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 1                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_ACT           ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 1                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_ACT_NOP       ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 1                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_RD_ACT           ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 1                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_RD_ACT_NOP       ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 1                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_COL           ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 1                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_RD_COL           ; 1                              ; 0                     ; 0                 ; 0                    ; 1                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_END           ; 1                              ; 0                     ; 0                 ; 1                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_PRE              ; 1                              ; 0                     ; 1                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_PRE_NOP          ; 1                              ; 1                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
+--------------------------------+--------------------------------+-----------------------+-------------------+----------------------+----------------------+----------------------+--------------------------+----------------------+--------------------------+----------------------+----------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+----------------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+---------------------+-----------------+--------------------+--------------------+--------------------+------------------------+--------------------+------------------------+--------------------+--------------------------+----------------------+---------------------+-----------------+--------------------------+----------------------+--------------------------+----------------------+------------------+
; Name                     ; sdr_state.S_PRE_NOP ; sdr_state.S_PRE ; sdr_state.S_WR_END ; sdr_state.S_RD_COL ; sdr_state.S_WR_COL ; sdr_state.S_RD_ACT_NOP ; sdr_state.S_RD_ACT ; sdr_state.S_WR_ACT_NOP ; sdr_state.S_WR_ACT ; sdr_state.S_IDLE_REF_NOP ; sdr_state.S_IDLE_REF ; sdr_state.S_MRS_NOP ; sdr_state.S_MRS ; sdr_state.S_INIT_REF_NOP ; sdr_state.S_INIT_REF ; sdr_state.S_INIT_PRE_NOP ; sdr_state.S_INIT_PRE ; sdr_state.S_IDLE ;
+--------------------------+---------------------+-----------------+--------------------+--------------------+--------------------+------------------------+--------------------+------------------------+--------------------+--------------------------+----------------------+---------------------+-----------------+--------------------------+----------------------+--------------------------+----------------------+------------------+
; sdr_state.S_IDLE         ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 0                ;
; sdr_state.S_INIT_PRE     ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 1                    ; 1                ;
; sdr_state.S_INIT_PRE_NOP ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 1                        ; 0                    ; 1                ;
; sdr_state.S_INIT_REF     ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 1                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_INIT_REF_NOP ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 1                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_MRS          ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 1               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_MRS_NOP      ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 1                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_IDLE_REF     ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 1                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_IDLE_REF_NOP ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 1                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_ACT       ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 1                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_ACT_NOP   ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 1                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_RD_ACT       ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 1                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_RD_ACT_NOP   ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 1                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_COL       ; 0                   ; 0               ; 0                  ; 0                  ; 1                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_RD_COL       ; 0                   ; 0               ; 0                  ; 1                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_END       ; 0                   ; 0               ; 1                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_PRE          ; 0                   ; 1               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_PRE_NOP      ; 1                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
+--------------------------+---------------------+-----------------+--------------------+--------------------+--------------------+------------------------+--------------------+------------------------+--------------------+--------------------------+----------------------+---------------------+-----------------+--------------------------+----------------------+--------------------------+----------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur               ;
+---------------------+---------------------+-----------------+------------------+----------------+
; Name                ; state_cur.STATE_NOP ; state_cur.BURST ; state_cur.WR_REQ ; state_cur.IDLE ;
+---------------------+---------------------+-----------------+------------------+----------------+
; state_cur.IDLE      ; 0                   ; 0               ; 0                ; 0              ;
; state_cur.WR_REQ    ; 0                   ; 0               ; 1                ; 1              ;
; state_cur.BURST     ; 0                   ; 1               ; 0                ; 1              ;
; state_cur.STATE_NOP ; 1                   ; 0               ; 0                ; 1              ;
+---------------------+---------------------+-----------------+------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d       ;
+-------------------+-------------------+---------------+----------------+--------------+
; Name              ; state_d.STATE_NOP ; state_d.BURST ; state_d.WR_REQ ; state_d.IDLE ;
+-------------------+-------------------+---------------+----------------+--------------+
; state_d.IDLE      ; 0                 ; 0             ; 0              ; 0            ;
; state_d.WR_REQ    ; 0                 ; 0             ; 1              ; 1            ;
; state_d.BURST     ; 0                 ; 1             ; 0              ; 1            ;
; state_d.STATE_NOP ; 1                 ; 0             ; 0              ; 1            ;
+-------------------+-------------------+---------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |action_vip|video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref ;
+-----------------+-----------------+---------------+-------------+----------------+
; Name            ; time_ref.ff0000 ; time_ref.ff00 ; time_ref.ff ; time_ref.idle  ;
+-----------------+-----------------+---------------+-------------+----------------+
; time_ref.idle   ; 0               ; 0             ; 0           ; 0              ;
; time_ref.ff     ; 0               ; 0             ; 1           ; 1              ;
; time_ref.ff00   ; 0               ; 1             ; 0           ; 1              ;
; time_ref.ff0000 ; 1               ; 0             ; 0           ; 1              ;
+-----------------+-----------------+---------------+-------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[18,22]                                                                                                     ; Stuck at GND due to stuck port data_in                                     ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[18,22]                                                                                          ; Stuck at GND due to stuck port data_in                                     ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_bwp|dffe15a[10] ; Lost fanout                                                                ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp|dffe15a[10] ; Lost fanout                                                                ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]  ; Lost fanout                                                                ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]  ; Lost fanout                                                                ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|lcd_v_sync_d1                                                                                             ; Merged with video_process:TV_Box|vga_vs_r0                                 ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|lcd_v_sync_d2                                                                                             ; Merged with video_process:TV_Box|vga_vs_r1                                 ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[0,3]                                                                                       ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[7]  ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[1,2,4]                                                                                     ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[6]  ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[0,1,3..6]                                                                                    ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[7]    ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[0..6]                                                                                       ; Merged with video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[7]   ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[0..7]                                                                                       ; Merged with video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[8]   ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[6]                                                                                         ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[7]  ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[2]                                                                                           ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[7]    ;
; video_process:TV_Box|vga_vs_pos                                                                                                                       ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|vs_pos             ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[20,21,23]                                                                                       ; Merged with I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]      ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[20,21,23]                                                                                                  ; Merged with I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[19]                 ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[7]                                                                                         ; Stuck at GND due to stuck port data_in                                     ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[7]                                                                                           ; Stuck at GND due to stuck port data_in                                     ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[0]                                                                                          ; Stuck at GND due to stuck port data_in                                     ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[7]                                                                                          ; Stuck at GND due to stuck port data_in                                     ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[8]                                                                                          ; Stuck at GND due to stuck port data_in                                     ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[0]                                                                                            ; Merged with video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[1]     ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[1]                                                                                            ; Merged with video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[2]     ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[2]                                                                                            ; Merged with video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[3]     ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[3]                                                                                            ; Merged with video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[4]     ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[5,6]                                                                                          ; Merged with video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[7]     ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|state_d.IDLE                                                                                              ; Lost fanout                                                                ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|state_d.RD_REQ                                                                                            ; Lost fanout                                                                ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|state_d.RD_BURST                                                                                          ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.000000000000000000                                                                              ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.000000000000000000                                                                               ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_IDLE                                                                                          ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_IDLE                                                                                           ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_INIT_PRE_NOP                                                                                  ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_INIT_PRE_NOP                                                                                   ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_INIT_REF_NOP                                                                                  ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_INIT_REF_NOP                                                                                   ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_MRS_NOP                                                                                       ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_MRS_NOP                                                                                        ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_IDLE_REF_NOP                                                                                  ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_IDLE_REF_NOP                                                                                   ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_WR_ACT_NOP                                                                                    ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_WR_ACT_NOP                                                                                     ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_RD_ACT_NOP                                                                                    ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_RD_ACT_NOP                                                                                     ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_WR_END                                                                                        ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_WR_END                                                                                         ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_PRE_NOP                                                                                       ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_PRE_NOP                                                                                        ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d.IDLE                                                                                              ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d.WR_REQ                                                                                            ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d.STATE_NOP                                                                                         ; Lost fanout                                                                ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST~9                                                                                                          ; Lost fanout                                                                ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST~10                                                                                                         ; Lost fanout                                                                ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|state_d~6                                                                                                 ; Lost fanout                                                                ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state~12                                                                                             ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur~11                                                                                              ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur~12                                                                                              ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d~6                                                                                                 ; Lost fanout                                                                ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d~7                                                                                                 ; Lost fanout                                                                ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~8                                                                                                ; Lost fanout                                                                ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~9                                                                                                ; Lost fanout                                                                ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_data_rq                                                                                                   ; Merged with video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_WR_COL ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[8]                                                                                         ; Merged with video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[5]  ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[8]                                                                                            ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 95                                                                                                                ;                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[22]                           ; Stuck at GND              ; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[22]               ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[18]                           ; Stuck at GND              ; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[18]               ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[7]            ; Stuck at GND              ; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[8]              ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.000000000000000000 ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.000000000000000000 ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_IDLE             ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_IDLE             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_INIT_PRE_NOP     ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_INIT_PRE_NOP     ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_INIT_REF_NOP     ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_INIT_REF_NOP     ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_MRS_NOP          ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_MRS_NOP          ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_IDLE_REF_NOP     ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_IDLE_REF_NOP     ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_WR_ACT_NOP       ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_WR_ACT_NOP       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_RD_ACT_NOP       ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_RD_ACT_NOP       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_WR_END           ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_WR_END           ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_PRE_NOP          ; Lost Fanouts              ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d.S_PRE_NOP          ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 758   ;
; Number of registers using Synchronous Clear  ; 126   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 734   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 373   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[2]                                                                                              ; 25      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[4]                                                                                              ; 23      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[3]                                                                                              ; 23      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[5]                                                                                              ; 9       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[7]                                                                                              ; 9       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[6]                                                                                              ; 9       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[0]                                                                                              ; 22      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[1]                                                                                              ; 16      ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_CASn                                                                                                             ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_RASn                                                                                                             ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_WEn                                                                                                              ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|I2C_SCLK                                                                                                   ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SDO                                                                                                        ; 10      ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|END                                                                                                        ; 6       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[12]                                                                                                 ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 23                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[8]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[4]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[7]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[7]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[5]      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[9]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_A[7]                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_row_addr[9]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|vga:vga_inst|line_count[3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[5]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[2]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[1]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[1]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[0]        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[12]   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[1]       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[21]    ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[5]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[4]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt[2]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[0]    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |action_vip|I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0|sdr_state               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |action_vip|video_process:TV_Box|csc:csc_0|b[4]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |action_vip|video_process:TV_Box|csc:csc_0|g[7]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |action_vip|video_process:TV_Box|csc:csc_0|r[3]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_27m:pll_xscale_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------------+
; Parameter Name                ; Value                     ; Type                             ;
+-------------------------------+---------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                          ;
; PLL_TYPE                      ; AUTO                      ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_27m ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 37037                     ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                          ;
; LOCK_HIGH                     ; 1                         ; Untyped                          ;
; LOCK_LOW                      ; 1                         ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                          ;
; SKIP_VCO                      ; OFF                       ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                          ;
; BANDWIDTH                     ; 0                         ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                          ;
; DOWN_SPREAD                   ; 0                         ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 9                         ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 9                         ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 3                         ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 3250                      ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                          ;
; DPA_DIVIDER                   ; 0                         ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                          ;
; VCO_MIN                       ; 0                         ; Untyped                          ;
; VCO_MAX                       ; 0                         ; Untyped                          ;
; VCO_CENTER                    ; 0                         ; Untyped                          ;
; PFD_MIN                       ; 0                         ; Untyped                          ;
; PFD_MAX                       ; 0                         ; Untyped                          ;
; M_INITIAL                     ; 0                         ; Untyped                          ;
; M                             ; 0                         ; Untyped                          ;
; N                             ; 1                         ; Untyped                          ;
; M2                            ; 1                         ; Untyped                          ;
; N2                            ; 1                         ; Untyped                          ;
; SS                            ; 1                         ; Untyped                          ;
; C0_HIGH                       ; 0                         ; Untyped                          ;
; C1_HIGH                       ; 0                         ; Untyped                          ;
; C2_HIGH                       ; 0                         ; Untyped                          ;
; C3_HIGH                       ; 0                         ; Untyped                          ;
; C4_HIGH                       ; 0                         ; Untyped                          ;
; C5_HIGH                       ; 0                         ; Untyped                          ;
; C6_HIGH                       ; 0                         ; Untyped                          ;
; C7_HIGH                       ; 0                         ; Untyped                          ;
; C8_HIGH                       ; 0                         ; Untyped                          ;
; C9_HIGH                       ; 0                         ; Untyped                          ;
; C0_LOW                        ; 0                         ; Untyped                          ;
; C1_LOW                        ; 0                         ; Untyped                          ;
; C2_LOW                        ; 0                         ; Untyped                          ;
; C3_LOW                        ; 0                         ; Untyped                          ;
; C4_LOW                        ; 0                         ; Untyped                          ;
; C5_LOW                        ; 0                         ; Untyped                          ;
; C6_LOW                        ; 0                         ; Untyped                          ;
; C7_LOW                        ; 0                         ; Untyped                          ;
; C8_LOW                        ; 0                         ; Untyped                          ;
; C9_LOW                        ; 0                         ; Untyped                          ;
; C0_INITIAL                    ; 0                         ; Untyped                          ;
; C1_INITIAL                    ; 0                         ; Untyped                          ;
; C2_INITIAL                    ; 0                         ; Untyped                          ;
; C3_INITIAL                    ; 0                         ; Untyped                          ;
; C4_INITIAL                    ; 0                         ; Untyped                          ;
; C5_INITIAL                    ; 0                         ; Untyped                          ;
; C6_INITIAL                    ; 0                         ; Untyped                          ;
; C7_INITIAL                    ; 0                         ; Untyped                          ;
; C8_INITIAL                    ; 0                         ; Untyped                          ;
; C9_INITIAL                    ; 0                         ; Untyped                          ;
; C0_MODE                       ; BYPASS                    ; Untyped                          ;
; C1_MODE                       ; BYPASS                    ; Untyped                          ;
; C2_MODE                       ; BYPASS                    ; Untyped                          ;
; C3_MODE                       ; BYPASS                    ; Untyped                          ;
; C4_MODE                       ; BYPASS                    ; Untyped                          ;
; C5_MODE                       ; BYPASS                    ; Untyped                          ;
; C6_MODE                       ; BYPASS                    ; Untyped                          ;
; C7_MODE                       ; BYPASS                    ; Untyped                          ;
; C8_MODE                       ; BYPASS                    ; Untyped                          ;
; C9_MODE                       ; BYPASS                    ; Untyped                          ;
; C0_PH                         ; 0                         ; Untyped                          ;
; C1_PH                         ; 0                         ; Untyped                          ;
; C2_PH                         ; 0                         ; Untyped                          ;
; C3_PH                         ; 0                         ; Untyped                          ;
; C4_PH                         ; 0                         ; Untyped                          ;
; C5_PH                         ; 0                         ; Untyped                          ;
; C6_PH                         ; 0                         ; Untyped                          ;
; C7_PH                         ; 0                         ; Untyped                          ;
; C8_PH                         ; 0                         ; Untyped                          ;
; C9_PH                         ; 0                         ; Untyped                          ;
; L0_HIGH                       ; 1                         ; Untyped                          ;
; L1_HIGH                       ; 1                         ; Untyped                          ;
; G0_HIGH                       ; 1                         ; Untyped                          ;
; G1_HIGH                       ; 1                         ; Untyped                          ;
; G2_HIGH                       ; 1                         ; Untyped                          ;
; G3_HIGH                       ; 1                         ; Untyped                          ;
; E0_HIGH                       ; 1                         ; Untyped                          ;
; E1_HIGH                       ; 1                         ; Untyped                          ;
; E2_HIGH                       ; 1                         ; Untyped                          ;
; E3_HIGH                       ; 1                         ; Untyped                          ;
; L0_LOW                        ; 1                         ; Untyped                          ;
; L1_LOW                        ; 1                         ; Untyped                          ;
; G0_LOW                        ; 1                         ; Untyped                          ;
; G1_LOW                        ; 1                         ; Untyped                          ;
; G2_LOW                        ; 1                         ; Untyped                          ;
; G3_LOW                        ; 1                         ; Untyped                          ;
; E0_LOW                        ; 1                         ; Untyped                          ;
; E1_LOW                        ; 1                         ; Untyped                          ;
; E2_LOW                        ; 1                         ; Untyped                          ;
; E3_LOW                        ; 1                         ; Untyped                          ;
; L0_INITIAL                    ; 1                         ; Untyped                          ;
; L1_INITIAL                    ; 1                         ; Untyped                          ;
; G0_INITIAL                    ; 1                         ; Untyped                          ;
; G1_INITIAL                    ; 1                         ; Untyped                          ;
; G2_INITIAL                    ; 1                         ; Untyped                          ;
; G3_INITIAL                    ; 1                         ; Untyped                          ;
; E0_INITIAL                    ; 1                         ; Untyped                          ;
; E1_INITIAL                    ; 1                         ; Untyped                          ;
; E2_INITIAL                    ; 1                         ; Untyped                          ;
; E3_INITIAL                    ; 1                         ; Untyped                          ;
; L0_MODE                       ; BYPASS                    ; Untyped                          ;
; L1_MODE                       ; BYPASS                    ; Untyped                          ;
; G0_MODE                       ; BYPASS                    ; Untyped                          ;
; G1_MODE                       ; BYPASS                    ; Untyped                          ;
; G2_MODE                       ; BYPASS                    ; Untyped                          ;
; G3_MODE                       ; BYPASS                    ; Untyped                          ;
; E0_MODE                       ; BYPASS                    ; Untyped                          ;
; E1_MODE                       ; BYPASS                    ; Untyped                          ;
; E2_MODE                       ; BYPASS                    ; Untyped                          ;
; E3_MODE                       ; BYPASS                    ; Untyped                          ;
; L0_PH                         ; 0                         ; Untyped                          ;
; L1_PH                         ; 0                         ; Untyped                          ;
; G0_PH                         ; 0                         ; Untyped                          ;
; G1_PH                         ; 0                         ; Untyped                          ;
; G2_PH                         ; 0                         ; Untyped                          ;
; G3_PH                         ; 0                         ; Untyped                          ;
; E0_PH                         ; 0                         ; Untyped                          ;
; E1_PH                         ; 0                         ; Untyped                          ;
; E2_PH                         ; 0                         ; Untyped                          ;
; E3_PH                         ; 0                         ; Untyped                          ;
; M_PH                          ; 0                         ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                          ;
; CLK0_COUNTER                  ; G0                        ; Untyped                          ;
; CLK1_COUNTER                  ; G0                        ; Untyped                          ;
; CLK2_COUNTER                  ; G0                        ; Untyped                          ;
; CLK3_COUNTER                  ; G0                        ; Untyped                          ;
; CLK4_COUNTER                  ; G0                        ; Untyped                          ;
; CLK5_COUNTER                  ; G0                        ; Untyped                          ;
; CLK6_COUNTER                  ; E0                        ; Untyped                          ;
; CLK7_COUNTER                  ; E1                        ; Untyped                          ;
; CLK8_COUNTER                  ; E2                        ; Untyped                          ;
; CLK9_COUNTER                  ; E3                        ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                          ;
; M_TIME_DELAY                  ; 0                         ; Untyped                          ;
; N_TIME_DELAY                  ; 0                         ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                          ;
; VCO_POST_SCALE                ; 0                         ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                          ;
; CBXI_PARAMETER                ; pll_27m_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                   ;
+-------------------------------+---------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|bt656_rx:bt656_rx_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                                 ;
; ff             ; 01    ; Unsigned Binary                                                 ;
; ff00           ; 10    ; Unsigned Binary                                                 ;
; ff0000         ; 11    ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                        ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_kap     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                        ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_kap     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                        ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_kap     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                        ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_kap     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                        ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                        ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_kap     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_7si1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|wr_sdram:wr_sdram_inst ;
+----------------+--------+----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                           ;
+----------------+--------+----------------------------------------------------------------+
; IDLE           ; 000001 ; Unsigned Binary                                                ;
; WR_REQ         ; 000010 ; Unsigned Binary                                                ;
; BURST          ; 000100 ; Unsigned Binary                                                ;
; STATE_NOP      ; 001000 ; Unsigned Binary                                                ;
+----------------+--------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|sdram_if:sdram_if_0 ;
+----------------+--------------------+-------------------------------------------------+
; Parameter Name ; Value              ; Type                                            ;
+----------------+--------------------+-------------------------------------------------+
; S_IDLE         ; 000000000000000001 ; Unsigned Binary                                 ;
; S_INIT_PRE     ; 000000000000000010 ; Unsigned Binary                                 ;
; S_INIT_PRE_NOP ; 000000000000000100 ; Unsigned Binary                                 ;
; S_INIT_REF     ; 000000000000001000 ; Unsigned Binary                                 ;
; S_INIT_REF_NOP ; 000000000000010000 ; Unsigned Binary                                 ;
; S_MRS          ; 000000000000100000 ; Unsigned Binary                                 ;
; S_MRS_NOP      ; 000000000001000000 ; Unsigned Binary                                 ;
; S_IDLE_REF     ; 000000000010000000 ; Unsigned Binary                                 ;
; S_IDLE_REF_NOP ; 000000000100000000 ; Unsigned Binary                                 ;
; S_WR_ACT       ; 000000001000000000 ; Unsigned Binary                                 ;
; S_WR_ACT_NOP   ; 000000010000000000 ; Unsigned Binary                                 ;
; S_RD_ACT       ; 000000100000000000 ; Unsigned Binary                                 ;
; S_RD_ACT_NOP   ; 000001000000000000 ; Unsigned Binary                                 ;
; S_WR_COL       ; 000010000000000000 ; Unsigned Binary                                 ;
; S_RD_COL       ; 000100000000000000 ; Unsigned Binary                                 ;
; S_WR_END       ; 001000000000000000 ; Unsigned Binary                                 ;
; S_PRE          ; 010000000000000000 ; Unsigned Binary                                 ;
; S_PRE_NOP      ; 100000000000000000 ; Unsigned Binary                                 ;
; ref_period     ; 1500               ; Signed Integer                                  ;
+----------------+--------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|rd_sdram:rd_sdram_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                 ;
; RD_REQ         ; 00010 ; Unsigned Binary                                                 ;
; RD_BURST       ; 00100 ; Unsigned Binary                                                 ;
; FSM_AROUND     ; 01000 ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_p0j1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:I2C_AV_Config_inst ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_Freq       ; 25000000 ; Signed Integer                                    ;
; I2C_Freq       ; 2000     ; Signed Integer                                    ;
; LUT_SIZE       ; 100      ; Signed Integer                                    ;
; SET_LIN_L      ; 0        ; Signed Integer                                    ;
; SET_LIN_R      ; 1        ; Signed Integer                                    ;
; SET_HEAD_L     ; 2        ; Signed Integer                                    ;
; SET_HEAD_R     ; 3        ; Signed Integer                                    ;
; A_PATH_CTRL    ; 4        ; Signed Integer                                    ;
; D_PATH_CTRL    ; 5        ; Signed Integer                                    ;
; POWER_ON       ; 6        ; Signed Integer                                    ;
; SET_FORMAT     ; 7        ; Signed Integer                                    ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                                    ;
; SET_ACTIVE     ; 9        ; Signed Integer                                    ;
; SET_VIDEO      ; 10       ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; pll_27m:pll_xscale_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------+
; Name                                  ; Value                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                        ;
; Entity Instance                       ; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
; Entity Instance                       ; video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
; Entity Instance                       ; video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
; Entity Instance                       ; video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
; Entity Instance                       ; video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
+---------------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                           ;
; Entity Instance            ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0"                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:I2C_AV_Config_inst"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mI2C_ACK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mI2C_END      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mI2C_CTRL_CLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|vga:vga_inst"                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; blank ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rgb   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst"                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|rd_sdram:rd_sdram_inst" ;
+----------------------+-------+----------+-------------------------------+
; Port                 ; Type  ; Severity ; Details                       ;
+----------------------+-------+----------+-------------------------------+
; yscale_param[10..9]  ; Input ; Info     ; Stuck at VCC                  ;
; yscale_param[6..5]   ; Input ; Info     ; Stuck at VCC                  ;
; yscale_param[2..1]   ; Input ; Info     ; Stuck at VCC                  ;
; yscale_param[19..11] ; Input ; Info     ; Stuck at GND                  ;
; yscale_param[8..7]   ; Input ; Info     ; Stuck at GND                  ;
; yscale_param[4..3]   ; Input ; Info     ; Stuck at GND                  ;
; yscale_param[0]      ; Input ; Info     ; Stuck at GND                  ;
+----------------------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|sdram_if:sdram_if_0"                                                                                               ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA_END_o ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; SDRAM_DQM_o   ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "SDRAM_DQM_o[2..2]" have no fanouts ;
; WR_DATA_EN_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; WR_DATA_END_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; SDRAM_CLK_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|wr_sdram:wr_sdram_inst" ;
+----------------------+-------+----------+-------------------------------+
; Port                 ; Type  ; Severity ; Details                       ;
+----------------------+-------+----------+-------------------------------+
; xscale_param[11..9]  ; Input ; Info     ; Stuck at VCC                  ;
; xscale_param[19..12] ; Input ; Info     ; Stuck at GND                  ;
; xscale_param[8..0]   ; Input ; Info     ; Stuck at GND                  ;
+----------------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst"                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult5" ;
+-------------+-------+----------+-----------------------------------------+
; Port        ; Type  ; Severity ; Details                                 ;
+-------------+-------+----------+-----------------------------------------+
; datab[6..2] ; Input ; Info     ; Stuck at GND                            ;
; datab[7]    ; Input ; Info     ; Stuck at VCC                            ;
; datab[1]    ; Input ; Info     ; Stuck at VCC                            ;
; datab[0]    ; Input ; Info     ; Stuck at GND                            ;
+-------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult4" ;
+-------------+-------+----------+-----------------------------------------+
; Port        ; Type  ; Severity ; Details                                 ;
+-------------+-------+----------+-----------------------------------------+
; datab[5..4] ; Input ; Info     ; Stuck at VCC                            ;
; datab[7..6] ; Input ; Info     ; Stuck at GND                            ;
; datab[3..2] ; Input ; Info     ; Stuck at GND                            ;
; datab[1]    ; Input ; Info     ; Stuck at VCC                            ;
; datab[0]    ; Input ; Info     ; Stuck at GND                            ;
+-------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult3" ;
+-------------+-------+----------+-----------------------------------------+
; Port        ; Type  ; Severity ; Details                                 ;
+-------------+-------+----------+-----------------------------------------+
; datab[6..5] ; Input ; Info     ; Stuck at VCC                            ;
; datab[2..0] ; Input ; Info     ; Stuck at GND                            ;
; datab[7]    ; Input ; Info     ; Stuck at GND                            ;
; datab[4]    ; Input ; Info     ; Stuck at GND                            ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                            ;
+-------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult2" ;
+-------------+-------+----------+-----------------------------------------+
; Port        ; Type  ; Severity ; Details                                 ;
+-------------+-------+----------+-----------------------------------------+
; datab[7..6] ; Input ; Info     ; Stuck at VCC                            ;
; datab[3..2] ; Input ; Info     ; Stuck at VCC                            ;
; datab[5..4] ; Input ; Info     ; Stuck at GND                            ;
; datab[1..0] ; Input ; Info     ; Stuck at GND                            ;
+-------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|csc:csc_0|mult6x6:mult1" ;
+-------------+-------+----------+-----------------------------------------+
; Port        ; Type  ; Severity ; Details                                 ;
+-------------+-------+----------+-----------------------------------------+
; datab[6..5] ; Input ; Info     ; Stuck at GND                            ;
; datab[7]    ; Input ; Info     ; Stuck at VCC                            ;
; datab[4]    ; Input ; Info     ; Stuck at VCC                            ;
; datab[3]    ; Input ; Info     ; Stuck at GND                            ;
; datab[2]    ; Input ; Info     ; Stuck at VCC                            ;
; datab[1]    ; Input ; Info     ; Stuck at GND                            ;
; datab[0]    ; Input ; Info     ; Stuck at VCC                            ;
+-------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|csc:csc_0"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; r[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box|bt656_rx:bt656_rx_inst"                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; v_blank ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; line    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_process:TV_Box"                                                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdr_addr ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; sdr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_27m:pll_xscale_inst"                                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 758                         ;
;     CLR               ; 352                         ;
;     CLR SCLR          ; 31                          ;
;     ENA               ; 21                          ;
;     ENA CLR           ; 248                         ;
;     ENA CLR SCLR      ; 94                          ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 986                         ;
;     arith             ; 302                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 182                         ;
;         3 data inputs ; 119                         ;
;     normal            ; 684                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 124                         ;
;         4 data inputs ; 372                         ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Sun Jun 07 18:20:38 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VIP_PAL -c VIP_PAL
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/wr_sdram.v
    Info (12023): Found entity 1: wr_sdram
Info (12021): Found 1 design units, including 1 entities, in source file src/bt656_rx.v
    Info (12023): Found entity 1: bt656_rx
Info (12021): Found 1 design units, including 1 entities, in source file src/pll_xscale.v
    Info (12023): Found entity 1: pll_xscale
Info (12021): Found 1 design units, including 1 entities, in source file src/mult6x6.v
    Info (12023): Found entity 1: mult6x6
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo_wrbuffer_512x16.v
    Info (12023): Found entity 1: fifo_wrbuffer_512x16
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo_display_1024x16.v
    Info (12023): Found entity 1: fifo_display_1024x16
Info (12021): Found 1 design units, including 1 entities, in source file src/video_process.v
    Info (12023): Found entity 1: video_process
Info (12021): Found 1 design units, including 1 entities, in source file src/vga.v
    Info (12023): Found entity 1: vga
Info (12021): Found 0 design units, including 0 entities, in source file src/svga_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_if.v
    Info (12023): Found entity 1: sdram_if
Info (12021): Found 1 design units, including 1 entities, in source file src/rd_sdram.v
    Info (12023): Found entity 1: rd_sdram
Info (12021): Found 1 design units, including 1 entities, in source file src/odd_div.v
    Info (12023): Found entity 1: odd_div
Info (12021): Found 0 design units, including 0 entities, in source file src/mydefines.v
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file src/csc.v
    Info (12023): Found entity 1: csc
Info (12021): Found 1 design units, including 1 entities, in source file src/action_vip.v
    Info (12023): Found entity 1: action_vip
Info (12021): Found 1 design units, including 1 entities, in source file core/pll_27m.v
    Info (12023): Found entity 1: pll_27m
Warning (10236): Verilog HDL Implicit Net warning at action_vip.v(70): created implicit net for "clk_sdr"
Info (12127): Elaborating entity "action_vip" for the top level hierarchy
Info (12128): Elaborating entity "pll_27m" for hierarchy "pll_27m:pll_xscale_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_27m:pll_xscale_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_27m:pll_xscale_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_27m:pll_xscale_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "9"
    Info (12134): Parameter "clk2_phase_shift" = "3250"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_27m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_27m_altpll.v
    Info (12023): Found entity 1: pll_27m_altpll
Info (12128): Elaborating entity "pll_27m_altpll" for hierarchy "pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated"
Info (12128): Elaborating entity "video_process" for hierarchy "video_process:TV_Box"
Warning (10034): Output port "sdr_clk[0]" at video_process.v(26) has no driver
Info (12128): Elaborating entity "bt656_rx" for hierarchy "video_process:TV_Box|bt656_rx:bt656_rx_inst"
Info (12128): Elaborating entity "csc" for hierarchy "video_process:TV_Box|csc:csc_0"
Info (12128): Elaborating entity "mult6x6" for hierarchy "video_process:TV_Box|csc:csc_0|mult6x6:mult1"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kap.tdf
    Info (12023): Found entity 1: mult_kap
Info (12128): Elaborating entity "mult_kap" for hierarchy "video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated"
Info (12128): Elaborating entity "fifo_wrbuffer_512x16" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7si1.tdf
    Info (12023): Found entity 1: dcfifo_7si1
Info (12128): Elaborating entity "dcfifo_7si1" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uj31.tdf
    Info (12023): Found entity 1: altsyncram_uj31
Info (12128): Elaborating entity "altsyncram_uj31" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "wr_sdram" for hierarchy "video_process:TV_Box|wr_sdram:wr_sdram_inst"
Info (12128): Elaborating entity "sdram_if" for hierarchy "video_process:TV_Box|sdram_if:sdram_if_0"
Info (12128): Elaborating entity "rd_sdram" for hierarchy "video_process:TV_Box|rd_sdram:rd_sdram_inst"
Info (12128): Elaborating entity "fifo_display_1024x16" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p0j1.tdf
    Info (12023): Found entity 1: dcfifo_p0j1
Info (12128): Elaborating entity "dcfifo_p0j1" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "vga" for hierarchy "video_process:TV_Box|vga:vga_inst"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:I2C_AV_Config_inst"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(79): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(91): truncated value with size 32 to match size of target (8)
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND
    Warning (13410): Pin "sdr_cke[0]" is stuck at VCC
    Warning (13410): Pin "sdr_cs[0]" is stuck at GND
    Warning (13410): Pin "sdr_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdr_dqm[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/altera/ext/VIP_PAL_NEW/VIP_PAL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1388 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1278 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 5 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Sun Jun 07 18:20:58 2015
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/altera/ext/VIP_PAL_NEW/VIP_PAL.map.smsg.


