<stg><name>Crypto_Pipeline_WRITE_TWIDDLE_LOOP</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc63:0 %i_1 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc63:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc63:2 %icmp_ln68 = icmp_eq  i12 %i_1, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc63:3 %add_ln68 = add i12 %i_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63:4 %br_ln68 = br i1 %icmp_ln68, void %for.inc63.split, void %sw.epilog.loopexit12.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.inc63.split:0 %i_2_cast70 = zext i12 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast70"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="12">
<![CDATA[
for.inc63.split:1 %empty = trunc i12 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc63.split:4 %lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i_1, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:22 %NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %i_2_cast70

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:23 %NTTTwiddleIn_load = load i11 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:40 %INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %i_2_cast70

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:41 %INTTTwiddleIn_load = load i11 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc63.split:42 %switch_ln69 = switch i4 %empty, void %arrayidx62.case.15, i4 0, void %arrayidx62.case.0, i4 1, void %arrayidx62.case.1, i4 2, void %arrayidx62.case.2, i4 3, void %arrayidx62.case.3, i4 4, void %arrayidx62.case.4, i4 5, void %arrayidx62.case.5, i4 6, void %arrayidx62.case.6, i4 7, void %arrayidx62.case.7, i4 8, void %arrayidx62.case.8, i4 9, void %arrayidx62.case.9, i4 10, void %arrayidx62.case.10, i4 11, void %arrayidx62.case.11, i4 12, void %arrayidx62.case.12, i4 13, void %arrayidx62.case.13, i4 14, void %arrayidx62.case.14

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx62.exit:0 %store_ln68 = store i12 %add_ln68, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.exit:1 %br_ln68 = br void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:23 %NTTTwiddleIn_load = load i11 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:41 %INTTTwiddleIn_load = load i11 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
sw.epilog.loopexit12.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc63.split:2 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc63.split:3 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
for.inc63.split:5 %zext_ln68 = zext i7 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:6 %NTTTWiddleRAM_addr = getelementptr i32 %NTTTWiddleRAM, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:7 %NTTTWiddleRAM_1_addr = getelementptr i32 %NTTTWiddleRAM_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:8 %NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:9 %NTTTWiddleRAM_3_addr = getelementptr i32 %NTTTWiddleRAM_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:10 %NTTTWiddleRAM_4_addr = getelementptr i32 %NTTTWiddleRAM_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_4_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:11 %NTTTWiddleRAM_5_addr = getelementptr i32 %NTTTWiddleRAM_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_5_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:12 %NTTTWiddleRAM_6_addr = getelementptr i32 %NTTTWiddleRAM_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:13 %NTTTWiddleRAM_7_addr = getelementptr i32 %NTTTWiddleRAM_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_7_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:14 %NTTTWiddleRAM_8_addr = getelementptr i32 %NTTTWiddleRAM_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_8_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:15 %NTTTWiddleRAM_9_addr = getelementptr i32 %NTTTWiddleRAM_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_9_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:16 %NTTTWiddleRAM_10_addr = getelementptr i32 %NTTTWiddleRAM_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_10_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:17 %NTTTWiddleRAM_11_addr = getelementptr i32 %NTTTWiddleRAM_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_11_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:18 %NTTTWiddleRAM_12_addr = getelementptr i32 %NTTTWiddleRAM_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_12_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:19 %NTTTWiddleRAM_13_addr = getelementptr i32 %NTTTWiddleRAM_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_13_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:20 %NTTTWiddleRAM_14_addr = getelementptr i32 %NTTTWiddleRAM_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_14_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:21 %NTTTWiddleRAM_15_addr = getelementptr i32 %NTTTWiddleRAM_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_15_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:24 %INTTTWiddleRAM_addr = getelementptr i32 %INTTTWiddleRAM, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:25 %INTTTWiddleRAM_1_addr = getelementptr i32 %INTTTWiddleRAM_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:26 %INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:27 %INTTTWiddleRAM_3_addr = getelementptr i32 %INTTTWiddleRAM_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:28 %INTTTWiddleRAM_4_addr = getelementptr i32 %INTTTWiddleRAM_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_4_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:29 %INTTTWiddleRAM_5_addr = getelementptr i32 %INTTTWiddleRAM_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_5_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:30 %INTTTWiddleRAM_6_addr = getelementptr i32 %INTTTWiddleRAM_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_6_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:31 %INTTTWiddleRAM_7_addr = getelementptr i32 %INTTTWiddleRAM_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_7_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:32 %INTTTWiddleRAM_8_addr = getelementptr i32 %INTTTWiddleRAM_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_8_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:33 %INTTTWiddleRAM_9_addr = getelementptr i32 %INTTTWiddleRAM_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_9_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:34 %INTTTWiddleRAM_10_addr = getelementptr i32 %INTTTWiddleRAM_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_10_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:35 %INTTTWiddleRAM_11_addr = getelementptr i32 %INTTTWiddleRAM_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_11_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:36 %INTTTWiddleRAM_12_addr = getelementptr i32 %INTTTWiddleRAM_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_12_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:37 %INTTTWiddleRAM_13_addr = getelementptr i32 %INTTTWiddleRAM_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_13_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:38 %INTTTWiddleRAM_14_addr = getelementptr i32 %INTTTWiddleRAM_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_14_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:39 %INTTTWiddleRAM_15_addr = getelementptr i32 %INTTTWiddleRAM_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_15_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.14:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_14_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.14:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_14_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.14:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.13:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_13_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.13:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_13_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.13:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.12:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_12_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.12:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_12_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.12:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.11:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.11:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.11:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.10:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_10_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.10:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_10_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.10:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.9:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_9_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.9:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_9_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.9:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.8:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.8:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.8:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.7:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_7_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.7:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_7_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.7:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.6:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.6:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.6:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.5:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.5:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.5:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.4:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_4_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.4:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_4_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.4:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.3:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.3:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.3:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.2:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.2:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.2:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.1:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.1:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.1:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.0:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.0:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.0:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.15:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_15_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.15:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_15_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.15:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
