<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
    <html xmlns="http://www.w3.org/1999/xhtml">
    <head>
    <meta http-equiv="Content-Type" content="text/html&nbsp;charset=ISO-8859-1" />
    <style>
    body { background-color: #fff; color: #333; }
    body, p, ol, ul, td, tr, th  {
      font-family: verdana, arial, helvetica, sans-serif;
      font-size:   13px;
      line-height: 18px;
    }
    ul, li, button, p {
      list-style-type:none;
      text-align: left;
      margin: 0px;
      margin-top: 0px;
      margin-bottom: 0px;
      padding-left: 0px;
      padding-right: 0px;
    }
    pre {
      background-color: #eee;
      padding: 10px;
      font-size: 11px;
    }
    table {
      border-collapse: separate;
      border-spacing: 2px;
    }
    table  tr{
      background-color: #f0f0f0; 
    }
    table  th{
     if(_analysis->getPostFpga()){   
       background-color: #90EE90; 
      }
     else{
        background-color: #48d1cc; 
      }
    }
    table td {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
    }
    table td.middle {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
      word-spacing: 10px;
    }
    table  tr.odd{
      background-color:  #add8e6;  
    }
    table  tr {
      background-color: #f0f0f0;
    }
    table  tr:hover {
      background-color: #bffefe;
    }
    .collapsible {
      background-color:  #add8e6;
      cursor: pointer;
      border: none;
      -moz-user-select: text;
    }
    .active, .collapsible:hover {
      background-color: #48d1cc;
    }
    .content {
      max-height: 0;
      overflow: hidden;
      transition: max-height 0.2s ease-out;
    }
    </style>
    <title align="center">zTime Report: critical output data paths</title>
          </head>
          <body>
          <div id="title" class="title">
            <p><h1>zTime Report: critical output data paths</h1></p>
          <p><h2>Date: Tue May 13 18:37:34 2025
</h2></p></div>
          <p><h3>Version: S-2021.09-2-TZ-20240507_Full64</h3></p></div>
          <div id="content" class="content">
          </div>
          <table class=tablesorter><tbody>
<thead>
<tr>
<th class="slack" width=60px title"Required time - Delay">Slack</th>
<th width=130px title="Maximal arrival time possible on the path">Required Time</th>
<th width=60px title="Timing path length">Delay</th>
<th width=40px title="Total number of FPGAs on the path">Fpga</th>
<th class="clock-domains" width=130px title=\"Source Clock domain and Target Clock domain \">Clock domains <br/> <small>From -&gt; To</small></th>
<th class="ports" title="Source port and Target port">Ports <br/> <small>From -> To</small></th>
<th title="Sum of XDRs">Sum of XDRs</th>
<th class="details" title="Path details">Details</th>
</thead>
</tr>
<tr>
<td>0 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>183 ns</td>
<td>3</td>
<td>Clock  : 0.20785 (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[5]</td>
<td>2</td>
	<td id="p0">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>144 ns</td><td>144 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F1/F01_ts_clkbus_out[6]</td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>149 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F0/F01_ts_clkbus_in[6]</td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td></td><td></td><td>159 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F0/F01_ts_clkbus_out[5]</td><td>Part_0@U0_M0@F01_ts_clkbus_in_5</td><td></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>164 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F1/F01_ts_clkbus_in[5]</td><td>Part_0@U0_M0@F01_ts_clkbus_in_5</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>19 ns</td><td>183 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>24 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>159 ns</td>
<td>3</td>
<td>Clock  : 0.20785 (posedge) <br/>  -&gt;  <br/> Clock  : 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[8]</td>
<td>2</td>
	<td id="p1">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>110 ns</td><td>110 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F1/zcbsplt_4615901352719420397</td><td>Part_0@U0_M0@zebu_top.w_11</td><td></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>115 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F0/zcbsplt_4615901352719420397</td><td>Part_0@U0_M0@zebu_top.w_11</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td></td><td></td><td>129 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F0/F01_ts_clkbus_out[8]</td><td>Part_0@U0_M0@F01_ts_clkbus_in_8</td><td></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>134 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F1/F01_ts_clkbus_in[8]</td><td>Part_0@U0_M0@F01_ts_clkbus_in_8</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>26 ns</td><td>159 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>25 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>158 ns</td>
<td>2</td>
<td>Clock  : 0.20785 (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F0.F01_ts_clkbus_in[6]</td>
<td>1</td>
	<td id="p2">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>144 ns</td><td>144 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F1/F01_ts_clkbus_out[6]</td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>149 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F0/F01_ts_clkbus_in[6]</td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>9 ns</td><td>158 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>35 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>148 ns</td>
<td>2</td>
<td>Clock  : 0.20785 (posedge) <br/>  -&gt;  <br/> Clock  : 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F0.zcbsplt_4615901352719420397</td>
<td>1</td>
	<td id="p3">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>110 ns</td><td>110 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F1/zcbsplt_4615901352719420397</td><td>Part_0@U0_M0@zebu_top.w_11</td><td></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>115 ns</td><td></td><td></td><td></td><td></td><td>U0_M0_F0/zcbsplt_4615901352719420397</td><td>Part_0@U0_M0@zebu_top.w_11</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>33 ns</td><td>148 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
</table><script>
      function replaceButtonText(textA, textB, id){
        if (document.getElementById)  {
          var button=document.getElementById(id);
          if (button){
            if (button.innerHTML==textA){
              button.innerHTML=textB;
            }
            else { 
              button.innerHTML=textA;
            }
          }
        }
    }
      var coll = document.getElementsByClassName("collapsible");
      var i;
      
      for (i = 0; i < coll.length; i++) {
        coll[i].addEventListener("click", function() {
          this.classList.toggle("active");
          var content = this.nextElementSibling;
          if (content.style.maxHeight){
            content.style.maxHeight = null;
          } else {
            content.style.maxHeight = content.scrollHeight + "px";
          }
          var parentDiv = this.closest("div");
          parentDiv.style.maxHeight = (parentDiv.scrollHeight + content.scrollHeight) + "px";
        });
      }
    </script>
    <script src='https://ajax.googleapis.com/ajax/libs/jquery/3.4.1/jquery.min.js'></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/css/theme.blue.min.css"></link>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/js/jquery.tablesorter.min.js"></script>
    <script>
    $(".tablesorter").tablesorter({
    theme: "blue",
    headers:{
      '.clock-domains, .ports, .details' :{
        sorter: false
      }
    },
    widgets: ['zebra']
    });
    </script>
  </body>
  </html>
  