{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/DAC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/LCD.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/ad9288.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/bcd_8421.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/data_handler.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/dds_ii/dds_ii.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/filter.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/freq_measure.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/gowin_sdpb/gowin_sdpb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/reg_decode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/spi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/MyCodeBase_Local/FPGA_Source/LCKFB_LOGICPI/LogicPi\u53cc\u901a\u9053FPGA\u6570\u5b57\u793a\u6ce2\u5668/LogicPi_V1.0_5.28/GW2A_test/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}