<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 19:15:09 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>RDTSET(8) System Manager&rsquo;s Manual RDTSET(8)</p>

<p style="margin-top: 1em">NAME <br>
rtdset - Task CPU affinity and Intel(R) Resource Director
Technology control tool</p>

<p style="margin-top: 1em">SYNOPSIS <br>
rdtset &lt;-t feature=value;...cpu=cpulist&gt;... -c
&lt;cpulist&gt; (-p &lt;pid&gt; | [-k] cmd
[&lt;args&gt;...]) <br>
rdtset -r &lt;cpulist&gt; &lt;-t
feature=value;...cpu=cpulist&gt;... -c &lt;cpulist&gt; (-p
&lt;pid&gt; | [-k] cmd [&lt;args&gt;...]) <br>
rdtset -r &lt;cpulist&gt; -c &lt;cpulist&gt; (-p &lt;pid&gt;
| [-k] cmd [&lt;args&gt;...]) <br>
rdtset -r &lt;cpulist&gt; &lt;-t
feature=value;...cpu=cpulist&gt;... -p &lt;pid&gt;</p>

<p style="margin-top: 1em">DESCRIPTION <br>
For more details on Intel(R) Resource Director Technology
see <br>

http://www.intel.com/content/www/us/en/architecture-and-technology/resource-director-technology.html
<br>
or https://github.com/01org/intel-cmt-cat/wiki</p>

<p style="margin-top: 1em">The rdtset tool provides support
to set up the CAT (Cache Allocation Technology) capabilities
for a task and set its CPU affinity. Current RDT/CAT
operations of the utility are <br>
based on controlling MSR registers (via libpqos library).
Class of service 0 (CLOS0) is assumed as default one. In
command mode, rdtset forks and one process executes the
com&acirc; <br>
mand. Another process waits for the task to terminate and
restores default CAT state by assigning cpu&rsquo;s back to
CLOS0. This behavior is not in place in PID mode.</p>

<p style="margin-top: 1em">OPTIONS <br>
rdtset options are as follow:</p>

<p style="margin-top: 1em">-h, --help <br>
Show help</p>

<p style="margin-top: 1em">-v, --verbose <br>
Verbose mode</p>

<p style="margin-top: 1em">-t , --rdt
feature=value;...cpu=cpulist <br>
Specify RDT configuration, single class configuration per
-t, multiple -t options allowed. <br>
Accepted values for features: <br>
2, l2 for level 2 cache <br>
3, l3 for level 3 cache</p>

<p style="margin-top: 1em">For example:</p>

<p style="margin-top: 1em">-t &rsquo;l3=0xf;cpu=1&rsquo;
<br>
CPU 1 uses four L3 cache-ways (mask 0xf)</p>

<p style="margin-top: 1em">-t &rsquo;l3=0xf;cpu=2&rsquo; -t
&rsquo;l3=0xf0;cpu=3,4,5&rsquo; <br>
CPU 2 uses four L3 cache-ways (mask 0xf), CPUs 3-5 share
four L3 cache-ways (mask 0xf0), L3 cache-ways used by CPU 2
and 3-4 are non-overlapping</p>

<p style="margin-top: 1em">-t &rsquo;l3=0xf;cpu=0-2&rsquo;
-t &rsquo;l3=0xf0;cpu=3,4,5&rsquo; <br>
CPUs 0-2 share four L3 cache-ways (mask 0xf), CPUs 3-5 share
four L3 cache-ways (mask 0xf0), L3 cache-ways used by CPUs
0-2 and 3-5 are non-overlapping</p>

<p style="margin-top: 1em">-t
&rsquo;l3=0xf,0xf0;cpu=1&rsquo; <br>
On CDP enabled system, CPU 1 uses four cache-ways for code
(mask 0xf) and four cache-ways for data (mask 0xf0), data
and code cache-ways are non-overlapping</p>

<p style="margin-top: 1em">-c &lt;cpulist&gt;, --cpu
&lt;cpulist&gt; <br>
Specify CPU affinity configuration, a numerical list of
processors. The numbers are separated by commas and may
include ranges. For example: 1-3,4,5.</p>

<p style="margin-top: 1em">-p &lt;pid&gt;, --pid
&lt;pid&gt; <br>
Operate on existing, given pid</p>

<p style="margin-top: 1em">-r &lt;cpulist&gt;, --reset
&lt;cpulist&gt; <br>
Reset CAT for CPUs (assign COS#0 to listed CPUs) <br>
For example:</p>

<p style="margin-top: 1em">-r 0-5 <br>
Reset CAT configuration of CPUs 0-5</p>

<p style="margin-top: 1em">-r 0-5 -t
&rsquo;l3=0xf0;cpu=0-5&rsquo; -c 0-5 -p $BASHPID <br>
Reconfigure CAT for CPUs 0-5 <br>
In order to reconfigure CAT, it is needed to reset current
CAT configuration</p>

<p style="margin-top: 1em">-k, --sudokeep <br>
Do not drop sudo elevated privileges</p>

<p style="margin-top: 1em">NOTES <br>
CAT is configured using Model Specific Registers (MSRs) to
set up the class of service masks and manage the association
of the cores/logical threads to a class of service. The <br>
rdtset software executes in user space, and access to the
MSRs is obtained through a standard Linux*/FreeBSD*
interface. Under Linux, the virtual file system structure
<br>
/dev/cpu/CPUNUM/msr provides an interface to read and write
the MSRs, under FreeBSD it is /dev/cpuctlCPUNUM. The
msr/cpuctl file interface is protected and requires root
privi&acirc; <br>
leges. The msr/cpuctl driver might not be auto-loaded and on
some modular kernels the driver may need to be loaded
manually:</p>

<p style="margin-top: 1em">Under Linux: <br>
sudo modprobe msr</p>

<p style="margin-top: 1em">Under FreeBSD: <br>
sudo kldload cpuctl</p>

<p style="margin-top: 1em">SEE ALSO <br>
msr(4)</p>

<p style="margin-top: 1em">AUTHOR <br>
rdtset was written by Wojciech Andralojc
&lt;wojciechx.andralojc@intel.com&gt;, Tomasz Kantecki
&lt;tomasz.kantecki@intel.com&gt;</p>

<p style="margin-top: 1em">This is free software; see the
source for copying conditions. There is NO warranty; not
even for MERCHANTABILITY or FITNESS FOR A PARTICULAR
PURPOSE.</p>

<p style="margin-top: 1em">September 20, 2016 RDTSET(8)</p>
<hr>
</body>
</html>
