set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNIFUB12[0]} -x 886 -y 171
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[6]} -x 962 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[15]} -x 964 -y 175
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]} -x 956 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 992 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5]} -x 925 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 845 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[2]} -x 940 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 949 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13]} -x 935 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 958 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 962 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[5]} -x 958 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]} -x 911 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]} -x 943 -y 222
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector6} -x 945 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[7]} -x 976 -y 195
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO_0[2]} -x 880 -y 168
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0]} -x 865 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 868 -y 193
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_i_i_a2_1[1]} -x 913 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2} -x 951 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]} -x 885 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]} -x 901 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 992 -y 211
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNIAM1S1[2]} -x 897 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 968 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[16]} -x 977 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 983 -y 172
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 917 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 958 -y 172
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[0]} -x 914 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 995 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 939 -y 184
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2} -x 950 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9_1} -x 975 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 881 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 952 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]} -x 910 -y 187
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]} -x 900 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 941 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 982 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]} -x 912 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[1]} -x 980 -y 208
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[7]} -x 964 -y 198
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNIHD6I[0]} -x 879 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 1004 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[8]} -x 981 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 875 -y 190
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1]} -x 884 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18} -x 986 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[6]} -x 946 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 948 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 991 -y 211
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 868 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 998 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[11]} -x 934 -y 186
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[6]} -x 970 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[3]} -x 933 -y 171
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[8]} -x 994 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]} -x 951 -y 213
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_5_1} -x 987 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]} -x 944 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 860 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 954 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[7]} -x 930 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 854 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[1]} -x 924 -y 174
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 993 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 998 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]} -x 888 -y 183
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[10]} -x 993 -y 195
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[0]} -x 949 -y 183
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[3]} -x 989 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUT5S[0]} -x 830 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 853 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[3]} -x 966 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[13]} -x 988 -y 195
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[6]} -x 925 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2} -x 929 -y 174
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[0]} -x 951 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 868 -y 180
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 871 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 944 -y 174
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1001 -y 211
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 867 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]} -x 893 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]} -x 946 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_18_1} -x 964 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/counter[0]} -x 913 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2} -x 947 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 895 -y 190
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[5]} -x 922 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 938 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2]} -x 882 -y 168
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]} -x 909 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23} -x 938 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 966 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]} -x 888 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]} -x 943 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[2]} -x 963 -y 198
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[3]} -x 931 -y 183
set_location -inst_name {Controler_0/System_Controler_0/un4_read_signal_3} -x 909 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 873 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[6]} -x 979 -y 181
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]} -x 959 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[0]} -x 979 -y 208
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable} -x 921 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[15]} -x 990 -y 195
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]} -x 940 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0.m9} -x 890 -y 186
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[20]} -x 993 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 872 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 849 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[5]} -x 896 -y 190
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[7]} -x 930 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 928 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/busy} -x 940 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]} -x 959 -y 222
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 994 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 861 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0]} -x 919 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 955 -y 169
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 856 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[12]} -x 985 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1} -x 880 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O} -x 880 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1000 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[7]} -x 980 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 1000 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[0]} -x 978 -y 195
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[21]} -x 970 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[5]} -x 884 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 937 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 916 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 1008 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24} -x 991 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[30]} -x 979 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7]} -x 921 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 941 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]} -x 891 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0} -x 952 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[16]} -x 989 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 943 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_5} -x 922 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI} -x 937 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3} -x 866 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1003 -y 211
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 865 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[1]} -x 968 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 981 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 964 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[9]} -x 988 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 970 -y 171
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[11]} -x 960 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI4BDG} -x 952 -y 180
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]} -x 908 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[3]} -x 972 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[1]} -x 945 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 999 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 964 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]} -x 942 -y 222
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4]} -x 884 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]} -x 943 -y 211
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]} -x 955 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 866 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2} -x 885 -y 168
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]} -x 937 -y 223
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]} -x 898 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]} -x 952 -y 214
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 914 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[9]} -x 992 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[2]} -x 971 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO_0} -x 937 -y 174
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[21]} -x 982 -y 201
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/busy} -x 881 -y 169
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]} -x 942 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 954 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1005 -y 211
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1]} -x 886 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[22]} -x 973 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1006 -y 208
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1]} -x 959 -y 210
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_4} -x 914 -y 171
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 942 -y 172
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0]} -x 878 -y 168
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]} -x 941 -y 222
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIH34I[4]} -x 936 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]} -x 940 -y 222
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[5]} -x 951 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16} -x 983 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[0]} -x 913 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 855 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1007 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 888 -y 190
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 870 -y 193
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23} -x 989 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 872 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[6]} -x 974 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 946 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1002 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19} -x 990 -y 168
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC93S[0]} -x 849 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 936 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret_RNO} -x 878 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]} -x 894 -y 187
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]} -x 889 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2} -x 950 -y 168
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 1010 -y 210
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQP5S[0]} -x 865 -y 174
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12} -x 910 -y 186
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]} -x 980 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 979 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_0_a2_0[6]} -x 864 -y 189
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]} -x 887 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]} -x 957 -y 223
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 961 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[5]} -x 978 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/counter[2]} -x 914 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[15]} -x 928 -y 187
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1]} -x 884 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl} -x 943 -y 181
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0]} -x 876 -y 168
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0]} -x 877 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1003 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 988 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI2FLL} -x 946 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 933 -y 187
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[11]} -x 984 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 883 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[7]} -x 966 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[0]} -x 929 -y 183
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 981 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[12]} -x 986 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 848 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 951 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]} -x 876 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 886 -y 181
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI006S[0]} -x 844 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 966 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[9]} -x 923 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/counter[6]} -x 918 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]} -x 903 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 997 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 846 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 872 -y 184
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_21} -x 900 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 965 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 980 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[2]} -x 946 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[7]} -x 971 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]} -x 972 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 870 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0} -x 939 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 853 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 882 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 924 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]} -x 949 -y 223
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]} -x 910 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1004 -y 208
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa} -x 933 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 956 -y 168
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 884 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]} -x 956 -y 214
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 955 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 874 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]} -x 917 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOL3S[0]} -x 781 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 871 -y 193
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]} -x 855 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[10]} -x 983 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/counter[4]} -x 916 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 862 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]} -x 835 -y 171
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1005 -y 208
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[27]} -x 1000 -y 181
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]} -x 871 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 870 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[9]} -x 991 -y 198
set_location -inst_name {Controler_0/ADI_SPI_1/counter[3]} -x 923 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[15]} -x 895 -y 181
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISR5S[0]} -x 855 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 863 -y 193
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNION5S[0]} -x 824 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 979 -y 196
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0} -x 946 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[7]} -x 950 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 971 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO} -x 877 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]} -x 893 -y 187
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2]} -x 891 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]} -x 892 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]} -x 944 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 966 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17} -x 991 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]} -x 896 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set} -x 878 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[6]} -x 952 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 937 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 990 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 919 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2} -x 989 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[0]} -x 948 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/counter[8]} -x 920 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 957 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]} -x 952 -y 223
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]} -x 959 -y 223
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]} -x 902 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]} -x 911 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]} -x 953 -y 214
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0]} -x 878 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 862 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]} -x 950 -y 223
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 956 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[6]} -x 919 -y 187
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 868 -y 190
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 871 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]} -x 955 -y 223
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[14]} -x 924 -y 187
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]} -x 906 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0} -x 938 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 978 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]} -x 979 -y 207
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[0]} -x 973 -y 181
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_14} -x 942 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]} -x 900 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]} -x 958 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1004 -y 211
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[1]} -x 873 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 999 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14} -x 982 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[4]} -x 977 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 885 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 947 -y 172
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty} -x 875 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[13]} -x 896 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 866 -y 193
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[3]} -x 957 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 843 -y 193
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]} -x 905 -y 181
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]} -x 841 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 954 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19} -x 988 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[2]} -x 926 -y 184
set_location -inst_name {Controler_0/System_Controler_0/state_reg[4]} -x 912 -y 184
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]} -x 937 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 864 -y 193
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0]} -x 878 -y 169
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 897 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 939 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]} -x 883 -y 187
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]} -x 903 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0} -x 934 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 994 -y 199
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[28]} -x 977 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1006 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 973 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 969 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]} -x 918 -y 180
set_location -inst_name {Controler_0/System_Controler_0/state_reg[2]} -x 922 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]} -x 941 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 871 -y 190
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 980 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 994 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]} -x 915 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2} -x 869 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]} -x 876 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 925 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK} -x 942 -y 174
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1} -x 957 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4]} -x 893 -y 189
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_29_1} -x 982 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_RNII657[0]} -x 851 -y 183
set_location -inst_name {Controler_0/System_Controler_0/un4_read_signal} -x 906 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 987 -y 211
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[0]} -x 865 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1002 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 844 -y 196
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[18]} -x 967 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 933 -y 172
set_location -inst_name {Controler_0/System_Controler_0/state_reg[3]} -x 916 -y 184
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMH1S[0]} -x 784 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[4]} -x 970 -y 181
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 914 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 986 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24} -x 987 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[31]} -x 1004 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[0]} -x 949 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]} -x 941 -y 223
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 846 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]} -x 867 -y 189
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1]} -x 890 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/counter[7]} -x 919 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI0DLL} -x 941 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 867 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 923 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[14]} -x 888 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 894 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]} -x 948 -y 214
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]} -x 948 -y 223
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15} -x 981 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_5dflt} -x 896 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 844 -y 195
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1001 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 862 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[11]} -x 926 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[1]} -x 924 -y 184
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/busy} -x 891 -y 169
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 922 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[0]} -x 912 -y 190
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_Z[1]} -x 897 -y 190
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 981 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]} -x 936 -y 223
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13} -x 988 -y 168
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1016 -y 211
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1]} -x 896 -y 169
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 921 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]} -x 938 -y 223
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[0]} -x 941 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 872 -y 192
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]} -x 905 -y 187
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]} -x 919 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_RNO} -x 925 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 959 -y 184
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret} -x 878 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 1012 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 945 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]} -x 904 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]} -x 938 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 971 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]} -x 936 -y 211
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 858 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[23]} -x 996 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 865 -y 193
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[0]} -x 918 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14} -x 1005 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[6]} -x 917 -y 187
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 842 -y 195
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 962 -y 199
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO} -x 893 -y 168
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_1dflt} -x 897 -y 189
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]} -x 881 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]} -x 950 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 872 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]} -x 883 -y 189
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 976 -y 196
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNIU24C1[0]} -x 894 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 976 -y 168
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]} -x 940 -y 210
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[5]} -x 954 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 934 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[3]} -x 939 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]} -x 863 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 1001 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]} -x 933 -y 186
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable} -x 898 -y 169
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_25_1} -x 969 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 847 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 859 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 983 -y 202
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_RNI14TQ[2]} -x 883 -y 171
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_0[2]} -x 975 -y 207
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4]} -x 881 -y 172
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3]} -x 892 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10]} -x 932 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 973 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 977 -y 172
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2]} -x 889 -y 169
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 920 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[5]} -x 953 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[3]} -x 931 -y 184
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]} -x 785 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[7]} -x 938 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 932 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[1]} -x 947 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 888 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 1017 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0} -x 948 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[18]} -x 981 -y 198
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[17]} -x 990 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 915 -y 190
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15} -x 1007 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[30]} -x 877 -y 187
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_2dflt} -x 895 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 1014 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]} -x 898 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0} -x 939 -y 168
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy} -x 877 -y 169
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0} -x 928 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 860 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 982 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]} -x 923 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]} -x 854 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNIU4K11} -x 938 -y 174
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[23]} -x 983 -y 201
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[3]} -x 976 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/HMCSPI_enable_cmd_i_i_a2} -x 880 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 919 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0} -x 953 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 1026 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 859 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[13]} -x 975 -y 198
set_location -inst_name {Controler_0/System_Controler_0/state_reg[0]} -x 918 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 989 -y 211
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5]} -x 882 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 861 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI1EQS} -x 956 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38} -x 921 -y 174
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIF3S[0]} -x 778 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg} -x 882 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 952 -y 169
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 1024 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 989 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 840 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 936 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 841 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]} -x 957 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]} -x 909 -y 187
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1]} -x 878 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 968 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]} -x 957 -y 222
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[11]} -x 985 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 842 -y 193
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]} -x 915 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]} -x 954 -y 214
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 988 -y 211
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_16} -x 944 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 918 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]} -x 956 -y 222
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_719_i} -x 942 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 978 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]} -x 959 -y 213
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 1023 -y 202
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 920 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[1]} -x 974 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_4dflt} -x 899 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]} -x 947 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 917 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[15]} -x 979 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[16]} -x 908 -y 187
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[13]} -x 973 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1} -x 948 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 984 -y 172
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]} -x 853 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[24]} -x 997 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 916 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[13]} -x 935 -y 187
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 857 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3} -x 893 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[4]} -x 885 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2} -x 927 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]} -x 873 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[25]} -x 898 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 968 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 973 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIMCVG_0[0]} -x 978 -y 201
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQL1S[0]} -x 847 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[6]} -x 967 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[14]} -x 992 -y 195
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 981 -y 196
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[9]} -x 923 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0]} -x 887 -y 189
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[1]} -x 918 -y 190
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 1013 -y 210
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ} -x 872 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse} -x 879 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 894 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_17_1} -x 960 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]} -x 1007 -y 207
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1} -x 957 -y 210
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[2]} -x 975 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 934 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0]} -x 892 -y 169
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 926 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[0]} -x 929 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19} -x 990 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[0]} -x 941 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/write_read_buffer} -x 930 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[4]} -x 927 -y 184
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0.m10_1_0} -x 899 -y 186
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5]} -x 894 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 874 -y 190
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]} -x 891 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 984 -y 199
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0} -x 945 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10]} -x 920 -y 189
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2]} -x 879 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[23]} -x 901 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 878 -y 181
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13} -x 934 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 873 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 931 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[2]} -x 949 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 902 -y 184
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 915 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 876 -y 187
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2} -x 954 -y 210
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1]} -x 918 -y 189
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[13]} -x 986 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 950 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]} -x 938 -y 222
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 889 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 877 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[4]} -x 961 -y 198
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2]} -x 917 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2} -x 898 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[29]} -x 1002 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[7]} -x 874 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 976 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set} -x 953 -y 211
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]} -x 957 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]} -x 956 -y 213
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i} -x 940 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_RNO_0} -x 944 -y 180
set_location -inst_name {Controler_0/System_Controler_0/state_reg[1]} -x 923 -y 184
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUR3S[0]} -x 862 -y 171
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 991 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 973 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]} -x 825 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]} -x 875 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 857 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3]} -x 916 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0.m5} -x 895 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]} -x 856 -y 171
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2} -x 930 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 941 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[5]} -x 962 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5]} -x 885 -y 189
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 1022 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 972 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 930 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]} -x 937 -y 222
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0} -x 955 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5]} -x 922 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 879 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_3dflt} -x 888 -y 189
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_RNIIOT21[0]} -x 896 -y 171
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 914 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 977 -y 199
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13} -x 989 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 943 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 907 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 936 -y 184
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3]} -x 880 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16} -x 988 -y 183
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4]} -x 893 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]} -x 907 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 875 -y 192
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]} -x 899 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 974 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 877 -y 190
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2} -x 948 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_10_1} -x 957 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 1003 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]} -x 953 -y 222
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]} -x 897 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2} -x 951 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[1]} -x 956 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]} -x 890 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[24]} -x 891 -y 187
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0} -x 897 -y 186
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4]} -x 979 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 907 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 961 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 996 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[8]} -x 957 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]} -x 907 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 906 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]} -x 902 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]} -x 958 -y 214
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[31]} -x 980 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 946 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_14_1} -x 952 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[1]} -x 955 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[29]} -x 978 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIMCVG_1[0]} -x 980 -y 201
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKJ5S[0]} -x 834 -y 171
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]} -x 939 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[5]} -x 928 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 904 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 940 -y 172
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_communication_req} -x 869 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 845 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_6_0_.m10} -x 889 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 1009 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 944 -y 172
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_i_i_a2[1]} -x 912 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]} -x 919 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[17]} -x 974 -y 198
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEB3S[0]} -x 788 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data_3_0_a2} -x 926 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 974 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 844 -y 193
set_location -inst_name {Controler_0/ADI_SPI_1/counter[1]} -x 912 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]} -x 877 -y 189
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4]} -x 915 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]} -x 895 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse} -x 955 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]} -x 902 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 975 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]} -x 954 -y 222
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_20} -x 937 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 913 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[19]} -x 968 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data_RNO} -x 927 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18} -x 986 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 972 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0} -x 936 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 858 -y 193
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[4]} -x 927 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16} -x 992 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 942 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 973 -y 208
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]} -x 921 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]} -x 973 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]} -x 818 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[3]} -x 954 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]} -x 953 -y 223
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5} -x 873 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI29DG} -x 954 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[21]} -x 994 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2} -x 945 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 939 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 976 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 980 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 880 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]} -x 875 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/counter[5]} -x 917 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[14]} -x 987 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]} -x 892 -y 181
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]} -x 956 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 932 -y 175
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIH5S[0]} -x 873 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]} -x 947 -y 183
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0} -x 952 -y 210
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGF5S[0]} -x 863 -y 183
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 986 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 925 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]} -x 955 -y 213
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2} -x 948 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[14]} -x 930 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMJ3S[0]} -x 860 -y 183
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[2]} -x 922 -y 183
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIML5S[0]} -x 857 -y 171
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 850 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]} -x 936 -y 222
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 896 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13]} -x 929 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]} -x 849 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]} -x 870 -y 189
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_6} -x 932 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 879 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]} -x 908 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 970 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]} -x 909 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_0[6]} -x 871 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]} -x 939 -y 210
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[25]} -x 998 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[20]} -x 969 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]} -x 886 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 1011 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 902 -y 187
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]} -x 898 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 938 -y 184
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[21]} -x 909 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]} -x 920 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[9]} -x 916 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]} -x 879 -y 186
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N} -x 707 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14} -x 1006 -y 171
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_4dflt_1_0} -x 898 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_6_0_.m20} -x 891 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 929 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 997 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 946 -y 184
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1} -x 894 -y 186
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]} -x 899 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]} -x 942 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0} -x 933 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 883 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]} -x 942 -y 223
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 1015 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_26_1} -x 965 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]} -x 954 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]} -x 893 -y 181
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[1]} -x 886 -y 169
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]} -x 847 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]} -x 856 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[10]} -x 959 -y 175
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4]} -x 923 -y 183
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]} -x 917 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]} -x 901 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]} -x 895 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]} -x 953 -y 213
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2} -x 924 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_3[6]} -x 972 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]} -x 868 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[4]} -x 899 -y 190
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[4]} -x 970 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO_0[2]} -x 895 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[19]} -x 992 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]} -x 938 -y 210
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[1]} -x 888 -y 169
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0.m6} -x 892 -y 186
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_30_1} -x 969 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGD3S[0]} -x 776 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[2]} -x 960 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]} -x 952 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[3]} -x 879 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[2]} -x 926 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 938 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[8]} -x 979 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1]} -x 915 -y 189
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[20]} -x 976 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 888 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2} -x 991 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17} -x 995 -y 168
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_RNIRKCK1[2]} -x 895 -y 171
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0} -x 935 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2]} -x 914 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 957 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]} -x 978 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 943 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]} -x 913 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[22]} -x 900 -y 184
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]} -x 871 -y 175
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector7} -x 937 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]} -x 947 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[12]} -x 927 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 947 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[28]} -x 1001 -y 181
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2]} -x 889 -y 168
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]} -x 907 -y 186
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0} -x 990 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3]} -x 913 -y 189
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_RNIM2UH[0]} -x 884 -y 171
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 851 -y 193
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]} -x 877 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 890 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]} -x 891 -y 184
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]} -x 951 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]} -x 887 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]} -x 941 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 945 -y 175
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKH3S[0]} -x 786 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[24]} -x 973 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]} -x 936 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 1021 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_1} -x 983 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]} -x 894 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 982 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5]} -x 912 -y 186
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[5]} -x 920 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 939 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[8]} -x 985 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[2]} -x 975 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[6]} -x 890 -y 190
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[6]} -x 925 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0]} -x 974 -y 207
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17} -x 993 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[0]} -x 959 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]} -x 889 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6]} -x 917 -y 186
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[4]} -x 958 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[27]} -x 976 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 889 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[26]} -x 975 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2_1} -x 955 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 932 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0.m10} -x 882 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 986 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[2]} -x 896 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[14]} -x 963 -y 175
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIED5S[0]} -x 789 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[8]} -x 995 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[10]} -x 982 -y 198
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15]} -x 928 -y 186
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[4]} -x 968 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0} -x 951 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2} -x 943 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]} -x 922 -y 180
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[5]} -x 921 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1} -x 883 -y 184
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]} -x 880 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12]} -x 927 -y 186
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11]} -x 926 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 967 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_0_0[6]} -x 865 -y 189
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 961 -y 199
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[17]} -x 966 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]} -x 943 -y 223
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 933 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[16]} -x 965 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[2]} -x 960 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_Z[0]} -x 894 -y 190
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_i_o2[0]} -x 916 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 886 -y 189
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i} -x 941 -y 180
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0} -x 889 -y 186
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[4]} -x 953 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]} -x 884 -y 186
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 1020 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 929 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 875 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4]} -x 920 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 919 -y 193
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy} -x 893 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[7]} -x 962 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 873 -y 192
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[4]} -x 924 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_RNO} -x 928 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_697_i} -x 932 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 949 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[11]} -x 984 -y 181
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]} -x 945 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[23]} -x 972 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[10]} -x 920 -y 190
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_6dflt} -x 890 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 847 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 895 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_RNO} -x 943 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 930 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 921 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]} -x 946 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[0]} -x 967 -y 198
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOJ1S[0]} -x 819 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0} -x 935 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0} -x 974 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]} -x 906 -y 183
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNIE1A11[2]} -x 883 -y 168
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_6_0_.m5} -x 892 -y 189
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]} -x 831 -y 171
set_location -inst_name {Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2} -x 882 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 914 -y 190
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]} -x 949 -y 214
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]} -x 940 -y 223
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2]} -x 882 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[30]} -x 1003 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[13]} -x 962 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[9]} -x 958 -y 175
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 879 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12]} -x 925 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 1016 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]} -x 955 -y 222
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_22_1} -x 963 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[3]} -x 952 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[15]} -x 988 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[8]} -x 913 -y 186
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[7]} -x 956 -y 175
set_location -inst_name {Controler_0/System_Controler_0/un4_read_signal_4} -x 908 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]} -x 872 -y 189
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[14]} -x 924 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]} -x 952 -y 222
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[0]} -x 899 -y 169
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]} -x 951 -y 222
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 987 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 1012 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]} -x 950 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]} -x 951 -y 223
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0]} -x 892 -y 168
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1]} -x 896 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i} -x 954 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[3]} -x 942 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 990 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_RNO} -x 980 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un5_communication_req} -x 872 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 869 -y 193
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]} -x 903 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38} -x 934 -y 171
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[1]} -x 924 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 995 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[2]} -x 961 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24} -x 986 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 867 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNIPNG03[0]} -x 899 -y 171
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_17} -x 901 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISP3S[0]} -x 768 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]} -x 956 -y 223
set_location -inst_name {Controler_0/System_Controler_0/state_reg[5]} -x 921 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 1002 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0} -x 955 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[12]} -x 986 -y 195
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_RNO} -x 877 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2} -x 931 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[2]} -x 951 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNIKBT34[0]} -x 898 -y 171
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[11]} -x 984 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0} -x 949 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[3]} -x 956 -y 183
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6_1} -x 948 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_5} -x 935 -y 171
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 998 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 883 -y 190
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[0]} -x 876 -y 169
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 886 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 918 -y 187
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_RNIH557[0]} -x 844 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[4]} -x 920 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 997 -y 208
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]} -x 989 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 993 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]} -x 904 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 929 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 988 -y 199
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[18]} -x 991 -y 181
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 853 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNITLEA1[4]} -x 975 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4]} -x 881 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 875 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO} -x 888 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 867 -y 193
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]} -x 905 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIBMF8[1]} -x 981 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]} -x 916 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[7]} -x 914 -y 187
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 963 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_4} -x 931 -y 174
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]} -x 949 -y 213
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data} -x 926 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]} -x 948 -y 213
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[2]} -x 917 -y 190
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 852 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 933 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]} -x 903 -y 187
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]} -x 977 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 864 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0]} -x 899 -y 168
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2} -x 876 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[5]} -x 936 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6]} -x 919 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQN3S[0]} -x 852 -y 174
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 868 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 856 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 912 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0} -x 947 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[3]} -x 913 -y 190
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 874 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]} -x 840 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[1]} -x 950 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1} -x 931 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[6]} -x 955 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[3]} -x 953 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 854 -y 193
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18} -x 985 -y 183
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1]} -x 888 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2} -x 934 -y 174
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]} -x 854 -y 171
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]} -x 845 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[4]} -x 943 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 874 -y 192
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1000 -y 208
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]} -x 950 -y 222
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 940 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[9]} -x 982 -y 181
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[5]} -x 954 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[3]} -x 923 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]} -x 896 -y 183
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[22]} -x 971 -y 175
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]} -x 959 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]} -x 894 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]} -x 954 -y 223
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 983 -y 196
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[6]} -x 967 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 980 -y 210
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNIIH3D1[0]} -x 885 -y 171
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]} -x 949 -y 222
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0]} -x 889 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 926 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIMCVG[0]} -x 972 -y 201
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable} -x 885 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[8]} -x 913 -y 187
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 960 -y 172
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[4]} -x 915 -y 187
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0]} -x 912 -y 189
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[15]} -x 978 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_0dflt} -x 894 -y 189
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[12]} -x 961 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[5]} -x 928 -y 184
set_location -inst_name {Controler_0/System_Controler_0/read_data_frame_1[0]} -x 906 -y 187
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 915 -y 184
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISN1S[0]} -x 784 -y 180
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2} -x 976 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]} -x 904 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 963 -y 172
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 967 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]} -x 896 -y 180
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[1]} -x 959 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 866 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[22]} -x 995 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7]} -x 914 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 950 -y 172
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]} -x 892 -y 187
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]} -x 948 -y 222
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1} -x 955 -y 211
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[1]} -x 912 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]} -x 910 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI50U32[6]} -x 977 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0} -x 940 -y 174
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 937 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[1]} -x 950 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 945 -y 184
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[14]} -x 972 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_21_1} -x 974 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]} -x 891 -y 181
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[25]} -x 974 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_13_1} -x 965 -y 198
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[26]} -x 999 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 953 -y 172
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1} -x 869 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 855 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[19]} -x 980 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 869 -y 184
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 959 -y 172
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 999 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[8]} -x 918 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[5]} -x 912 -y 187
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 978 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 980 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i} -x 926 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2} -x 984 -y 183
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 973 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 985 -y 172
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15} -x 1005 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1} -x 879 -y 184
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[3]} -x 916 -y 190
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0} -x 840 -y 179
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 948 -y 179
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1} -x 876 -y 179
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0} -x 948 -y 206
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1} -x 1056 -y 206
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD} -x 864 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1285} -x 924 -y 171
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1284} -x 840 -y 192
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]} -x 936 -y 171
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71} -x 996 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 984 -y 210
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]} -x 972 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_cry_cy[0]} -x 876 -y 171
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]} -x 948 -y 174
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]} -x 996 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]} -x 972 -y 171
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]} -x 876 -y 180
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1286} -x 912 -y 174
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]} -x 852 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_cry_cy[0]} -x 888 -y 171
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0} -x 972 -y 173
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1} -x 984 -y 173
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2} -x 996 -y 173
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0} -x 936 -y 173
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1} -x 948 -y 173
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2} -x 960 -y 173
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1285_CC_0} -x 924 -y 173
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0} -x 972 -y 182
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1} -x 984 -y 182
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2} -x 996 -y 182
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0} -x 948 -y 176
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1} -x 960 -y 176
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2} -x 972 -y 176
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1286_CC_0} -x 912 -y 176
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1284_CC_0} -x 840 -y 194
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1284_CC_1} -x 852 -y 194
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1284_CC_2} -x 864 -y 194
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0} -x 864 -y 185
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0} -x 876 -y 182
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0} -x 852 -y 182
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0} -x 996 -y 212
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 984 -y 212
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0} -x 996 -y 209
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_cry_cy[0]_CC_0} -x 876 -y 173
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_cry_cy[0]_CC_0} -x 888 -y 173
