

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 17:45:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3566|     3566|  35.660 us|  35.660 us|  3566|  3566|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |     3564|     3564|         2|          1|          1|  3564|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_sel_V_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %x_sel_V_load"   --->   Operation 7 'read' 'x_sel_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %x_sel_V_load_read, i4 %t_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %i_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V_2 = load i12 %i_V" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 11 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%icmp_ln31 = icmp_eq  i12 %i_V_2, i12 3564" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 12 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3564, i64 3564, i64 3564"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.99ns)   --->   "%i = add i12 %i_V_2, i12 1" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split5, void %.loopexit.loopexit.exitStub" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 15 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_V_load = load i4 %t_V"   --->   Operation 16 'load' 't_V_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i12 %i_V_2"   --->   Operation 17 'sext' 'sext_ln587' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %sext_ln587"   --->   Operation 18 'getelementptr' 'tmpx_V_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%tmpx_V_load = load i12 %tmpx_V_addr"   --->   Operation 19 'load' 'tmpx_V_load' <Predicate = (!icmp_ln31)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln885 = add i4 %t_V_load, i4 1"   --->   Operation 20 'add' 'add_ln885' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%switch_ln13 = switch i4 %t_V_load, void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void" [../../src/./write_mem_seq.hpp:13]   --->   Operation 21 'switch' 'switch_ln13' <Predicate = (!icmp_ln31)> <Delay = 0.72>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln885 = store i4 %add_ln885, i4 %t_V"   --->   Operation 22 'store' 'store_ln885' <Predicate = (!icmp_ln31)> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln31 = store i12 %i, i12 %i_V" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 23 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 25 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 26 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln33 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:33]   --->   Operation 27 'specmemcore' 'specmemcore_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%tmpx_V_load = load i12 %tmpx_V_addr"   --->   Operation 28 'load' 'tmpx_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln38 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:38]   --->   Operation 29 'store' 'store_ln38' <Predicate = (t_V_load == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln39 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:39]   --->   Operation 30 'br' 'br_ln39' <Predicate = (t_V_load == 7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln35 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:35]   --->   Operation 31 'store' 'store_ln35' <Predicate = (t_V_load == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln36 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:36]   --->   Operation 32 'br' 'br_ln36' <Predicate = (t_V_load == 6)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln31 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (t_V_load == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln32 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:32]   --->   Operation 34 'br' 'br_ln32' <Predicate = (t_V_load == 5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln28 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:28]   --->   Operation 35 'store' 'store_ln28' <Predicate = (t_V_load == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln29 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:29]   --->   Operation 36 'br' 'br_ln29' <Predicate = (t_V_load == 4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln25 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:25]   --->   Operation 37 'store' 'store_ln25' <Predicate = (t_V_load == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln26 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:26]   --->   Operation 38 'br' 'br_ln26' <Predicate = (t_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:21]   --->   Operation 39 'store' 'store_ln21' <Predicate = (t_V_load == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:22]   --->   Operation 40 'br' 'br_ln22' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:18]   --->   Operation 41 'store' 'store_ln18' <Predicate = (t_V_load == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:19]   --->   Operation 42 'br' 'br_ln19' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:15]   --->   Operation 43 'store' 'store_ln15' <Predicate = (t_V_load == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:16]   --->   Operation 44 'br' 'br_ln16' <Predicate = (t_V_load == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_sel_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmpx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                (alloca           ) [ 010]
t_V                (alloca           ) [ 010]
x_sel_V_load_read  (read             ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_V_2              (load             ) [ 000]
icmp_ln31          (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
i                  (add              ) [ 000]
br_ln31            (br               ) [ 000]
t_V_load           (load             ) [ 011]
sext_ln587         (sext             ) [ 000]
tmpx_V_addr        (getelementptr    ) [ 011]
add_ln885          (add              ) [ 000]
switch_ln13        (switch           ) [ 000]
store_ln885        (store            ) [ 000]
store_ln31         (store            ) [ 000]
br_ln0             (br               ) [ 000]
specpipeline_ln168 (specpipeline     ) [ 000]
specloopname_ln168 (specloopname     ) [ 000]
specmemcore_ln33   (specmemcore      ) [ 000]
tmpx_V_load        (load             ) [ 000]
store_ln38         (store            ) [ 000]
br_ln39            (br               ) [ 000]
store_ln35         (store            ) [ 000]
br_ln36            (br               ) [ 000]
store_ln31         (store            ) [ 000]
br_ln32            (br               ) [ 000]
store_ln28         (store            ) [ 000]
br_ln29            (br               ) [ 000]
store_ln25         (store            ) [ 000]
br_ln26            (br               ) [ 000]
store_ln21         (store            ) [ 000]
br_ln22            (br               ) [ 000]
store_ln18         (store            ) [ 000]
br_ln19            (br               ) [ 000]
store_ln15         (store            ) [ 000]
br_ln16            (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_sel_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmpx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpx_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_x7_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_sel_V_load_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sel_V_load_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmpx_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpx_V_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpx_V_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln38_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln35_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln31_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln28_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln25_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln21_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln18_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln15_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_V_2_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln31_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="t_V_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln587_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln587/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln885_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln885_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln31_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="225" class="1005" name="t_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="235" class="1005" name="t_V_load_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_load "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmpx_V_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="1"/>
<pin id="241" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmpx_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="107" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="107" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="107" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="107" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="107" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="107" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="107" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="84" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="94" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="179" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="188" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="86" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="228"><net_src comp="90" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="238"><net_src comp="194" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="100" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_x0_V | {2 }
	Port: x_x1_V | {2 }
	Port: x_x2_V | {2 }
	Port: x_x3_V | {2 }
	Port: x_x4_V | {2 }
	Port: x_x5_V | {2 }
	Port: x_x6_V | {2 }
	Port: x_x7_V | {2 }
 - Input state : 
	Port: flt_interleave_manual_seq_Pipeline_LOAD : x_sel_V_load | {1 }
	Port: flt_interleave_manual_seq_Pipeline_LOAD : tmpx_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_2 : 1
		icmp_ln31 : 2
		i : 2
		br_ln31 : 3
		t_V_load : 1
		sext_ln587 : 2
		tmpx_V_addr : 3
		tmpx_V_load : 4
		add_ln885 : 2
		switch_ln13 : 2
		store_ln885 : 3
		store_ln31 : 3
	State 2
		store_ln38 : 1
		store_ln35 : 1
		store_ln31 : 1
		store_ln28 : 1
		store_ln25 : 1
		store_ln21 : 1
		store_ln18 : 1
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_188           |    0    |    19   |
|          |       add_ln885_fu_202       |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln31_fu_182       |    0    |    12   |
|----------|------------------------------|---------|---------|
|   read   | x_sel_V_load_read_read_fu_94 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln587_fu_197      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    43   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_V_reg_218    |   12   |
|  t_V_load_reg_235 |    4   |
|    t_V_reg_225    |    4   |
|tmpx_V_addr_reg_239|   12   |
+-------------------+--------+
|       Total       |   32   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |   52   |
+-----------+--------+--------+--------+
