0,32,EXT_ADC_CAL_CTRL,RW,
,[1:0],cal_sel,,
,[2],init_en,,
,[3],tdc_cal_en,,
,[4],vtc_lut_cal_en,,
,[5],bgr_cal_en,,
,[6],ti_cal_en,,
,[7],timing_cal_en,,
,[8],dual_adc_share_mode,,
,[9],pause_on_cal_error,,
,[11:10],ilv_mode,,
,[12],step_by_step,,
,[13],cal_paused,,
,[21:14],tc_cm_offset,,
,[23:22],tc_workaround_en,,
,[24],normalize_coef,,
,[31:25],lut_predistort,,

1,32,EXT_ADC_RUN_CTRL,RW,
,[0],ext_ctrl_req,,
,[1],ext_status_req,,
,[2],ext_access_ack,,
,[3],cal_pause,,
,[4],cal_cont,,
,[5],cal_reset,,
,[6],cal_restart,,
,[7],run_ctrl_spare,,
,[8],adc_bus_read_req,,
,[9],adc_bus_write_req,,
,[11:10],adc_bus_blk,,
,[13:12],delrange,,
,[15:14],tdc_clk_pw,,
,[21:16],vtc_slope,,
,[22],vtc_slope_dsm_en,,
,[27:23],vtc_comp_th,,
,[29:28],vtc_pulse_wdth,,
,[31:30],tdc_clk_del,,

2,32,OOPS3,RW,
,[0],cal_done1,,
,[8:1],lsb_fail1,,
,[15:9],msb_fail1,,
,[16],tdc_vdd_fail1,,
,[31:17],spare1,,

3,32,OOPS4,RW,
,[0],cal_done2,,
,[8:1],lsb_fail2,,
,[15:9],msb_fail2,,
,[16],tdc_vdd_fail2,,
,[31:17],spare2,,

4,32,OOPS5,RW,
,[14:0],oops5_unused,,
,[15:15],cdr_ph_cal_live_status,,
,[16:16],cdr_ph_cal_rst_all,,
,[17:17],cdr_ph_cal_rst_selected,,
,[18:18],cdr_ph_cal_pause,,
,[26:19],cdr_ph_cal_en,,
,[29:27],cdr_ph_cal_sel,,
,[30:30],cdr_ph_get_stats,,
,[31:31],cdr_ph_found,,

5,16,TIMER_CONTROL_ATTEN,RW,
,[15:0],timer_atten,Timed counter to self clear atten_0 bit,16'h2710

6,1,ATTEN,RW,
a,[0],atten_ctrl,Self clear atten bit after 't' units,1'b0

7,7,RX_TX_GP,RW,
,[0],tx_rx_loopback,TX to RX loopback enable,1'b0
,[1],rx_polar,RX Linear or Circular polarization,1'b0
,[2],tx_polar,TX Linear or Circular polarization,1'b0
# =============================================
# F1000 REV B: Expanded frame_format to 4 bits
# =============================================
,[6:3],frame_format,Frame format definition,4'b0000

8,4,FORCE_FRAME_SYNC,RW,
,[2:0],force_frame_sync_dummy,Dummy bits to retain FW values,3'b000
,[3],force_frame_sync,force frame_sync to high,1'b0

9,2,ADC_DAC_LOOPBACK_EN,RW,
,[0],adc_dac_loopback,Loop back from adc_dsp to dac_dsp enable,1'b0
,[1],dac_adc_loopback,Loop back from dac_dsp to adc_dsp enable,1'b0

10,2,ATTEN_DRIVER_CTRL,RW,
,[0],lane_err_bits_en,Lane error enable,1'b0
,[1],sync_loss_en,Synchronization link loss enable,1'b0

11,1,MEM_CAP_TRIGGER1,RW,
a,[0],adc1_trigger,Write "1" to generate a pulse to ADC_MEM_CAP1; this bit is a self-clear bit,1'b0

12,1,MEM_CAP_TRIGGER2,RW,
a,[0],adc2_trigger,Write "1" to generate a pulse to ADC_MEM_CAP2; this bit is a self-clear bit,1'b0

13,1,TEST_MEM_CAP_TRIGGER1,RW,
a,[0],test_adc1_trigger,Write "1" to generate a pulse to TEST_ADC_MEM_CAP1; this bit is a self-clear bit,1'b0

14,1,TEST_MEM_CAP_TRIGGER2,RW,
a,[0],test_adc2_trigger,Write "1" to generate a pulse to TEST_ADC_MEM_CAP2; this bit is a self-clear bit,1'b0

15,32,DAC_COMP_MULT_DUMMY,RO,
,[31:0],dac_comp_mult_dummy,connect to floating output signals,

16,32,OUT_DATA_DUMMY5,RO,
,[31:0],dummy5,connect to floating output signals,

17,32,OUT_DATA_DUMMY6,RO,
,[31:0],dummy6,connect to floating output signals,

18,32,OUT_DATA_DUMMY7,RO,
,[31:0],dummy7,connect to floating output signals,

19,32,OUT_DATA_DUMMY8,RO,
,[31:0],dummy8,connect to floating output signals,

20,32,OUT_DATA_DUMMY9,RO,
,[31:0],dummy9,connect to floating output signals,

21,32,OUT_DATA_DUMMY10,RO,
,[31:0],dummy10,connect to floating output signals,

22,32,OUT_DATA_DUMMY11,RO,
,[31:0],dummy11,connect to floating output signals,

23,32,OUT_DATA_DUMMY12,RO,
,[31:0],dummy12,connect to floating output signals,

24,32,OUT_DATA_DUMMY13,RO,
,[31:0],dummy13,connect to floating output signals,

25,32,OUT_DATA_DUMMY14,RO,
,[31:0],dummy14,connect to floating output signals,

26,32,OUT_DATA_DUMMY15,RO,
,[31:0],dummy15,connect to floating output signals,

27,32,OUT_DATA_DUMMY16,RO,
,[31:0],dummy16,connect to floating output signals,

28,32,OUT_DATA_DUMMY17,RO,
,[31:0],dummy17,connect to floating output signals,

29,11,CORE_DUMMY,RO,
,[10:0],dummy_core_data,connect to floating output signals,

30,1,MEM_PLAY_TRIGGER1,RW,
a,[0],dac1_trigger,Write "1" to generate a pulse to DAC_MEM_PLAY1; this bit is a self-clear bit,1'b0

31,1,MEM_PLAY_TRIGGER2,RW,
a,[0],dac2_trigger,Write "1" to generate a pulse to DAC_MEM_PLAY2; this bit is a self-clear bit,1'b0

32,1,TEST_MEM_PLAY_TRIGGER1,RW,
a,[0],test_dac1_trigger,Write "1" to generate a pulse to TEST_DAC_MEM_PLAY1; this bit is a self-clear bit,1'b0

33,1,TEST_MEM_PLAY_TRIGGER2,RW,
a,[0],test_dac2_trigger,Write "1" to generate a pulse to TEST_DAC_MEM_PLAY2; this bit is a self-clear bit,1'b0

34,32,LMFC_IRQ_CONTROL,RW,
,[0],enable_lmfc_count,Enables count of received LMFC pulses,1'b0
,[31:1],lmfc_irq_compare,LMFC counter compare value for IRQ generation.,31'h0

35,31,LMFC_COUNTER,RO,
,[30:0],lmfc_counter,Count of LMFC pulses since last LMFC IRQ ACK,

36,1,LMFC_IRQ_ACK,RW,
b,[0],lmfc_irq_ack,Writing 1 acknowledged the LMFC IRQ and resets LMFC counter to zero.  Self clearing,1'b0

37,32,OOB_TO_GC,RW,
b,[31:0],oob_to_gc,OOB to Gottardo Core 32-bit Comms register.  Writing non-zero will generate GC interrupt.,32'h0

38,1,OOB_IRQ_ACK,RW,
b,[0],oob_irq_ack,Acknowledge bit for OOB to GC comms IRQ,1'b0

39,32,GC_TO_OOB,RW,
,[31:0],gc_to_oob,Gottardo Core to OOB 32-bit Comms register.,32'h0

# =========================
# Added in F1000 REV B
# =========================
40,32,HOST_TO_RISCV1,RW,
,[31:0],host_to_riscv1,SPI port to RISC-V communication register,32'h0

41,32,HOST_TO_RISCV2,RW,
,[31:0],host_to_riscv2,SPI port to RISC-V communication register,32'h0

42,32,HOST_TO_RISCV3,RW,
,[31:0],host_to_riscv3,SPI port to RISC-V communication register,32'h0

43,32,HOST_TO_RISCV4,RW,
,[31:0],host_to_riscv4,SPI port to RISC-V communication register,32'h0

44,32,RISCV_TO_HOST1,RW,
,[31:0],riscv_to_host1,RISC_V to SPI port communication register,32'h0

45,32,RISCV_TO_HOST2,RW,
,[31:0],riscv_to_host2,RISC_V to SPI port communication register,32'h0

46,32,RISCV_TO_HOST3,RW,
,[31:0],riscv_to_host3,RISC_V to SPI port communication register,32'h0

47,32,RISCV_TO_HOST4,RW,
,[31:0],riscv_to_host4,RISC_V to SPI port communication register,32'h0

48,1,RISCV_SW_RST_N,RW,
,[0],riscv_sw_rst_n,Active LOW Software reset for the Gottardo Core,1'b1

49,2,TEST_MODE_2,RW,
,[0],test_mode_sel_dac1,Test bus enable for DAC_DSP1,1'b0
,[1],test_mode_sel_dac2,Test bus enable for DAC_DSP2,1'b0

50,2,TEST_MODE_3,RW,
,[0],test_mode_sel_adc1_sat,Test bus enable to generate saturation bits,1'b0
,[1],test_mode_sel_adc2_sat,Test bus enable to generate saturation bits,1'b0
