// Seed: 2094052277
module module_0 (
    id_1,
    id_2,
    id_3
);
  output supply1 id_3;
  inout supply0 id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign id_2 = 1;
  assign id_3 = id_2 == id_2;
  logic id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    input  wand  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  wor   _id_4,
    output wor   id_5
);
  logic id_7[id_4 : 1];
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_2 = 0;
  assign id_5 = id_4;
endmodule
