#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul 18 15:05:18 2020
# Process ID: 9992
# Current directory: F:/Cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3984 F:\Cache\ICache.xpr
# Log file: F:/Cache/vivado.log
# Journal file: F:/Cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Cache/ICache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 737.914 ; gain = 104.922
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheAXI_Interface_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheAXI_Interface_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/CacheAXI_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheAXI_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/CacheAXI_Interface_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheAXI_Interface_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CacheAXI_Interface_sim_behav xil_defaultlib.CacheAXI_Interface_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CacheAXI_Interface_sim_behav xil_defaultlib.CacheAXI_Interface_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CacheAXI_Interface
Compiling module xil_defaultlib.CacheAXI_Interface_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheAXI_Interface_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/Cache/ICache.sim/sim_1/behav/xsim/xsim.dir/CacheAXI_Interface_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 92.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 18 16:17:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 788.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheAXI_Interface_sim_behav -key {Behavioral:sim_1:Functional:CacheAXI_Interface_sim} -tclbatch {CacheAXI_Interface_sim.tcl} -view {F:/Cache/ICache_sim_behav.wcfg} -view {F:/Cache/CacheAXI_Interface_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Cache/ICache_sim_behav.wcfg
WARNING: Simulation object /DCache_sim_dirty/clk was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/rst was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_rreq_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_wreq_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/virtual_addr_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_wdata_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/hit_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_data_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_data_valid_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/read_from_mem was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/current_state was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/next_state was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/hit_way0_reg was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/hit_way1_reg was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dirty was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/func was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/wea_way0 was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/wea_way1 was not found in the design.
open_wave_config F:/Cache/CacheAXI_Interface_sim_behav.wcfg
source CacheAXI_Interface_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 796.211 ; gain = 7.461
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheAXI_Interface_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 796.211 ; gain = 12.156
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 799.273 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheAXI_Interface_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheAXI_Interface_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CacheAXI_Interface_sim_behav xil_defaultlib.CacheAXI_Interface_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CacheAXI_Interface_sim_behav xil_defaultlib.CacheAXI_Interface_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 799.273 ; gain = 0.000
set_property top WriteBuffer_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
ERROR: [VRFC 10-3805] use of undefined macro 'DataAddrBus' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:8]
ERROR: [VRFC 10-3805] use of undefined macro 'WayBus' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:9]
ERROR: [VRFC 10-3805] use of undefined macro 'FIFOStateBus' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:18]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:27]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:28]
ERROR: [VRFC 10-3805] use of undefined macro 'STATE_EMPTY' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:33]
ERROR: [VRFC 10-4982] syntax error near ';' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:33]
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:32]
ERROR: [VRFC 10-3805] use of undefined macro 'Valid' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
ERROR: [VRFC 10-4982] syntax error near ')' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
ERROR: [VRFC 10-3805] use of undefined macro 'STATE_FULL' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:36]
ERROR: [VRFC 10-4982] syntax error near ';' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:36]
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
ERROR: [VRFC 10-3805] use of undefined macro 'Invalid' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
ERROR: [VRFC 10-4982] syntax error near ')' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
ERROR: [VRFC 10-4982] syntax error near ';' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:39]
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
ERROR: [VRFC 10-3805] use of undefined macro 'STATE_WORKING' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:42]
ERROR: [VRFC 10-4982] syntax error near ';' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:42]
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:41]
ERROR: [VRFC 10-3805] use of undefined macro 'FIFONum' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:50]
ERROR: [VRFC 10-4982] syntax error near ';' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:58]
ERROR: [VRFC 10-4982] syntax error near ';' [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:60]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Cache/ICache.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Cache/ICache.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:36]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:39]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:62]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wen' on this module [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Cache/ICache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Cache/ICache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:36]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:39]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:62]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'wen' is not permitted [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Cache/ICache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Cache/ICache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:36]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:39]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:62]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/Cache/ICache.sim/sim_1/behav/xsim/xsim.dir/WriteBuffer_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Cache/ICache.sim/sim_1/behav/xsim/xsim.dir/WriteBuffer_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 18 16:22:42 2020. For additional details about this file, please refer to the WebTalk help file at F:/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.215 ; gain = 23.012
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 18 16:22:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 905.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 905.840 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 909.414 ; gain = 3.574
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 912.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "WriteBuffer_sim_behav -key {Behavioral:sim_1:Functional:WriteBuffer_sim} -tclbatch {WriteBuffer_sim.tcl} -view {F:/Cache/ICache_sim_behav.wcfg} -view {F:/Cache/CacheAXI_Interface_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/Cache/ICache_sim_behav.wcfg
WARNING: Simulation object /DCache_sim_dirty/clk was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/rst was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_rreq_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_wreq_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/virtual_addr_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_wdata_i was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/hit_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_data_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/cpu_data_valid_o was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/read_from_mem was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/current_state was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/next_state was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/hit_way0_reg was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/hit_way1_reg was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dirty was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/func was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/wea_way0 was not found in the design.
WARNING: Simulation object /DCache_sim_dirty/dcache1/wea_way1 was not found in the design.
open_wave_config F:/Cache/CacheAXI_Interface_sim_behav.wcfg
WARNING: Simulation object /CacheAXI_Interface_sim/clk was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/rst was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/CacheAXI_Interface0/read_state was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/CacheAXI_Interface0/write_state was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/inst_ren_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/mem_araddr_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/inst_rvalid_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/inst_rdata_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_ren_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_araddr_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_rvalid_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_rdata_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_wen_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_wdata_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_awaddr_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/data_bvalid_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_ce_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/rdata_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/rdata_valid_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_ren_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_rready_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_raddr_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/wdata_resp_i was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_wen_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_waddr_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_wdata_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_wvalid_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/axi_wlast_o was not found in the design.
WARNING: Simulation object /CacheAXI_Interface_sim/i was not found in the design.
source WriteBuffer_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WriteBuffer_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 919.434 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 919.434 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 919.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 919.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 919.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'mem_wdata_o' [F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.434 ; gain = 0.000
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.340 ; gain = 0.000
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 923.926 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 934.031 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 934.031 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 934.031 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Hi there!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
Success: Normal Write
Success: overflow write STATE_EMPTY
Fail: overflow Write STATE_WORKING
$stop called at time : 760 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 934.031 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Fail: normal read hit
$stop called at time : 840 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.836 ; gain = 6.805
run 50 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Fail: normal read hit
$stop called at time : 840 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 152
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 990.492 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 10 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:35]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:37]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:54]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Fail: overflow Write STATE_FULL
$stop called at time : 940 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 178
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 990.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Fail: overflow Write STATE_FULL
$stop called at time : 940 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 178
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 990.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 990.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 998.922 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Fail: write hit
$stop called at time : 1200 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 210
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 998.922 ; gain = 0.000
run 10 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Fail: Normal Write
$stop called at time : 740 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.922 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Fail: Normal Write
$stop called at time : 760 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 998.922 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Fail: Normal Write
$stop called at time : 760 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.922 ; gain = 0.000
run 10 ns
Fail: overflow Write STATE_EMPTY
$stop called at time : 760 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 105
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Fail: Normal Write
$stop called at time : 760 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.922 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Fail: write hit
$stop called at time : 1220 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 211
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.922 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Fail: write hit
$stop called at time : 1220 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 211
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.922 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Success: write hit
Success: read hit head
Fail: write hit head
$stop called at time : 1280 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 251
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.723 ; gain = 0.000
run 10 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Success: write hit
Success: read hit head
Success: write hit head
Success: write hit head(rewritten)
Fail: write hit head(when bvalid)
$stop called at time : 1340 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 290
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Success: write hit
Success: read hit head
Success: write hit head
Success: write hit head(rewritten)
Fail: write hit head(when bvalid)
$stop called at time : 1660 ns : File "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" Line 295
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBuffer_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WriteBuffer_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Cache/ICache.sim/sim_1/behav/xsim'
"xelab -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WriteBuffer_sim_behav xil_defaultlib.WriteBuffer_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteBuffer
Compiling module xil_defaultlib.WriteBuffer_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot WriteBuffer_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Success: Normal Write
Success: overflow write STATE_EMPTY
Success: overflow Write STATE_WORKING
Success: normal read not hit
Success: normal read hit
Success: overflow Write STATE_FULL
Success: normal read not hit(hit invalid)
Success: write hit
Success: read hit head
Success: write hit head
Success: write hit head(rewritten)
Success: write hit head(when bvalid)
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.285 ; gain = 0.000
save_wave_config {F:/Cache/CacheAXI_Interface_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 18 19:31:25 2020...
