INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dlatch
INFO: [VRFC 10-311] analyzing module Dlatch32
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module write
INFO: [VRFC 10-311] analyzing module read
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/project_1/project_1.srcs/sim_1/new/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
