
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116405                       # Number of seconds simulated
sim_ticks                                116404612856                       # Number of ticks simulated
final_tick                               1171235230935                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159603                       # Simulator instruction rate (inst/s)
host_op_rate                                   206929                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5811336                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906028                       # Number of bytes of host memory used
host_seconds                                 20030.61                       # Real time elapsed on the host
sim_insts                                  3196942244                       # Number of instructions simulated
sim_ops                                    4144921423                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       695040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1038848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1506048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3245312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1382528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1382528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11766                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25354                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10801                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10801                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5970897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8924457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12938044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27879582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11876918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11876918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11876918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5970897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8924457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12938044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39756500                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139741433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23426687                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19006265                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001133                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9669550                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9024475                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522873                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92286                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102394410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128064469                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23426687                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11547348                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28213357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6521542                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2618550                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11960892                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137721191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109507834     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986561      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648757      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3296606      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2103568      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1713483      1.24%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997771      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039194      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13427417      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137721191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167643                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916439                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101356952                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3973215                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27848754                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47611                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4494651                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049518                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155072238                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4494651                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102173591                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1049525                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1767432                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27061276                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174708                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153364506                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220781                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216899871                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714187161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714187161                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45195302                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33813                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4227563                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14583771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82162                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1613565                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150482549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139789472                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       157178                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26426405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58152460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137721191                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015018                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560425                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79170862     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24091824     17.49%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12670361      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7328219      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8105062      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3012905      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667967      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512234      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161757      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137721191                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559177     68.52%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        119145     14.60%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137804     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117723711     84.22%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978124      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12898222      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172509      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139789472                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000344                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418273439                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176942973                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136724982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140605598                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268844                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3390336                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118695                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4494651                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         683086                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103718                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150516362                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14583771                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209737                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1118429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1121455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137482738                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387089                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2306734                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19559273                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19566778                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172184                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983837                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136849803                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136724982                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79804396                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224156858                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.978414                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356020                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27387392                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026271                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133226540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82575894     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23469651     17.62%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11656855      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3955089      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884928      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1704682      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1210185      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997492      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771764      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133226540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280971584                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305528456                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2020242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.397414                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.397414                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715607                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715607                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       619022391                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191388895                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144408512                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139741433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21768961                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17947578                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1933336                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8689675                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8324604                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2272610                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84698                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105718617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119596234                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21768961                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10597214                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24975743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5757895                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3068503                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12264868                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1601863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137554991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.067428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.488093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112579248     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1296393      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1836806      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2404446      1.75%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2701750      1.96%     87.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2016321      1.47%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1155247      0.84%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1691661      1.23%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11873119      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137554991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155780                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.855839                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104545437                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4632114                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24526630                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58916                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3791893                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3475446                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144290678                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3791893                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105275323                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1026527                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2295893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23858243                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1307106                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143342105                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1162                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        262029                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       540890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          956                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    199854730                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    669659311                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    669659311                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162979388                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36875334                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37873                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21963                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3929719                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13627273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7073151                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116872                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1548151                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139371245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130235973                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24924                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20380698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48276528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6012                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137554991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82486983     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22142651     16.10%     76.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12274810      8.92%     84.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7946242      5.78%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7294344      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2915932      2.12%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1749798      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       504696      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       239535      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137554991                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62255     22.13%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98202     34.91%     57.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120849     42.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109346894     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1992975      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15910      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11860504      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7019690      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130235973                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.931978                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281306                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    398333167                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159790100                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127766901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130517279                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       321604                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2872392                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       179629                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3791893                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         770759                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105269                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139409077                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1317163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13627273                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7073151                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21922                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         79828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1109326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2233849                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128491658                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11700834                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1744315                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18719235                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17998440                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7018401                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.919496                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127767162                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127766901                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74864025                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203484057                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.914309                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367911                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95448979                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117310590                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22104819                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31820                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1965171                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133763098                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86220422     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22864975     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8971038      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4611577      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4037058      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1928023      1.44%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1685027      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       789525      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2655453      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133763098                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95448979                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117310590                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17648400                       # Number of memory references committed
system.switch_cpus1.commit.loads             10754878                       # Number of loads committed
system.switch_cpus1.commit.membars              15910                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16824870                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105739771                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2393617                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2655453                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270523054                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          282622762                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2186442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95448979                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117310590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95448979                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464043                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464043                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683040                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683040                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       578928524                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177268333                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135160861                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31820                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139741433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20735598                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18175079                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1616378                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10261046                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10013392                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1441452                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50463                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109376874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115274490                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20735598                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11454844                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23449876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5286463                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1767053                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12467136                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1020365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138254438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.948215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.317267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114804562     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1177233      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2160746      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1809850      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3323356      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3592450      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          782524      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          613834      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9989883      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138254438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148385                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.824913                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108533822                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2788295                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23253276                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23220                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3655817                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2223685                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4820                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     130082060                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3655817                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108968344                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1293878                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       725412                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22830917                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       780062                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129168193                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         82198                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       469561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    171524812                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    586052150                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    586052150                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    138377948                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33146842                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18416                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9215                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2477842                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21526687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4170699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        75419                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       926501                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127662737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119926889                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        95356                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21157915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45466017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138254438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867436                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478349                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88343778     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20325145     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10198284      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6702208      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6975836      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3614644      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1616516      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       401324      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76703      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138254438                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         299810     59.86%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126037     25.17%     85.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        74995     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     94656434     78.93%     78.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1003250      0.84%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9201      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20117893     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4140111      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119926889                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.858206                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             500842                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378704410                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    148839366                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117223762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120427731                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       222775                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3889689                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129754                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3655817                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         845697                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47569                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127681154                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21526687                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4170699                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9215                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          176                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       781445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       961591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1743036                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118642201                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19809178                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1284684                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23949089                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18277163                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4139911                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.849012                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117329054                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117223762                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67712673                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        160701657                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.838862                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421356                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92998064                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    105620461                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22061567                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1620782                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134598621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784707                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     95377713     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15215424     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11006124      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2457352      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2796618      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       990924      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4160477      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       835133      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1758856      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134598621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92998064                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     105620461                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21677940                       # Number of memory references committed
system.switch_cpus2.commit.loads             17636995                       # Number of loads committed
system.switch_cpus2.commit.membars               9202                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16542186                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92193781                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1425760                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1758856                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260521793                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          259019985                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1486995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92998064                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            105620461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92998064                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.502627                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.502627                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.665501                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.665501                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       548929768                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      153979419                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136478563                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18404                       # number of misc regfile writes
system.l2.replacements                          25356                       # number of replacements
system.l2.tagsinuse                      32767.984510                       # Cycle average of tags in use
system.l2.total_refs                           864806                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58124                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.878639                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1043.080124                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.686950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2639.316041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.837378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3904.844663                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.568419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5664.763275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5114.231845                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6529.916519                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7833.739294                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.080546                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000392                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.119166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.172875                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.156074                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.199277                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.239067                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33418                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41927                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34240                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  109585                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42108                       # number of Writeback hits
system.l2.Writeback_hits::total                 42108                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33418                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34240                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109585                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33418                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41927                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34240                       # number of overall hits
system.l2.overall_hits::total                  109585                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5430                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11766                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25351                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11766                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25354                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5430                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8116                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11766                       # number of overall misses
system.l2.overall_misses::total                 25354                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2387651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1119189163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2241608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1626102731                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2627839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2330713820                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5083262812                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       602750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        602750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2387651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1119189163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2241608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1626705481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2627839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2330713820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5083865562                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2387651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1119189163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2241608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1626705481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2627839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2330713820                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5083865562                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        46006                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              134936                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42108                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42108                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50043                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        46006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134939                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50043                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        46006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134939                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.139776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.162130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.255749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.187874                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.139776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.162181                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.255749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187892                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.139776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.162181                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.255749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187892                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 170546.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206112.184715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 160114.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 200431.743005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 187702.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 198088.884923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200515.277977                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 200916.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200916.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 170546.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206112.184715                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 160114.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 200431.922252                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 187702.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 198088.884923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200515.325471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 170546.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206112.184715                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 160114.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 200431.922252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 187702.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 198088.884923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200515.325471                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10801                       # number of writebacks
system.l2.writebacks::total                     10801                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11766                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25351                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25354                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1570382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    803019822                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1424491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1153276151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1810272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1645120213                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3606221331                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       427953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       427953                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1570382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    803019822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1424491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1153704104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1810272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1645120213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3606649284                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1570382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    803019822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1424491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1153704104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1810272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1645120213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3606649284                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.139776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.162130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.255749                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.187874                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.139776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.162181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.255749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.139776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.162181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.255749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187892                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112170.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147885.786740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101749.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142151.627142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129305.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139819.837923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142251.640211                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       142651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       142651                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112170.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147885.786740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101749.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142151.811730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 129305.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 139819.837923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142251.687465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112170.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147885.786740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101749.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142151.811730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 129305.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 139819.837923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142251.687465                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011968525                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185677.159827                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11960876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11960876                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11960876                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11960876                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11960876                       # number of overall hits
system.cpu0.icache.overall_hits::total       11960876                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2974591                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2974591                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2974591                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2974591                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2974591                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2974591                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11960892                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11960892                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11960892                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11960892                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11960892                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11960892                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 185911.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 185911.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 185911.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 185911.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 185911.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 185911.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2504051                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2504051                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2504051                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2504051                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2504051                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2504051                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178860.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178860.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178860.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178860.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178860.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178860.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168059465                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.756368                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608136                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391864                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9317588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9317588                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16375365                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16375365                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16375365                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16375365                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117460                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12825626946                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12825626946                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12825626946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12825626946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12825626946                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12825626946                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16492825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16492825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16492825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16492825                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012449                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109191.443436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109191.443436                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109191.443436                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109191.443436                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109191.443436                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109191.443436                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8845                       # number of writebacks
system.cpu0.dcache.writebacks::total             8845                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78612                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78612                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78612                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3343801412                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3343801412                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3343801412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3343801412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3343801412                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3343801412                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86073.965507                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86073.965507                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86073.965507                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86073.965507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86073.965507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86073.965507                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996444                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012530238                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037284.181087                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996444                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12264851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12264851                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12264851                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12264851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12264851                       # number of overall hits
system.cpu1.icache.overall_hits::total       12264851                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2954882                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2954882                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2954882                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2954882                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2954882                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2954882                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12264868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12264868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12264868                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12264868                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12264868                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12264868                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173816.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173816.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173816.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173816.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173816.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173816.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2358008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2358008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2358008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2358008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2358008                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2358008                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168429.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168429.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168429.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168429.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168429.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168429.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50043                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171611940                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50299                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3411.836021                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.280121                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.719879                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911250                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088750                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8708408                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8708408                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6857937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6857937                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15910                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15910                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15566345                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15566345                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15566345                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15566345                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       144779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       144779                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2797                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2797                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147576                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147576                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15607820643                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15607820643                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    431299104                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    431299104                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16039119747                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16039119747                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16039119747                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16039119747                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8853187                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8853187                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6860734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6860734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15910                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15910                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15713921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15713921                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15713921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15713921                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016353                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016353                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009391                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009391                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009391                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009391                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107804.451219                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107804.451219                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 154200.609224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 154200.609224                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108683.795109                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108683.795109                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108683.795109                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108683.795109                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1446282                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 120523.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22987                       # number of writebacks
system.cpu1.dcache.writebacks::total            22987                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94739                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2794                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2794                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97533                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50040                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50043                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50043                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4444710670                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4444710670                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       627650                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       627650                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4445338320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4445338320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4445338320                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4445338320                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88823.154876                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88823.154876                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 209216.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 209216.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88830.372280                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88830.372280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88830.372280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88830.372280                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.935398                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920736661                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701916.194085                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.935398                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022332                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866884                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12467120                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12467120                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12467120                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12467120                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12467120                       # number of overall hits
system.cpu2.icache.overall_hits::total       12467120                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3133367                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3133367                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3133367                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3133367                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3133367                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3133367                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12467136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12467136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12467136                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12467136                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12467136                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12467136                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 195835.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 195835.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 195835.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 195835.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 195835.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 195835.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2744039                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2744039                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2744039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2744039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2744039                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2744039                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 196002.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 196002.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 196002.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 196002.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 196002.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 196002.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46006                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226332410                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46262                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4892.404349                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.539915                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.460085                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830234                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169766                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17930646                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17930646                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4022527                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4022527                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9219                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9219                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9202                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21953173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21953173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21953173                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21953173                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       168692                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       168692                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       168692                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        168692                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       168692                       # number of overall misses
system.cpu2.dcache.overall_misses::total       168692                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19591769774                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19591769774                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19591769774                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19591769774                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19591769774                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19591769774                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18099338                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18099338                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4022527                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4022527                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9202                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9202                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22121865                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22121865                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22121865                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22121865                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009320                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009320                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007626                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007626                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007626                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007626                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 116139.293944                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 116139.293944                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 116139.293944                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 116139.293944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 116139.293944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 116139.293944                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10276                       # number of writebacks
system.cpu2.dcache.writebacks::total            10276                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       122686                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       122686                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       122686                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       122686                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       122686                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       122686                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46006                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46006                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46006                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46006                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4667376963                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4667376963                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4667376963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4667376963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4667376963                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4667376963                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002080                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002080                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101451.483785                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101451.483785                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 101451.483785                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101451.483785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 101451.483785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101451.483785                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
