# Asynchronous-FIFO-
Dual-clock asynchronous FIFO in Verilog with CDC-safe Gray pointers, testbench, and Vivado auto-setup
