INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_tick_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_tick_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_controller
WARNING: [VRFC 10-3380] identifier 'cfsm_cur_state' is used before its declaration [D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv:58]
WARNING: [VRFC 10-3380] identifier 'cfsm_cur_state' is used before its declaration [D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv:61]
WARNING: [VRFC 10-3380] identifier 'cfsm_cur_state' is used before its declaration [D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv:67]
WARNING: [VRFC 10-3380] identifier 'cfsm_cur_state' is used before its declaration [D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv:89]
WARNING: [VRFC 10-3380] identifier 'cfsm_cur_state' is used before its declaration [D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv:97]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_top_level_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_level_interface
WARNING: [VRFC 10-3380] identifier 'cfsm_cur_state' is used before its declaration [D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_top_level_interface.sv:98]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_tx_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sim_1/imports/testbench/tb_uart_top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
