/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set SS__0__MASK, 0x04
.set SS__0__PC, CYREG_IO_PC_PRT15_PC2
.set SS__0__PORT, 15
.set SS__0__SHIFT, 2
.set SS__AG, CYREG_PRT15_AG
.set SS__AMUX, CYREG_PRT15_AMUX
.set SS__BIE, CYREG_PRT15_BIE
.set SS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SS__BYP, CYREG_PRT15_BYP
.set SS__CTL, CYREG_PRT15_CTL
.set SS__DM0, CYREG_PRT15_DM0
.set SS__DM1, CYREG_PRT15_DM1
.set SS__DM2, CYREG_PRT15_DM2
.set SS__DR, CYREG_PRT15_DR
.set SS__INP_DIS, CYREG_PRT15_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT15_LCD_EN
.set SS__MASK, 0x04
.set SS__PORT, 15
.set SS__PRT, CYREG_PRT15_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SS__PS, CYREG_PRT15_PS
.set SS__SHIFT, 2
.set SS__SLW, CYREG_PRT15_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_1__0__MASK, 0x20
.set Pin_1__0__PC, CYREG_PRT3_PC5
.set Pin_1__0__PORT, 3
.set Pin_1__0__SHIFT, 5
.set Pin_1__AG, CYREG_PRT3_AG
.set Pin_1__AMUX, CYREG_PRT3_AMUX
.set Pin_1__BIE, CYREG_PRT3_BIE
.set Pin_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_1__BYP, CYREG_PRT3_BYP
.set Pin_1__CTL, CYREG_PRT3_CTL
.set Pin_1__DM0, CYREG_PRT3_DM0
.set Pin_1__DM1, CYREG_PRT3_DM1
.set Pin_1__DM2, CYREG_PRT3_DM2
.set Pin_1__DR, CYREG_PRT3_DR
.set Pin_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_1__MASK, 0x20
.set Pin_1__PORT, 3
.set Pin_1__PRT, CYREG_PRT3_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_1__PS, CYREG_PRT3_PS
.set Pin_1__SHIFT, 5
.set Pin_1__SLW, CYREG_PRT3_SLW

/* MISO_2 */
.set MISO_2__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set MISO_2__0__MASK, 0x01
.set MISO_2__0__PC, CYREG_IO_PC_PRT15_PC0
.set MISO_2__0__PORT, 15
.set MISO_2__0__SHIFT, 0
.set MISO_2__AG, CYREG_PRT15_AG
.set MISO_2__AMUX, CYREG_PRT15_AMUX
.set MISO_2__BIE, CYREG_PRT15_BIE
.set MISO_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MISO_2__BYP, CYREG_PRT15_BYP
.set MISO_2__CTL, CYREG_PRT15_CTL
.set MISO_2__DM0, CYREG_PRT15_DM0
.set MISO_2__DM1, CYREG_PRT15_DM1
.set MISO_2__DM2, CYREG_PRT15_DM2
.set MISO_2__DR, CYREG_PRT15_DR
.set MISO_2__INP_DIS, CYREG_PRT15_INP_DIS
.set MISO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MISO_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MISO_2__LCD_EN, CYREG_PRT15_LCD_EN
.set MISO_2__MASK, 0x01
.set MISO_2__PORT, 15
.set MISO_2__PRT, CYREG_PRT15_PRT
.set MISO_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MISO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MISO_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MISO_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MISO_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MISO_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MISO_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MISO_2__PS, CYREG_PRT15_PS
.set MISO_2__SHIFT, 0
.set MISO_2__SLW, CYREG_PRT15_SLW

/* MOSI_2 */
.set MOSI_2__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set MOSI_2__0__MASK, 0x02
.set MOSI_2__0__PC, CYREG_IO_PC_PRT15_PC1
.set MOSI_2__0__PORT, 15
.set MOSI_2__0__SHIFT, 1
.set MOSI_2__AG, CYREG_PRT15_AG
.set MOSI_2__AMUX, CYREG_PRT15_AMUX
.set MOSI_2__BIE, CYREG_PRT15_BIE
.set MOSI_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MOSI_2__BYP, CYREG_PRT15_BYP
.set MOSI_2__CTL, CYREG_PRT15_CTL
.set MOSI_2__DM0, CYREG_PRT15_DM0
.set MOSI_2__DM1, CYREG_PRT15_DM1
.set MOSI_2__DM2, CYREG_PRT15_DM2
.set MOSI_2__DR, CYREG_PRT15_DR
.set MOSI_2__INP_DIS, CYREG_PRT15_INP_DIS
.set MOSI_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MOSI_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MOSI_2__LCD_EN, CYREG_PRT15_LCD_EN
.set MOSI_2__MASK, 0x02
.set MOSI_2__PORT, 15
.set MOSI_2__PRT, CYREG_PRT15_PRT
.set MOSI_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MOSI_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MOSI_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MOSI_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MOSI_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MOSI_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MOSI_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MOSI_2__PS, CYREG_PRT15_PS
.set MOSI_2__SHIFT, 1
.set MOSI_2__SLW, CYREG_PRT15_SLW

/* SCLK_2 */
.set SCLK_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SCLK_2__0__MASK, 0x02
.set SCLK_2__0__PC, CYREG_PRT3_PC1
.set SCLK_2__0__PORT, 3
.set SCLK_2__0__SHIFT, 1
.set SCLK_2__AG, CYREG_PRT3_AG
.set SCLK_2__AMUX, CYREG_PRT3_AMUX
.set SCLK_2__BIE, CYREG_PRT3_BIE
.set SCLK_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK_2__BYP, CYREG_PRT3_BYP
.set SCLK_2__CTL, CYREG_PRT3_CTL
.set SCLK_2__DM0, CYREG_PRT3_DM0
.set SCLK_2__DM1, CYREG_PRT3_DM1
.set SCLK_2__DM2, CYREG_PRT3_DM2
.set SCLK_2__DR, CYREG_PRT3_DR
.set SCLK_2__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK_2__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK_2__MASK, 0x02
.set SCLK_2__PORT, 3
.set SCLK_2__PRT, CYREG_PRT3_PRT
.set SCLK_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK_2__PS, CYREG_PRT3_PS
.set SCLK_2__SHIFT, 1
.set SCLK_2__SLW, CYREG_PRT3_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB11_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x00
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x01
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x01

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* LED_pin */
.set LED_pin__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set LED_pin__0__MASK, 0x02
.set LED_pin__0__PC, CYREG_PRT0_PC1
.set LED_pin__0__PORT, 0
.set LED_pin__0__SHIFT, 1
.set LED_pin__AG, CYREG_PRT0_AG
.set LED_pin__AMUX, CYREG_PRT0_AMUX
.set LED_pin__BIE, CYREG_PRT0_BIE
.set LED_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_pin__BYP, CYREG_PRT0_BYP
.set LED_pin__CTL, CYREG_PRT0_CTL
.set LED_pin__DM0, CYREG_PRT0_DM0
.set LED_pin__DM1, CYREG_PRT0_DM1
.set LED_pin__DM2, CYREG_PRT0_DM2
.set LED_pin__DR, CYREG_PRT0_DR
.set LED_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_pin__MASK, 0x02
.set LED_pin__PORT, 0
.set LED_pin__PRT, CYREG_PRT0_PRT
.set LED_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_pin__PS, CYREG_PRT0_PS
.set LED_pin__SHIFT, 1
.set LED_pin__SLW, CYREG_PRT0_SLW

/* Clock_SPI */
.set Clock_SPI__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_SPI__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_SPI__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_SPI__CFG2_SRC_SEL_MASK, 0x07
.set Clock_SPI__INDEX, 0x02
.set Clock_SPI__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_SPI__PM_ACT_MSK, 0x04
.set Clock_SPI__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_SPI__PM_STBY_MSK, 0x04

/* Speed_pin */
.set Speed_pin__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Speed_pin__0__MASK, 0x04
.set Speed_pin__0__PC, CYREG_PRT0_PC2
.set Speed_pin__0__PORT, 0
.set Speed_pin__0__SHIFT, 2
.set Speed_pin__AG, CYREG_PRT0_AG
.set Speed_pin__AMUX, CYREG_PRT0_AMUX
.set Speed_pin__BIE, CYREG_PRT0_BIE
.set Speed_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Speed_pin__BYP, CYREG_PRT0_BYP
.set Speed_pin__CTL, CYREG_PRT0_CTL
.set Speed_pin__DM0, CYREG_PRT0_DM0
.set Speed_pin__DM1, CYREG_PRT0_DM1
.set Speed_pin__DM2, CYREG_PRT0_DM2
.set Speed_pin__DR, CYREG_PRT0_DR
.set Speed_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set Speed_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Speed_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Speed_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set Speed_pin__MASK, 0x04
.set Speed_pin__PORT, 0
.set Speed_pin__PRT, CYREG_PRT0_PRT
.set Speed_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Speed_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Speed_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Speed_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Speed_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Speed_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Speed_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Speed_pin__PS, CYREG_PRT0_PS
.set Speed_pin__SHIFT, 2
.set Speed_pin__SLW, CYREG_PRT0_SLW

/* isr_clock */
.set isr_clock__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_clock__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_clock__INTC_MASK, 0x20000
.set isr_clock__INTC_NUMBER, 17
.set isr_clock__INTC_PRIOR_NUM, 7
.set isr_clock__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_clock__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_clock__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Enable_pin */
.set Enable_pin__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Enable_pin__0__MASK, 0x80
.set Enable_pin__0__PC, CYREG_PRT1_PC7
.set Enable_pin__0__PORT, 1
.set Enable_pin__0__SHIFT, 7
.set Enable_pin__AG, CYREG_PRT1_AG
.set Enable_pin__AMUX, CYREG_PRT1_AMUX
.set Enable_pin__BIE, CYREG_PRT1_BIE
.set Enable_pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Enable_pin__BYP, CYREG_PRT1_BYP
.set Enable_pin__CTL, CYREG_PRT1_CTL
.set Enable_pin__DM0, CYREG_PRT1_DM0
.set Enable_pin__DM1, CYREG_PRT1_DM1
.set Enable_pin__DM2, CYREG_PRT1_DM2
.set Enable_pin__DR, CYREG_PRT1_DR
.set Enable_pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Enable_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Enable_pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Enable_pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Enable_pin__MASK, 0x80
.set Enable_pin__PORT, 1
.set Enable_pin__PRT, CYREG_PRT1_PRT
.set Enable_pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Enable_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Enable_pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Enable_pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Enable_pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Enable_pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Enable_pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Enable_pin__PS, CYREG_PRT1_PS
.set Enable_pin__SHIFT, 7
.set Enable_pin__SLW, CYREG_PRT1_SLW

/* isr_uart_rx */
.set isr_uart_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_uart_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_uart_rx__INTC_MASK, 0x01
.set isr_uart_rx__INTC_NUMBER, 0
.set isr_uart_rx__INTC_PRIOR_NUM, 7
.set isr_uart_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_uart_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_uart_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Switch_input */
.set Switch_input__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Switch_input__0__MASK, 0x01
.set Switch_input__0__PC, CYREG_PRT0_PC0
.set Switch_input__0__PORT, 0
.set Switch_input__0__SHIFT, 0
.set Switch_input__AG, CYREG_PRT0_AG
.set Switch_input__AMUX, CYREG_PRT0_AMUX
.set Switch_input__BIE, CYREG_PRT0_BIE
.set Switch_input__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Switch_input__BYP, CYREG_PRT0_BYP
.set Switch_input__CTL, CYREG_PRT0_CTL
.set Switch_input__DM0, CYREG_PRT0_DM0
.set Switch_input__DM1, CYREG_PRT0_DM1
.set Switch_input__DM2, CYREG_PRT0_DM2
.set Switch_input__DR, CYREG_PRT0_DR
.set Switch_input__INP_DIS, CYREG_PRT0_INP_DIS
.set Switch_input__INTSTAT, CYREG_PICU0_INTSTAT
.set Switch_input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Switch_input__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Switch_input__LCD_EN, CYREG_PRT0_LCD_EN
.set Switch_input__MASK, 0x01
.set Switch_input__PORT, 0
.set Switch_input__PRT, CYREG_PRT0_PRT
.set Switch_input__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Switch_input__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Switch_input__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Switch_input__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Switch_input__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Switch_input__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Switch_input__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Switch_input__PS, CYREG_PRT0_PS
.set Switch_input__SHIFT, 0
.set Switch_input__SLW, CYREG_PRT0_SLW
.set Switch_input__SNAP, CYREG_PICU0_SNAP

/* Switch_output */
.set Switch_output__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Switch_output__0__MASK, 0x08
.set Switch_output__0__PC, CYREG_PRT0_PC3
.set Switch_output__0__PORT, 0
.set Switch_output__0__SHIFT, 3
.set Switch_output__AG, CYREG_PRT0_AG
.set Switch_output__AMUX, CYREG_PRT0_AMUX
.set Switch_output__BIE, CYREG_PRT0_BIE
.set Switch_output__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Switch_output__BYP, CYREG_PRT0_BYP
.set Switch_output__CTL, CYREG_PRT0_CTL
.set Switch_output__DM0, CYREG_PRT0_DM0
.set Switch_output__DM1, CYREG_PRT0_DM1
.set Switch_output__DM2, CYREG_PRT0_DM2
.set Switch_output__DR, CYREG_PRT0_DR
.set Switch_output__INP_DIS, CYREG_PRT0_INP_DIS
.set Switch_output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Switch_output__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Switch_output__LCD_EN, CYREG_PRT0_LCD_EN
.set Switch_output__MASK, 0x08
.set Switch_output__PORT, 0
.set Switch_output__PRT, CYREG_PRT0_PRT
.set Switch_output__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Switch_output__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Switch_output__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Switch_output__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Switch_output__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Switch_output__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Switch_output__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Switch_output__PS, CYREG_PRT0_PS
.set Switch_output__SHIFT, 3
.set Switch_output__SLW, CYREG_PRT0_SLW

/* VDAC8_Enabling */
.set VDAC8_Enabling_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_Enabling_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_Enabling_viDAC8__D, CYREG_DAC3_D
.set VDAC8_Enabling_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_Enabling_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_Enabling_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_Enabling_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_Enabling_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_Enabling_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_Enabling_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_Enabling_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_Enabling_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_Enabling_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_Enabling_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_Enabling_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_Enabling_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_Enabling_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_Enabling_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_Enabling_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_Enabling_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_Enabling_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_Enabling_viDAC8__TST, CYREG_DAC3_TST

/* PGA_SpeedControl */
.set PGA_SpeedControl_SC__BST, CYREG_SC2_BST
.set PGA_SpeedControl_SC__CLK, CYREG_SC2_CLK
.set PGA_SpeedControl_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_SpeedControl_SC__CMPINV_MASK, 0x04
.set PGA_SpeedControl_SC__CPTR, CYREG_SC_CPTR
.set PGA_SpeedControl_SC__CPTR_MASK, 0x04
.set PGA_SpeedControl_SC__CR0, CYREG_SC2_CR0
.set PGA_SpeedControl_SC__CR1, CYREG_SC2_CR1
.set PGA_SpeedControl_SC__CR2, CYREG_SC2_CR2
.set PGA_SpeedControl_SC__MSK, CYREG_SC_MSK
.set PGA_SpeedControl_SC__MSK_MASK, 0x04
.set PGA_SpeedControl_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_SpeedControl_SC__PM_ACT_MSK, 0x04
.set PGA_SpeedControl_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_SpeedControl_SC__PM_STBY_MSK, 0x04
.set PGA_SpeedControl_SC__SR, CYREG_SC_SR
.set PGA_SpeedControl_SC__SR_MASK, 0x04
.set PGA_SpeedControl_SC__SW0, CYREG_SC2_SW0
.set PGA_SpeedControl_SC__SW10, CYREG_SC2_SW10
.set PGA_SpeedControl_SC__SW2, CYREG_SC2_SW2
.set PGA_SpeedControl_SC__SW3, CYREG_SC2_SW3
.set PGA_SpeedControl_SC__SW4, CYREG_SC2_SW4
.set PGA_SpeedControl_SC__SW6, CYREG_SC2_SW6
.set PGA_SpeedControl_SC__SW7, CYREG_SC2_SW7
.set PGA_SpeedControl_SC__SW8, CYREG_SC2_SW8
.set PGA_SpeedControl_SC__WRK1, CYREG_SC_WRK1
.set PGA_SpeedControl_SC__WRK1_MASK, 0x04

/* Clock_TempSampling */
.set Clock_TempSampling__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_TempSampling__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_TempSampling__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_TempSampling__CFG2_SRC_SEL_MASK, 0x07
.set Clock_TempSampling__INDEX, 0x03
.set Clock_TempSampling__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_TempSampling__PM_ACT_MSK, 0x08
.set Clock_TempSampling__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_TempSampling__PM_STBY_MSK, 0x08

/* VDAC8_SpeedControl */
.set VDAC8_SpeedControl_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_SpeedControl_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_SpeedControl_viDAC8__D, CYREG_DAC2_D
.set VDAC8_SpeedControl_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_SpeedControl_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_SpeedControl_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_SpeedControl_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_SpeedControl_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_SpeedControl_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_SpeedControl_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_SpeedControl_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_SpeedControl_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_SpeedControl_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_SpeedControl_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_SpeedControl_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_SpeedControl_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_SpeedControl_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_SpeedControl_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_SpeedControl_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_SpeedControl_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_SpeedControl_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_SpeedControl_viDAC8__TST, CYREG_DAC2_TST

/* Temp_sample_counter */
.set Temp_sample_counter_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Temp_sample_counter_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Temp_sample_counter_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Temp_sample_counter_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Temp_sample_counter_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Temp_sample_counter_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Temp_sample_counter_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Temp_sample_counter_CounterHW__PER0, CYREG_TMR0_PER0
.set Temp_sample_counter_CounterHW__PER1, CYREG_TMR0_PER1
.set Temp_sample_counter_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Temp_sample_counter_CounterHW__PM_ACT_MSK, 0x01
.set Temp_sample_counter_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Temp_sample_counter_CounterHW__PM_STBY_MSK, 0x01
.set Temp_sample_counter_CounterHW__RT0, CYREG_TMR0_RT0
.set Temp_sample_counter_CounterHW__RT1, CYREG_TMR0_RT1
.set Temp_sample_counter_CounterHW__SR0, CYREG_TMR0_SR0

/* switch_input_interrupt */
.set switch_input_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set switch_input_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set switch_input_interrupt__INTC_MASK, 0x10
.set switch_input_interrupt__INTC_NUMBER, 4
.set switch_input_interrupt__INTC_PRIOR_NUM, 7
.set switch_input_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set switch_input_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set switch_input_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
