{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "ue1",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/UE-1/main.v",
		"dir::../../verilog/rtl/UE-1/ue1.v",
		"dir::../../verilog/rtl/TBB1143/NAND_GATE.v",
		"dir::../../verilog/rtl/TBB1143/NAND_GATE_3_INPUTS.v",
		"dir::../../verilog/rtl/TBB1143/NOR_GATE.v",
		"dir::../../verilog/rtl/TBB1143/OR_GATE.v",
		"dir::../../verilog/rtl/TBB1143/OR_GATE_3_INPUTS.v",
		"dir::../../verilog/rtl/TBB1143/NOR_GATE_3_INPUTS.v",
		"dir::../../verilog/rtl/TBB1143/NOR_GATE_4_INPUTS.v",
		"dir::../../verilog/rtl/TBB1143/OR_GATE_4_INPUTS.v"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "clk",
	"CLOCK_NET": "clk",
	"CLOCK_PERIOD": "20",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 120 120",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.3,
	"FP_CORE_UTIL": 40,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::base_ue1.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"RUN_CTS": 0,
	"QUIT_ON_LINTER_ERRORS": 0
}
