<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\impl\gwsynthesis\reciever.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\reciever.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\reciever.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Feb 19 22:44:43 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8043</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7855</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>MCK</td>
<td>Base</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td></td>
<td></td>
<td>MCK MCK_d </td>
</tr>
<tr>
<td>sck</td>
<td>Base</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td>sck </td>
</tr>
<tr>
<td>decim_avail</td>
<td>Base</td>
<td>20833.000</td>
<td>0.048
<td>1.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>rx/decim_avail </td>
</tr>
<tr>
<td>BCK</td>
<td>Base</td>
<td>325.000</td>
<td>3.077
<td>0.000</td>
<td>162.000</td>
<td></td>
<td></td>
<td>BCK BCK_d </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sck</td>
<td>62.500(MHz)</td>
<td style="color: #FF0000;" class = "error">16.795(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>BCK</td>
<td>3.077(MHz)</td>
<td>66.813(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of MCK!</h4>
<h4>No timing paths to get frequency of decim_avail!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>MCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck</td>
<td>Setup</td>
<td>-288.988</td>
<td>27</td>
</tr>
<tr>
<td>sck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>decim_avail</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>decim_avail</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-43.543</td>
<td>frequency_reg_30_s0/Q</td>
<td>uart_top/dataOut_1_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>59.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-43.517</td>
<td>frequency_reg_30_s0/Q</td>
<td>uart_top/dataOut_0_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>59.117</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-43.485</td>
<td>frequency_reg_30_s0/Q</td>
<td>uart_top/dataOut_3_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>59.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-43.469</td>
<td>frequency_reg_30_s0/Q</td>
<td>uart_top/dataOut_2_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>59.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.428</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_31_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>26.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.756</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_30_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>25.356</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.623</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_29_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>25.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.211</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_28_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>24.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.717</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_27_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>24.317</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.387</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_26_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>23.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.975</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_25_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>23.575</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.911</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_24_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>22.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.750</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_23_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>22.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.338</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_22_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>21.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.860</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_21_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>20.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.673</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_20_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>20.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.261</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_19_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>19.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.704</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_18_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>19.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.647</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_17_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>19.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.235</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_16_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>18.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.973</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_15_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>17.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.916</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_14_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>17.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.504</td>
<td>frequency_reg_9_s1/Q</td>
<td>rx/rx_cordic/phase_13_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>17.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.473</td>
<td>time_r_0_s0/Q</td>
<td>time_r_30_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>16.073</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.473</td>
<td>time_r_0_s0/Q</td>
<td>time_r_31_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>16.073</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.559</td>
<td>rx/fir/C/reg_coef_3_s0/Q</td>
<td>rx/fir/C/n96_s1/B[3]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.588</td>
<td>rx/fir/C/reg_coef_1_s0/Q</td>
<td>rx/fir/C/n96_s1/B[1]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>rx/fir/H/raddr_7_s1/Q</td>
<td>rx/fir/H/raddr_7_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>rx/fir/A/raddr_7_s1/Q</td>
<td>rx/fir/A/raddr_7_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0/Q</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>rx/varcic_inst_I2/sample_no_0_s0/Q</td>
<td>rx/varcic_inst_I2/sample_no_0_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>rx/cic_inst_Q1/sample_no_0_s0/Q</td>
<td>rx/cic_inst_Q1/sample_no_0_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>uart_top/txByteCounter_3_s2/Q</td>
<td>uart_top/txByteCounter_3_s2/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>uart_top/txCounter_20_s2/Q</td>
<td>uart_top/txCounter_20_s2/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>uart_top/rxBitNumber_2_s1/Q</td>
<td>uart_top/rxBitNumber_2_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>uart_top/rxCounter_12_s1/Q</td>
<td>uart_top/rxCounter_12_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>time_r_31_s0/Q</td>
<td>time_r_31_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>rx/fir/H/raddr_4_s1/Q</td>
<td>rx/fir/H/raddr_4_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>rx/fir/G/raddr_0_s1/Q</td>
<td>rx/fir/G/raddr_0_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>rx/fir/G/raddr_6_s1/Q</td>
<td>rx/fir/G/raddr_6_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>rx/fir/F/raddr_0_s1/Q</td>
<td>rx/fir/F/raddr_0_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>rx/fir/E/raddr_0_s1/Q</td>
<td>rx/fir/E/raddr_0_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>rx/fir/E/raddr_6_s1/Q</td>
<td>rx/fir/E/raddr_6_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>rx/fir/D/raddr_3_s1/Q</td>
<td>rx/fir/D/raddr_3_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>rx/fir/C/raddr_2_s1/Q</td>
<td>rx/fir/C/raddr_2_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>uart_top/txBitNumber_2_s2/Q</td>
<td>uart_top/txBitNumber_2_s2/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>uart_top/txCounter_3_s2/Q</td>
<td>uart_top/txCounter_3_s2/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>uart_top/txCounter_23_s2/Q</td>
<td>uart_top/txCounter_23_s2/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>uart_top/rxCounter_1_s1/Q</td>
<td>uart_top/rxCounter_1_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>uart_top/rxCounter_4_s1/Q</td>
<td>uart_top/rxCounter_4_s1/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>frequency_reg_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>frequency_reg_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>uart_top/frequency_stmp_26_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/rx_cordic/Z[5]_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/cic_inst_I1/cic_stages[1].cic_comb_inst/out_data_19_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/dataOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>frequency_reg_30_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">frequency_reg_30_s0/Q</td>
</tr>
<tr>
<td>4.922</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>uart_top/digit_3_s211/I1</td>
</tr>
<tr>
<td>5.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s211/F</td>
</tr>
<tr>
<td>7.440</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>uart_top/text[2]_3_s139/I0</td>
</tr>
<tr>
<td>8.066</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s139/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>uart_top/text[2]_3_s124/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s124/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td>uart_top/text[2]_3_s117/I2</td>
</tr>
<tr>
<td>11.071</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C8[2][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s117/F</td>
</tr>
<tr>
<td>12.391</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][B]</td>
<td>uart_top/digit_3_s285/I2</td>
</tr>
<tr>
<td>13.017</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C7[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s285/F</td>
</tr>
<tr>
<td>13.843</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td>uart_top/digit_3_s194/I2</td>
</tr>
<tr>
<td>14.469</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C7[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s194/F</td>
</tr>
<tr>
<td>15.289</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[2][B]</td>
<td>uart_top/digit_3_s159/I1</td>
</tr>
<tr>
<td>16.111</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s159/F</td>
</tr>
<tr>
<td>17.260</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>uart_top/digit_3_s192/I1</td>
</tr>
<tr>
<td>18.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s192/F</td>
</tr>
<tr>
<td>19.102</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>uart_top/digit_3_s157/I2</td>
</tr>
<tr>
<td>19.728</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C5[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s157/F</td>
</tr>
<tr>
<td>20.536</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>uart_top/digit_3_s126/I0</td>
</tr>
<tr>
<td>21.162</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s126/F</td>
</tr>
<tr>
<td>22.631</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>uart_top/digit_3_s130/I3</td>
</tr>
<tr>
<td>23.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s130/F</td>
</tr>
<tr>
<td>24.816</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>uart_top/digit_3_s109/I3</td>
</tr>
<tr>
<td>25.441</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C7[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s109/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[3][A]</td>
<td>uart_top/digit_3_s122/I3</td>
</tr>
<tr>
<td>26.892</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s122/F</td>
</tr>
<tr>
<td>27.323</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>uart_top/digit_3_s97/I3</td>
</tr>
<tr>
<td>28.355</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s97/F</td>
</tr>
<tr>
<td>29.835</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>uart_top/digit_3_s108/I2</td>
</tr>
<tr>
<td>30.867</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s108/F</td>
</tr>
<tr>
<td>32.496</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>uart_top/text[2]_3_s100/I0</td>
</tr>
<tr>
<td>33.528</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s100/F</td>
</tr>
<tr>
<td>34.513</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[3][B]</td>
<td>uart_top/digit_3_s297/I3</td>
</tr>
<tr>
<td>35.139</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C4[3][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s297/F</td>
</tr>
<tr>
<td>35.949</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td>uart_top/digit_3_s117/I0</td>
</tr>
<tr>
<td>36.771</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C6[3][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s117/F</td>
</tr>
<tr>
<td>37.276</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>uart_top/text[2]_3_s91/I0</td>
</tr>
<tr>
<td>38.098</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s91/F</td>
</tr>
<tr>
<td>38.115</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[3][B]</td>
<td>uart_top/digit_3_s89/I3</td>
</tr>
<tr>
<td>38.741</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C4[3][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s89/F</td>
</tr>
<tr>
<td>39.556</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][B]</td>
<td>uart_top/text[2]_2_s43/I2</td>
</tr>
<tr>
<td>40.655</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_2_s43/F</td>
</tr>
<tr>
<td>41.459</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>uart_top/text[2]_2_s36/I1</td>
</tr>
<tr>
<td>42.085</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_2_s36/F</td>
</tr>
<tr>
<td>43.565</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>uart_top/text[2]_3_s77/I1</td>
</tr>
<tr>
<td>44.191</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s77/F</td>
</tr>
<tr>
<td>44.201</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td>uart_top/text[3]_3_s83/I1</td>
</tr>
<tr>
<td>45.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C7[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s83/F</td>
</tr>
<tr>
<td>46.606</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>uart_top/text[3]_3_s75/I0</td>
</tr>
<tr>
<td>47.705</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s75/F</td>
</tr>
<tr>
<td>48.532</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td>uart_top/text[2]_3_s58/I3</td>
</tr>
<tr>
<td>49.158</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C8[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s58/F</td>
</tr>
<tr>
<td>50.627</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>uart_top/text[2]_3_s49/I2</td>
</tr>
<tr>
<td>51.253</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s49/F</td>
</tr>
<tr>
<td>52.246</td>
<td>0.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>uart_top/text[1]_3_s51/I3</td>
</tr>
<tr>
<td>53.272</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[1]_3_s51/F</td>
</tr>
<tr>
<td>53.700</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>uart_top/text[1]_3_s43/I3</td>
</tr>
<tr>
<td>54.732</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[1]_3_s43/F</td>
</tr>
<tr>
<td>55.238</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>uart_top/digit_3_s302/I0</td>
</tr>
<tr>
<td>56.060</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s302/F</td>
</tr>
<tr>
<td>57.200</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>uart_top/digit_3_s46/I0</td>
</tr>
<tr>
<td>57.825</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s46/F</td>
</tr>
<tr>
<td>58.257</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>uart_top/digit_1_s15/I0</td>
</tr>
<tr>
<td>58.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_1_s15/F</td>
</tr>
<tr>
<td>60.337</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td>uart_top/n1125_s36/I1</td>
</tr>
<tr>
<td>60.962</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/n1125_s36/F</td>
</tr>
<tr>
<td>60.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td>uart_top/n1125_s32/I0</td>
</tr>
<tr>
<td>61.112</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/n1125_s32/O</td>
</tr>
<tr>
<td>61.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uart_top/n1125_s30/I0</td>
</tr>
<tr>
<td>61.289</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" background: #97FFFF;">uart_top/n1125_s30/O</td>
</tr>
<tr>
<td>61.289</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>uart_top/n1125_s23/I0</td>
</tr>
<tr>
<td>61.466</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/n1125_s23/O</td>
</tr>
<tr>
<td>61.475</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td style=" font-weight:bold;">uart_top/dataOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>uart_top/dataOut_1_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>uart_top/dataOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.606, 46.677%; route: 31.078, 52.548%; tC2Q: 0.458, 0.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/dataOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>frequency_reg_30_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">frequency_reg_30_s0/Q</td>
</tr>
<tr>
<td>4.922</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>uart_top/digit_3_s211/I1</td>
</tr>
<tr>
<td>5.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s211/F</td>
</tr>
<tr>
<td>7.440</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>uart_top/text[2]_3_s139/I0</td>
</tr>
<tr>
<td>8.066</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s139/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>uart_top/text[2]_3_s124/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s124/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[0][B]</td>
<td>uart_top/digit_3_s238/I0</td>
</tr>
<tr>
<td>10.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C8[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s238/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>uart_top/digit_3_s265/I2</td>
</tr>
<tr>
<td>12.768</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s265/F</td>
</tr>
<tr>
<td>13.752</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>uart_top/digit_3_s229/I0</td>
</tr>
<tr>
<td>14.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C7[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s229/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[3][A]</td>
<td>uart_top/digit_3_s226/I3</td>
</tr>
<tr>
<td>16.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C6[3][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s226/F</td>
</tr>
<tr>
<td>18.144</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td>uart_top/digit_3_s272/I1</td>
</tr>
<tr>
<td>18.769</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s272/F</td>
</tr>
<tr>
<td>19.188</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[2][B]</td>
<td>uart_top/digit_3_s255/I2</td>
</tr>
<tr>
<td>20.010</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C4[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s255/F</td>
</tr>
<tr>
<td>21.176</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>uart_top/digit_3_s248/I0</td>
</tr>
<tr>
<td>22.202</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s248/F</td>
</tr>
<tr>
<td>22.627</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C4[0][A]</td>
<td>uart_top/text[7]_3_s129/I0</td>
</tr>
<tr>
<td>23.253</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C4[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s129/F</td>
</tr>
<tr>
<td>24.408</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>uart_top/text[7]_3_s165/I0</td>
</tr>
<tr>
<td>25.507</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C2[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s165/F</td>
</tr>
<tr>
<td>26.668</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[3][A]</td>
<td>uart_top/text[7]_3_s121/I2</td>
</tr>
<tr>
<td>27.490</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s121/F</td>
</tr>
<tr>
<td>27.496</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td>uart_top/text[7]_3_s107/I0</td>
</tr>
<tr>
<td>28.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][B]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s107/F</td>
</tr>
<tr>
<td>29.611</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>uart_top/text[7]_3_s98/I0</td>
</tr>
<tr>
<td>30.433</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s98/F</td>
</tr>
<tr>
<td>31.592</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[3][B]</td>
<td>uart_top/text[7]_3_s95/I3</td>
</tr>
<tr>
<td>32.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C4[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s95/F</td>
</tr>
<tr>
<td>32.430</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td>uart_top/text[6]_3_s132/I2</td>
</tr>
<tr>
<td>33.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[6]_3_s132/F</td>
</tr>
<tr>
<td>34.613</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C2[3][A]</td>
<td>uart_top/text[5]_3_s166/I0</td>
</tr>
<tr>
<td>35.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s166/F</td>
</tr>
<tr>
<td>36.048</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C2[3][B]</td>
<td>uart_top/text[5]_3_s131/I2</td>
</tr>
<tr>
<td>36.674</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C2[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s131/F</td>
</tr>
<tr>
<td>38.138</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>uart_top/text[5]_3_s170/I0</td>
</tr>
<tr>
<td>38.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s170/F</td>
</tr>
<tr>
<td>39.584</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td>uart_top/text[5]_3_s153/I0</td>
</tr>
<tr>
<td>40.616</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s153/F</td>
</tr>
<tr>
<td>40.622</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[2][B]</td>
<td>uart_top/text[5]_3_s121/I0</td>
</tr>
<tr>
<td>41.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C2[2][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s121/F</td>
</tr>
<tr>
<td>43.180</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[3][B]</td>
<td>uart_top/text[5]_3_s123/I2</td>
</tr>
<tr>
<td>43.982</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C3[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s123/F</td>
</tr>
<tr>
<td>44.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td>uart_top/text[5]_3_s92/I1</td>
</tr>
<tr>
<td>45.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s92/F</td>
</tr>
<tr>
<td>45.994</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td>uart_top/text[5]_3_s74/I0</td>
</tr>
<tr>
<td>47.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s74/F</td>
</tr>
<tr>
<td>47.482</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>uart_top/text[5]_3_s72/I0</td>
</tr>
<tr>
<td>48.514</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C2[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s72/F</td>
</tr>
<tr>
<td>49.324</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[1][B]</td>
<td>uart_top/text[5]_3_s61/I3</td>
</tr>
<tr>
<td>50.356</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C3[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s61/F</td>
</tr>
<tr>
<td>50.372</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][A]</td>
<td>uart_top/text[4]_3_s56/I0</td>
</tr>
<tr>
<td>51.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C3[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[4]_3_s56/F</td>
</tr>
<tr>
<td>52.292</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C2[3][B]</td>
<td>uart_top/text[5]_3_s65/I1</td>
</tr>
<tr>
<td>53.114</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C2[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s65/F</td>
</tr>
<tr>
<td>53.125</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>uart_top/text[5]_3_s57/I2</td>
</tr>
<tr>
<td>54.157</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C2[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s57/F</td>
</tr>
<tr>
<td>55.307</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>uart_top/text[4]_3_s48/I3</td>
</tr>
<tr>
<td>56.406</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[4]_3_s48/F</td>
</tr>
<tr>
<td>57.722</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C2[2][A]</td>
<td>uart_top/n1126_s30/I1</td>
</tr>
<tr>
<td>58.544</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C2[2][A]</td>
<td style=" background: #97FFFF;">uart_top/n1126_s30/F</td>
</tr>
<tr>
<td>60.488</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>uart_top/n1126_s42/I1</td>
</tr>
<tr>
<td>61.113</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">uart_top/n1126_s42/F</td>
</tr>
<tr>
<td>61.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>uart_top/n1126_s39/I1</td>
</tr>
<tr>
<td>61.263</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">uart_top/n1126_s39/O</td>
</tr>
<tr>
<td>61.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>uart_top/n1126_s22/I0</td>
</tr>
<tr>
<td>61.440</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">uart_top/n1126_s22/O</td>
</tr>
<tr>
<td>61.449</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">uart_top/dataOut_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>uart_top/dataOut_0_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>uart_top/dataOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.121, 50.952%; route: 28.537, 48.273%; tC2Q: 0.458, 0.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/dataOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>frequency_reg_30_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">frequency_reg_30_s0/Q</td>
</tr>
<tr>
<td>4.922</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>uart_top/digit_3_s211/I1</td>
</tr>
<tr>
<td>5.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s211/F</td>
</tr>
<tr>
<td>7.440</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>uart_top/text[2]_3_s139/I0</td>
</tr>
<tr>
<td>8.066</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s139/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>uart_top/text[2]_3_s124/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s124/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[0][B]</td>
<td>uart_top/digit_3_s238/I0</td>
</tr>
<tr>
<td>10.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C8[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s238/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>uart_top/digit_3_s265/I2</td>
</tr>
<tr>
<td>12.768</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s265/F</td>
</tr>
<tr>
<td>13.752</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>uart_top/digit_3_s229/I0</td>
</tr>
<tr>
<td>14.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C7[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s229/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[3][A]</td>
<td>uart_top/digit_3_s226/I3</td>
</tr>
<tr>
<td>16.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C6[3][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s226/F</td>
</tr>
<tr>
<td>18.144</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td>uart_top/digit_3_s272/I1</td>
</tr>
<tr>
<td>18.769</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s272/F</td>
</tr>
<tr>
<td>19.188</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[2][B]</td>
<td>uart_top/digit_3_s255/I2</td>
</tr>
<tr>
<td>20.010</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C4[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s255/F</td>
</tr>
<tr>
<td>21.176</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>uart_top/digit_3_s248/I0</td>
</tr>
<tr>
<td>22.208</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s248/F</td>
</tr>
<tr>
<td>23.018</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>uart_top/text[5]_3_s214/I0</td>
</tr>
<tr>
<td>24.050</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C4[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s214/F</td>
</tr>
<tr>
<td>24.871</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C3[0][B]</td>
<td>uart_top/text[7]_3_s125/I2</td>
</tr>
<tr>
<td>25.903</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C3[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s125/F</td>
</tr>
<tr>
<td>26.420</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[2][B]</td>
<td>uart_top/text[7]_3_s127/I1</td>
</tr>
<tr>
<td>27.481</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C5[2][B]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s127/F</td>
</tr>
<tr>
<td>27.904</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>uart_top/text[7]_3_s110/I0</td>
</tr>
<tr>
<td>28.706</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s110/F</td>
</tr>
<tr>
<td>29.125</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td>uart_top/text[7]_3_s100/I3</td>
</tr>
<tr>
<td>29.947</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C5[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[7]_3_s100/F</td>
</tr>
<tr>
<td>30.768</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[3][A]</td>
<td>uart_top/text[5]_3_s192/I2</td>
</tr>
<tr>
<td>31.800</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s192/F</td>
</tr>
<tr>
<td>33.284</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td>uart_top/text[5]_3_s196/I1</td>
</tr>
<tr>
<td>34.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s196/F</td>
</tr>
<tr>
<td>34.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td>uart_top/text[5]_3_s164/I0</td>
</tr>
<tr>
<td>35.172</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s164/F</td>
</tr>
<tr>
<td>35.601</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td>uart_top/text[5]_3_s143/I0</td>
</tr>
<tr>
<td>36.423</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C3[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s143/F</td>
</tr>
<tr>
<td>36.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[3][A]</td>
<td>uart_top/text[6]_3_s92/I2</td>
</tr>
<tr>
<td>37.544</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C3[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[6]_3_s92/F</td>
</tr>
<tr>
<td>38.866</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>uart_top/text[6]_3_s89/I1</td>
</tr>
<tr>
<td>39.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[6]_3_s89/F</td>
</tr>
<tr>
<td>41.158</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][A]</td>
<td>uart_top/text[5]_3_s108/I1</td>
</tr>
<tr>
<td>41.784</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C8[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s108/F</td>
</tr>
<tr>
<td>42.605</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>uart_top/text[5]_3_s85/I2</td>
</tr>
<tr>
<td>43.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s85/F</td>
</tr>
<tr>
<td>44.514</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td>uart_top/text[5]_3_s71/I2</td>
</tr>
<tr>
<td>45.613</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[5]_3_s71/F</td>
</tr>
<tr>
<td>46.438</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>uart_top/text[3]_3_s81/I3</td>
</tr>
<tr>
<td>47.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C3[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s81/F</td>
</tr>
<tr>
<td>48.346</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>uart_top/text[3]_3_s71/I0</td>
</tr>
<tr>
<td>49.168</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s71/F</td>
</tr>
<tr>
<td>49.989</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>uart_top/text[3]_3_s58/I2</td>
</tr>
<tr>
<td>51.050</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s58/F</td>
</tr>
<tr>
<td>51.477</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[3][B]</td>
<td>uart_top/text[2]_3_s52/I1</td>
</tr>
<tr>
<td>52.509</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C5[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s52/F</td>
</tr>
<tr>
<td>53.665</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>uart_top/text[2]_2_s16/I1</td>
</tr>
<tr>
<td>54.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_2_s16/F</td>
</tr>
<tr>
<td>54.493</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>uart_top/text[2]_2_s13/I3</td>
</tr>
<tr>
<td>55.315</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_2_s13/F</td>
</tr>
<tr>
<td>56.315</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[3][B]</td>
<td>uart_top/text[1]_2_s14/I0</td>
</tr>
<tr>
<td>57.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C3[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[1]_2_s14/F</td>
</tr>
<tr>
<td>58.448</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>uart_top/text[1]_3_s81/I3</td>
</tr>
<tr>
<td>59.074</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td style=" background: #97FFFF;">uart_top/text[1]_3_s81/F</td>
</tr>
<tr>
<td>59.878</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>uart_top/n1123_s31/I0</td>
</tr>
<tr>
<td>60.904</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">uart_top/n1123_s31/F</td>
</tr>
<tr>
<td>60.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[3][A]</td>
<td>uart_top/n1123_s26/I1</td>
</tr>
<tr>
<td>61.054</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/n1123_s26/O</td>
</tr>
<tr>
<td>61.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>uart_top/n1123_s24/I0</td>
</tr>
<tr>
<td>61.231</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">uart_top/n1123_s24/O</td>
</tr>
<tr>
<td>61.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>uart_top/n1123_s17/I0</td>
</tr>
<tr>
<td>61.408</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/n1123_s17/O</td>
</tr>
<tr>
<td>61.417</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" font-weight:bold;">uart_top/dataOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>uart_top/dataOut_3_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>uart_top/dataOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.892, 52.284%; route: 27.735, 46.940%; tC2Q: 0.458, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/dataOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>frequency_reg_30_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">frequency_reg_30_s0/Q</td>
</tr>
<tr>
<td>4.922</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>uart_top/digit_3_s211/I1</td>
</tr>
<tr>
<td>5.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s211/F</td>
</tr>
<tr>
<td>7.440</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>uart_top/text[2]_3_s139/I0</td>
</tr>
<tr>
<td>8.066</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s139/F</td>
</tr>
<tr>
<td>8.403</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>uart_top/text[2]_3_s124/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s124/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td>uart_top/text[2]_3_s117/I2</td>
</tr>
<tr>
<td>11.071</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C8[2][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s117/F</td>
</tr>
<tr>
<td>12.391</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][B]</td>
<td>uart_top/digit_3_s285/I2</td>
</tr>
<tr>
<td>13.017</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C7[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s285/F</td>
</tr>
<tr>
<td>13.843</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td>uart_top/digit_3_s194/I2</td>
</tr>
<tr>
<td>14.469</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C7[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s194/F</td>
</tr>
<tr>
<td>15.289</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[2][B]</td>
<td>uart_top/digit_3_s159/I1</td>
</tr>
<tr>
<td>16.111</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s159/F</td>
</tr>
<tr>
<td>17.260</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>uart_top/digit_3_s192/I1</td>
</tr>
<tr>
<td>18.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s192/F</td>
</tr>
<tr>
<td>19.102</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>uart_top/digit_3_s157/I2</td>
</tr>
<tr>
<td>19.728</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C5[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s157/F</td>
</tr>
<tr>
<td>20.536</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>uart_top/digit_3_s126/I0</td>
</tr>
<tr>
<td>21.162</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s126/F</td>
</tr>
<tr>
<td>22.631</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>uart_top/digit_3_s130/I3</td>
</tr>
<tr>
<td>23.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s130/F</td>
</tr>
<tr>
<td>24.816</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>uart_top/digit_3_s109/I3</td>
</tr>
<tr>
<td>25.441</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C7[2][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s109/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[3][A]</td>
<td>uart_top/digit_3_s122/I3</td>
</tr>
<tr>
<td>26.892</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C7[3][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s122/F</td>
</tr>
<tr>
<td>27.323</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[0][B]</td>
<td>uart_top/digit_3_s97/I3</td>
</tr>
<tr>
<td>28.355</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C6[0][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s97/F</td>
</tr>
<tr>
<td>29.835</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>uart_top/digit_3_s108/I2</td>
</tr>
<tr>
<td>30.867</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s108/F</td>
</tr>
<tr>
<td>32.496</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>uart_top/text[2]_3_s100/I0</td>
</tr>
<tr>
<td>33.528</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s100/F</td>
</tr>
<tr>
<td>34.513</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[3][B]</td>
<td>uart_top/digit_3_s297/I3</td>
</tr>
<tr>
<td>35.139</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C4[3][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s297/F</td>
</tr>
<tr>
<td>35.949</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][A]</td>
<td>uart_top/digit_3_s117/I0</td>
</tr>
<tr>
<td>36.771</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C6[3][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s117/F</td>
</tr>
<tr>
<td>37.276</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>uart_top/text[2]_3_s91/I0</td>
</tr>
<tr>
<td>38.098</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s91/F</td>
</tr>
<tr>
<td>38.115</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[3][B]</td>
<td>uart_top/digit_3_s89/I3</td>
</tr>
<tr>
<td>38.741</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C4[3][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s89/F</td>
</tr>
<tr>
<td>39.556</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][B]</td>
<td>uart_top/text[2]_2_s43/I2</td>
</tr>
<tr>
<td>40.655</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_2_s43/F</td>
</tr>
<tr>
<td>41.459</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>uart_top/text[2]_2_s36/I1</td>
</tr>
<tr>
<td>42.085</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_2_s36/F</td>
</tr>
<tr>
<td>43.565</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>uart_top/text[2]_3_s77/I1</td>
</tr>
<tr>
<td>44.191</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[1][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s77/F</td>
</tr>
<tr>
<td>44.201</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td>uart_top/text[3]_3_s83/I1</td>
</tr>
<tr>
<td>45.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C7[2][A]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s83/F</td>
</tr>
<tr>
<td>46.606</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>uart_top/text[3]_3_s75/I0</td>
</tr>
<tr>
<td>47.705</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[3]_3_s75/F</td>
</tr>
<tr>
<td>48.532</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td>uart_top/text[2]_3_s58/I3</td>
</tr>
<tr>
<td>49.158</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C8[3][A]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s58/F</td>
</tr>
<tr>
<td>50.627</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>uart_top/text[2]_3_s49/I2</td>
</tr>
<tr>
<td>51.253</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">uart_top/text[2]_3_s49/F</td>
</tr>
<tr>
<td>52.246</td>
<td>0.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>uart_top/text[1]_3_s51/I3</td>
</tr>
<tr>
<td>53.272</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">uart_top/text[1]_3_s51/F</td>
</tr>
<tr>
<td>53.700</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>uart_top/text[1]_3_s43/I3</td>
</tr>
<tr>
<td>54.732</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">uart_top/text[1]_3_s43/F</td>
</tr>
<tr>
<td>55.238</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>uart_top/digit_3_s302/I0</td>
</tr>
<tr>
<td>56.060</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s302/F</td>
</tr>
<tr>
<td>57.200</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>uart_top/digit_3_s46/I0</td>
</tr>
<tr>
<td>57.825</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/digit_3_s46/F</td>
</tr>
<tr>
<td>58.249</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>uart_top/digit_2_s11/I2</td>
</tr>
<tr>
<td>59.281</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">uart_top/digit_2_s11/F</td>
</tr>
<tr>
<td>60.086</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[3][A]</td>
<td>uart_top/n1124_s35/I0</td>
</tr>
<tr>
<td>60.888</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/n1124_s35/F</td>
</tr>
<tr>
<td>60.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][A]</td>
<td>uart_top/n1124_s31/I0</td>
</tr>
<tr>
<td>61.038</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][A]</td>
<td style=" background: #97FFFF;">uart_top/n1124_s31/O</td>
</tr>
<tr>
<td>61.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][B]</td>
<td>uart_top/n1124_s29/I0</td>
</tr>
<tr>
<td>61.215</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][B]</td>
<td style=" background: #97FFFF;">uart_top/n1124_s29/O</td>
</tr>
<tr>
<td>61.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][B]</td>
<td>uart_top/n1124_s22/I0</td>
</tr>
<tr>
<td>61.392</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][B]</td>
<td style=" background: #97FFFF;">uart_top/n1124_s22/O</td>
</tr>
<tr>
<td>61.401</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][B]</td>
<td style=" font-weight:bold;">uart_top/dataOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][B]</td>
<td>uart_top/dataOut_2_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[1][B]</td>
<td>uart_top/dataOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.189, 47.722%; route: 30.421, 51.502%; tC2Q: 0.458, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.260</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>22.685</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][B]</td>
<td>rx/ratio_53_s4/I3</td>
</tr>
<tr>
<td>23.784</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_53_s4/F</td>
</tr>
<tr>
<td>24.284</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>rx/ratio_55_s5/I2</td>
</tr>
<tr>
<td>25.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_55_s5/F</td>
</tr>
<tr>
<td>25.322</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>rx/ratio_56_s2/I1</td>
</tr>
<tr>
<td>26.354</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_56_s2/F</td>
</tr>
<tr>
<td>27.659</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C20[0][B]</td>
<td>rx/rx_cordic/n1204_s/I1</td>
</tr>
<tr>
<td>28.360</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1204_s/SUM</td>
</tr>
<tr>
<td>28.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>rx/rx_cordic/phase_31_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>rx/rx_cordic/phase_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.550, 48.217%; route: 13.020, 50.022%; tC2Q: 0.458, 1.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.260</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>22.685</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][B]</td>
<td>rx/ratio_53_s4/I3</td>
</tr>
<tr>
<td>23.746</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_53_s4/F</td>
</tr>
<tr>
<td>24.171</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td>rx/ratio_54_s5/I2</td>
</tr>
<tr>
<td>25.270</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_54_s5/F</td>
</tr>
<tr>
<td>26.575</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td>rx/rx_cordic/n1206_s/I1</td>
</tr>
<tr>
<td>27.125</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1206_s/COUT</td>
</tr>
<tr>
<td>27.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C20[0][A]</td>
<td>rx/rx_cordic/n1205_s/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1205_s/SUM</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>rx/rx_cordic/phase_30_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.959, 47.164%; route: 12.939, 51.029%; tC2Q: 0.458, 1.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.260</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>22.685</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][B]</td>
<td>rx/ratio_53_s4/I3</td>
</tr>
<tr>
<td>23.784</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_53_s4/F</td>
</tr>
<tr>
<td>24.605</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>rx/ratio_53_s3/I1</td>
</tr>
<tr>
<td>25.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_53_s3/F</td>
</tr>
<tr>
<td>26.442</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][A]</td>
<td>rx/rx_cordic/n1207_s/I1</td>
</tr>
<tr>
<td>26.992</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1207_s/COUT</td>
</tr>
<tr>
<td>26.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td>rx/rx_cordic/n1206_s/CIN</td>
</tr>
<tr>
<td>27.555</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1206_s/SUM</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>rx/rx_cordic/phase_29_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>rx/rx_cordic/phase_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.930, 47.299%; route: 12.834, 50.884%; tC2Q: 0.458, 1.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.260</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>22.685</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][B]</td>
<td>rx/ratio_53_s4/I3</td>
</tr>
<tr>
<td>23.784</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_53_s4/F</td>
</tr>
<tr>
<td>24.605</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>rx/ratio_53_s3/I1</td>
</tr>
<tr>
<td>25.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_53_s3/F</td>
</tr>
<tr>
<td>26.442</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][A]</td>
<td>rx/rx_cordic/n1207_s/I1</td>
</tr>
<tr>
<td>27.143</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1207_s/SUM</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>rx/rx_cordic/phase_28_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>rx/rx_cordic/phase_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.518, 46.424%; route: 12.834, 51.729%; tC2Q: 0.458, 1.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.280</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>23.095</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>rx/ratio_51_s3/I1</td>
</tr>
<tr>
<td>23.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_51_s3/F</td>
</tr>
<tr>
<td>25.536</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[1][A]</td>
<td>rx/rx_cordic/n1209_s/I1</td>
</tr>
<tr>
<td>26.086</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1209_s/COUT</td>
</tr>
<tr>
<td>26.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[1][B]</td>
<td>rx/rx_cordic/n1208_s/CIN</td>
</tr>
<tr>
<td>26.649</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1208_s/SUM</td>
</tr>
<tr>
<td>26.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>rx/rx_cordic/phase_27_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>rx/rx_cordic/phase_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.641, 43.759%; route: 13.218, 54.357%; tC2Q: 0.458, 1.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.280</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>23.095</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td>rx/ratio_50_s3/I1</td>
</tr>
<tr>
<td>23.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s3/F</td>
</tr>
<tr>
<td>25.206</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[0][B]</td>
<td>rx/rx_cordic/n1210_s/I1</td>
</tr>
<tr>
<td>25.756</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1210_s/COUT</td>
</tr>
<tr>
<td>25.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[1][A]</td>
<td>rx/rx_cordic/n1209_s/CIN</td>
</tr>
<tr>
<td>26.319</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1209_s/SUM</td>
</tr>
<tr>
<td>26.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>rx/rx_cordic/phase_26_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>rx/rx_cordic/phase_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.641, 44.362%; route: 12.887, 53.727%; tC2Q: 0.458, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>rx/ratio_50_s4/I3</td>
</tr>
<tr>
<td>22.280</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s4/F</td>
</tr>
<tr>
<td>23.095</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td>rx/ratio_50_s3/I1</td>
</tr>
<tr>
<td>23.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_50_s3/F</td>
</tr>
<tr>
<td>25.206</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[0][B]</td>
<td>rx/rx_cordic/n1210_s/I1</td>
</tr>
<tr>
<td>25.907</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1210_s/SUM</td>
</tr>
<tr>
<td>25.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td>rx/rx_cordic/phase_25_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[0][B]</td>
<td>rx/rx_cordic/phase_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.229, 43.390%; route: 12.887, 54.666%; tC2Q: 0.458, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.619</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>rx/ratio_48_s3/I1</td>
</tr>
<tr>
<td>22.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_48_s3/F</td>
</tr>
<tr>
<td>23.730</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[2][B]</td>
<td>rx/rx_cordic/n1212_s/I1</td>
</tr>
<tr>
<td>24.280</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1212_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[0][A]</td>
<td>rx/rx_cordic/n1211_s/CIN</td>
</tr>
<tr>
<td>24.843</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1211_s/SUM</td>
</tr>
<tr>
<td>24.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>rx/rx_cordic/phase_24_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>rx/rx_cordic/phase_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.819, 43.618%; route: 12.234, 54.346%; tC2Q: 0.458, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td>rx/ratio_47_s3/I1</td>
</tr>
<tr>
<td>22.765</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s3/F</td>
</tr>
<tr>
<td>23.569</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[2][A]</td>
<td>rx/rx_cordic/n1213_s/I1</td>
</tr>
<tr>
<td>24.119</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1213_s/COUT</td>
</tr>
<tr>
<td>24.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C18[2][B]</td>
<td>rx/rx_cordic/n1212_s/CIN</td>
</tr>
<tr>
<td>24.682</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1212_s/SUM</td>
</tr>
<tr>
<td>24.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>rx/rx_cordic/phase_23_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>rx/rx_cordic/phase_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.819, 43.932%; route: 12.073, 54.017%; tC2Q: 0.458, 2.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.817</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>rx/ratio_47_s4/I3</td>
</tr>
<tr>
<td>20.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s4/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td>rx/ratio_47_s3/I1</td>
</tr>
<tr>
<td>22.765</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_47_s3/F</td>
</tr>
<tr>
<td>23.569</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[2][A]</td>
<td>rx/rx_cordic/n1213_s/I1</td>
</tr>
<tr>
<td>24.270</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1213_s/SUM</td>
</tr>
<tr>
<td>24.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>rx/rx_cordic/phase_22_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>rx/rx_cordic/phase_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.407, 42.879%; route: 12.073, 55.031%; tC2Q: 0.458, 2.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.177</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>rx/ratio_45_s3/I1</td>
</tr>
<tr>
<td>20.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_45_s3/F</td>
</tr>
<tr>
<td>21.679</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[1][A]</td>
<td>rx/rx_cordic/n1215_s/I1</td>
</tr>
<tr>
<td>22.229</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1215_s/COUT</td>
</tr>
<tr>
<td>22.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C18[1][B]</td>
<td>rx/rx_cordic/n1214_s/CIN</td>
</tr>
<tr>
<td>22.792</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[1][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1214_s/SUM</td>
</tr>
<tr>
<td>22.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[1][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][B]</td>
<td>rx/rx_cordic/phase_21_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[1][B]</td>
<td>rx/rx_cordic/phase_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.207, 45.000%; route: 10.794, 52.759%; tC2Q: 0.458, 2.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.177</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>rx/ratio_44_s3/I1</td>
</tr>
<tr>
<td>20.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s3/F</td>
</tr>
<tr>
<td>21.492</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[0][B]</td>
<td>rx/rx_cordic/n1216_s/I1</td>
</tr>
<tr>
<td>22.042</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1216_s/COUT</td>
</tr>
<tr>
<td>22.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C18[1][A]</td>
<td>rx/rx_cordic/n1215_s/CIN</td>
</tr>
<tr>
<td>22.605</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1215_s/SUM</td>
</tr>
<tr>
<td>22.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>rx/rx_cordic/phase_20_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>rx/rx_cordic/phase_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.207, 45.415%; route: 10.608, 52.324%; tC2Q: 0.458, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>17.645</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>rx/ratio_44_s4/I3</td>
</tr>
<tr>
<td>18.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s4/F</td>
</tr>
<tr>
<td>19.177</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>rx/ratio_44_s3/I1</td>
</tr>
<tr>
<td>20.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_44_s3/F</td>
</tr>
<tr>
<td>21.492</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[0][B]</td>
<td>rx/rx_cordic/n1216_s/I1</td>
</tr>
<tr>
<td>22.193</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1216_s/SUM</td>
</tr>
<tr>
<td>22.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>rx/rx_cordic/phase_19_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>rx/rx_cordic/phase_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.795, 44.283%; route: 10.608, 53.410%; tC2Q: 0.458, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>18.145</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>rx/ratio_41_s3/I1</td>
</tr>
<tr>
<td>19.177</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s3/F</td>
</tr>
<tr>
<td>20.466</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[2][A]</td>
<td>rx/rx_cordic/n1219_s/I1</td>
</tr>
<tr>
<td>21.016</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1219_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td>rx/rx_cordic/n1218_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1218_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C18[0][A]</td>
<td>rx/rx_cordic/n1217_s/CIN</td>
</tr>
<tr>
<td>21.636</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1217_s/SUM</td>
</tr>
<tr>
<td>21.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>rx/rx_cordic/phase_18_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>rx/rx_cordic/phase_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.232, 42.644%; route: 10.614, 54.982%; tC2Q: 0.458, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>18.145</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>rx/ratio_41_s3/I1</td>
</tr>
<tr>
<td>19.177</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s3/F</td>
</tr>
<tr>
<td>20.466</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[2][A]</td>
<td>rx/rx_cordic/n1219_s/I1</td>
</tr>
<tr>
<td>21.016</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1219_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td>rx/rx_cordic/n1218_s/CIN</td>
</tr>
<tr>
<td>21.579</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1218_s/SUM</td>
</tr>
<tr>
<td>21.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>rx/rx_cordic/phase_17_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>rx/rx_cordic/phase_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.175, 42.474%; route: 10.614, 55.145%; tC2Q: 0.458, 2.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.803</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>rx/ratio_41_s4/I3</td>
</tr>
<tr>
<td>16.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s4/F</td>
</tr>
<tr>
<td>18.145</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>rx/ratio_41_s3/I1</td>
</tr>
<tr>
<td>19.177</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_41_s3/F</td>
</tr>
<tr>
<td>20.466</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[2][A]</td>
<td>rx/rx_cordic/n1219_s/I1</td>
</tr>
<tr>
<td>21.167</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1219_s/SUM</td>
</tr>
<tr>
<td>21.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>rx/rx_cordic/phase_16_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>rx/rx_cordic/phase_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.763, 41.216%; route: 10.614, 56.351%; tC2Q: 0.458, 2.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.414</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.915</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>18.735</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[0][B]</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>19.285</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1222_s/COUT</td>
</tr>
<tr>
<td>19.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C17[1][A]</td>
<td>rx/rx_cordic/n1221_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1221_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[1][B]</td>
<td>rx/rx_cordic/n1220_s/CIN</td>
</tr>
<tr>
<td>19.905</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1220_s/SUM</td>
</tr>
<tr>
<td>19.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>rx/rx_cordic/phase_15_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>rx/rx_cordic/phase_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.238, 41.187%; route: 9.877, 56.205%; tC2Q: 0.458, 2.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.414</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.915</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>18.735</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[0][B]</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>19.285</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1222_s/COUT</td>
</tr>
<tr>
<td>19.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C17[1][A]</td>
<td>rx/rx_cordic/n1221_s/CIN</td>
</tr>
<tr>
<td>19.848</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1221_s/SUM</td>
</tr>
<tr>
<td>19.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>rx/rx_cordic/phase_14_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>rx/rx_cordic/phase_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.181, 40.996%; route: 9.877, 56.388%; tC2Q: 0.458, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>frequency_reg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>frequency_reg_9_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">frequency_reg_9_s1/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[0]</td>
<td>rx/n53_s1/A[9]</td>
</tr>
<tr>
<td>6.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[0]</td>
<td style=" background: #97FFFF;">rx/n53_s1/DOUT[25]</td>
</tr>
<tr>
<td>7.587</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][A]</td>
<td>rx/ratio_28_s4/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_28_s4/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>rx/ratio_31_s4/I3</td>
</tr>
<tr>
<td>10.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_31_s4/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>rx/ratio_34_s4/I3</td>
</tr>
<tr>
<td>11.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_34_s4/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>rx/ratio_35_s4/I1</td>
</tr>
<tr>
<td>13.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_35_s4/F</td>
</tr>
<tr>
<td>14.315</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>rx/ratio_38_s4/I3</td>
</tr>
<tr>
<td>15.414</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s4/F</td>
</tr>
<tr>
<td>15.915</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>18.735</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C17[0][B]</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>19.436</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n1222_s/SUM</td>
</tr>
<tr>
<td>19.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/phase_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td>rx/rx_cordic/phase_13_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17[0][B]</td>
<td>rx/rx_cordic/phase_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.769, 39.574%; route: 9.877, 57.746%; tC2Q: 0.458, 2.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>time_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>time_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>time_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C2[2][B]</td>
<td style=" font-weight:bold;">time_r_0_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>n244_s4/I1</td>
</tr>
<tr>
<td>4.667</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">n244_s4/F</td>
</tr>
<tr>
<td>5.090</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>time_r_6_s10/I3</td>
</tr>
<tr>
<td>5.715</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">time_r_6_s10/F</td>
</tr>
<tr>
<td>6.143</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>n240_s4/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C3[0][A]</td>
<td style=" background: #97FFFF;">n240_s4/F</td>
</tr>
<tr>
<td>7.774</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>n237_s4/I3</td>
</tr>
<tr>
<td>8.873</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C2[1][B]</td>
<td style=" background: #97FFFF;">n237_s4/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>n235_s4/I2</td>
</tr>
<tr>
<td>9.989</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">n235_s4/F</td>
</tr>
<tr>
<td>10.005</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>n232_s4/I3</td>
</tr>
<tr>
<td>10.631</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">n232_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>n229_s4/I3</td>
</tr>
<tr>
<td>12.546</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C3[1][B]</td>
<td style=" background: #97FFFF;">n229_s4/F</td>
</tr>
<tr>
<td>13.371</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>14.173</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>14.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>n223_s4/I3</td>
</tr>
<tr>
<td>15.697</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">n223_s4/F</td>
</tr>
<tr>
<td>15.719</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>n220_s4/I3</td>
</tr>
<tr>
<td>16.521</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">n220_s4/F</td>
</tr>
<tr>
<td>16.946</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>n217_s4/I3</td>
</tr>
<tr>
<td>17.572</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">n217_s4/F</td>
</tr>
<tr>
<td>17.583</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>n217_s3/I1</td>
</tr>
<tr>
<td>18.405</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">time_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>time_r_30_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>time_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.582, 65.838%; route: 5.032, 31.310%; tC2Q: 0.458, 2.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>time_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>time_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>time_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C2[2][B]</td>
<td style=" font-weight:bold;">time_r_0_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>n244_s4/I1</td>
</tr>
<tr>
<td>4.667</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">n244_s4/F</td>
</tr>
<tr>
<td>5.090</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>time_r_6_s10/I3</td>
</tr>
<tr>
<td>5.715</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">time_r_6_s10/F</td>
</tr>
<tr>
<td>6.143</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>n240_s4/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C3[0][A]</td>
<td style=" background: #97FFFF;">n240_s4/F</td>
</tr>
<tr>
<td>7.774</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>n237_s4/I3</td>
</tr>
<tr>
<td>8.873</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C2[1][B]</td>
<td style=" background: #97FFFF;">n237_s4/F</td>
</tr>
<tr>
<td>8.890</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>n235_s4/I2</td>
</tr>
<tr>
<td>9.989</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">n235_s4/F</td>
</tr>
<tr>
<td>10.005</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>n232_s4/I3</td>
</tr>
<tr>
<td>10.631</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">n232_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>n229_s4/I3</td>
</tr>
<tr>
<td>12.546</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C3[1][B]</td>
<td style=" background: #97FFFF;">n229_s4/F</td>
</tr>
<tr>
<td>13.371</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>14.173</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>14.598</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>n223_s4/I3</td>
</tr>
<tr>
<td>15.697</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">n223_s4/F</td>
</tr>
<tr>
<td>15.719</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>n220_s4/I3</td>
</tr>
<tr>
<td>16.521</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">n220_s4/F</td>
</tr>
<tr>
<td>16.946</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>n217_s4/I3</td>
</tr>
<tr>
<td>17.572</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">n217_s4/F</td>
</tr>
<tr>
<td>17.583</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>n216_s2/I1</td>
</tr>
<tr>
<td>18.405</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">n216_s2/F</td>
</tr>
<tr>
<td>18.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">time_r_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>time_r_31_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>time_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.582, 65.838%; route: 5.032, 31.310%; tC2Q: 0.458, 2.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/C/reg_coef_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/C/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>rx/fir/C/reg_coef_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">rx/fir/C/reg_coef_3_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">rx/fir/C/n96_s1/B[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>rx/fir/C/n96_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>rx/fir/C/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/C/reg_coef_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/C/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>rx/fir/C/reg_coef_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C20[2][B]</td>
<td style=" font-weight:bold;">rx/fir/C/reg_coef_1_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">rx/fir/C/n96_s1/B[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>rx/fir/C/n96_s1/CLK</td>
</tr>
<tr>
<td>1.588</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>rx/fir/C/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/H/raddr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/H/raddr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>rx/fir/H/raddr_7_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">rx/fir/H/raddr_7_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>rx/fir/H/n426_s0/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/H/n426_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">rx/fir/H/raddr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>rx/fir/H/raddr_7_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>rx/fir/H/raddr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/A/raddr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/A/raddr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>rx/fir/A/raddr_7_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">rx/fir/A/raddr_7_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>rx/fir/A/n426_s0/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/A/n426_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">rx/fir/A/raddr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>rx/fir/A/raddr_7_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>rx/fir/A/raddr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">rx/varcic_inst_Q2/sample_no_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>rx/varcic_inst_Q2/n71_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" background: #97FFFF;">rx/varcic_inst_Q2/n71_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">rx/varcic_inst_Q2/sample_no_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>rx/varcic_inst_Q2/sample_no_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/varcic_inst_I2/sample_no_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/varcic_inst_I2/sample_no_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>rx/varcic_inst_I2/sample_no_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">rx/varcic_inst_I2/sample_no_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>rx/varcic_inst_I2/n71_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">rx/varcic_inst_I2/n71_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">rx/varcic_inst_I2/sample_no_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>rx/varcic_inst_I2/sample_no_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>rx/varcic_inst_I2/sample_no_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/cic_inst_Q1/sample_no_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/cic_inst_Q1/sample_no_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>rx/cic_inst_Q1/sample_no_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">rx/cic_inst_Q1/sample_no_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>rx/cic_inst_Q1/n26_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">rx/cic_inst_Q1/n26_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">rx/cic_inst_Q1/sample_no_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>rx/cic_inst_Q1/sample_no_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>rx/cic_inst_Q1/sample_no_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/txByteCounter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/txByteCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_top/txByteCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uart_top/txByteCounter_3_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_top/n1520_s8/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">uart_top/n1520_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uart_top/txByteCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_top/txByteCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_top/txByteCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/txCounter_20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/txCounter_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>uart_top/txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">uart_top/txCounter_20_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>uart_top/n1498_s14/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">uart_top/n1498_s14/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">uart_top/txCounter_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>uart_top/txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>uart_top/txCounter_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>uart_top/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">uart_top/rxBitNumber_2_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>uart_top/n515_s13/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">uart_top/n515_s13/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">uart_top/rxBitNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>uart_top/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>uart_top/rxBitNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>uart_top/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">uart_top/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>uart_top/n501_s12/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">uart_top/n501_s12/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">uart_top/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>uart_top/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>uart_top/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>time_r_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>time_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>time_r_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">time_r_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>n216_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">n216_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">time_r_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>time_r_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>time_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/H/raddr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/H/raddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>rx/fir/H/raddr_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">rx/fir/H/raddr_4_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>rx/fir/H/n429_s0/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/H/n429_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">rx/fir/H/raddr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>rx/fir/H/raddr_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>rx/fir/H/raddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/G/raddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/G/raddr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>rx/fir/G/raddr_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">rx/fir/G/raddr_0_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>rx/fir/G/n433_s1/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/G/n433_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">rx/fir/G/raddr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>rx/fir/G/raddr_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>rx/fir/G/raddr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/G/raddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/G/raddr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>rx/fir/G/raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">rx/fir/G/raddr_6_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>rx/fir/G/n427_s0/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/G/n427_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">rx/fir/G/raddr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>rx/fir/G/raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>rx/fir/G/raddr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/raddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/raddr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>rx/fir/F/raddr_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/raddr_0_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>rx/fir/F/n433_s1/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/F/n433_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/raddr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>rx/fir/F/raddr_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>rx/fir/F/raddr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/E/raddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/raddr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>rx/fir/E/raddr_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">rx/fir/E/raddr_0_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>rx/fir/E/n433_s1/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n433_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">rx/fir/E/raddr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>rx/fir/E/raddr_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>rx/fir/E/raddr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/E/raddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/raddr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>rx/fir/E/raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">rx/fir/E/raddr_6_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>rx/fir/E/n427_s0/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n427_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">rx/fir/E/raddr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>rx/fir/E/raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>rx/fir/E/raddr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/D/raddr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/D/raddr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>rx/fir/D/raddr_3_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">rx/fir/D/raddr_3_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>rx/fir/D/n430_s0/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/D/n430_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">rx/fir/D/raddr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>rx/fir/D/raddr_3_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>rx/fir/D/raddr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/C/raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/C/raddr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>rx/fir/C/raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">rx/fir/C/raddr_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>rx/fir/C/n431_s0/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/C/n431_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">rx/fir/C/raddr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>rx/fir/C/raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>rx/fir/C/raddr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>uart_top/txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">uart_top/txBitNumber_2_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>uart_top/n1538_s10/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">uart_top/n1538_s10/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">uart_top/txBitNumber_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>uart_top/txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>uart_top/txBitNumber_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/txCounter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/txCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>uart_top/txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">uart_top/txCounter_3_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>uart_top/n1515_s14/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/n1515_s14/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">uart_top/txCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>uart_top/txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>uart_top/txCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/txCounter_23_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/txCounter_23_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>uart_top/txCounter_23_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">uart_top/txCounter_23_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>uart_top/n1495_s14/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">uart_top/n1495_s14/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">uart_top/txCounter_23_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>uart_top/txCounter_23_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>uart_top/txCounter_23_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>uart_top/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">uart_top/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>uart_top/n512_s12/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">uart_top/n512_s12/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">uart_top/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>uart_top/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>uart_top/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_top/rxCounter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_top/rxCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_top/rxCounter_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">uart_top/rxCounter_4_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_top/n509_s12/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">uart_top/n509_s12/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">uart_top/rxCounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3313</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_top/rxCounter_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_top/rxCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frequency_reg_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>frequency_reg_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>frequency_reg_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frequency_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>frequency_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>frequency_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_top/frequency_stmp_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_top/frequency_stmp_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_top/frequency_stmp_26_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/rx_cordic/phase_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/rx_cordic/phase_30_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/rx_cordic/Z[5]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/rx_cordic/Z[5]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/rx_cordic/Z[5]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/cic_inst_I1/cic_stages[1].cic_comb_inst/out_data_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/cic_inst_I1/cic_stages[1].cic_comb_inst/out_data_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/cic_inst_I1/cic_stages[1].cic_comb_inst/out_data_19_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3313</td>
<td>sck_d</td>
<td>-43.543</td>
<td>0.376</td>
</tr>
<tr>
<td>540</td>
<td>cic_outstrobe_1</td>
<td>10.808</td>
<td>3.266</td>
</tr>
<tr>
<td>367</td>
<td>cic_outstrobe_2</td>
<td>3.184</td>
<td>3.457</td>
</tr>
<tr>
<td>334</td>
<td>out_strobe</td>
<td>13.726</td>
<td>1.812</td>
</tr>
<tr>
<td>154</td>
<td>out_strobe</td>
<td>13.311</td>
<td>2.461</td>
</tr>
<tr>
<td>96</td>
<td>n19_3</td>
<td>310.033</td>
<td>2.862</td>
</tr>
<tr>
<td>76</td>
<td>weA</td>
<td>1.856</td>
<td>3.562</td>
</tr>
<tr>
<td>76</td>
<td>weB</td>
<td>4.682</td>
<td>3.143</td>
</tr>
<tr>
<td>76</td>
<td>weC</td>
<td>3.084</td>
<td>4.541</td>
</tr>
<tr>
<td>76</td>
<td>weD</td>
<td>4.193</td>
<td>6.496</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C25</td>
<td>91.67%</td>
</tr>
<tr>
<td>R26C26</td>
<td>91.67%</td>
</tr>
<tr>
<td>R11C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R26C38</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C43</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C13</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name MCK -period 12 -waveform {0 6} [get_ports {MCK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sck -period 16 -waveform {0 8} [get_ports {sck}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name decim_avail -period 20833 -waveform {1 200} [get_nets {rx/decim_avail}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name BCK -period 325 -waveform {0 162} [get_ports {BCK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
