Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Mar 29 14:53:55 2019
| Host         : Dbrick running 64-bit Antergos Linux
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design       : Hamming_decoding_fixpt
| Device       : 7a200tl-fbg676
| Speed File   : -2L  PRODUCTION 1.13 2017-07-26
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_encoded[2]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 3.981ns (50.461%)  route 3.908ns (49.539%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P24                                               0.000     0.000 r  input_encoded[2] (IN)
                         net (fo=0)                   0.000     0.000    input_encoded[2]
    P24                  IBUF (Prop_ibuf_I_O)         1.020     1.020 r  input_encoded_IBUF[2]_inst/O
                         net (fo=3, routed)           1.858     2.878    output_OBUF[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.148     3.026 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.050     5.076    output_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.813     7.889 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     7.889    output[0]
    R18                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_encoded[2]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 3.981ns (50.461%)  route 3.908ns (49.539%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P24                                               0.000     0.000 f  input_encoded[2] (IN)
                         net (fo=0)                   0.000     0.000    input_encoded[2]
    P24                  IBUF (Prop_ibuf_I_O)         1.020     1.020 f  input_encoded_IBUF[2]_inst/O
                         net (fo=3, routed)           1.858     2.878    output_OBUF[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.148     3.026 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.050     5.076    output_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.813     7.889 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     7.889    output[0]
    R18                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_encoded[2]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 3.981ns (50.461%)  route 3.908ns (49.539%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P24                                               0.000     0.000 r  input_encoded[2] (IN)
                         net (fo=0)                   0.000     0.000    input_encoded[2]
    P24                  IBUF (Prop_ibuf_I_O)         1.020     1.020 r  input_encoded_IBUF[2]_inst/O
                         net (fo=3, routed)           1.858     2.878    output_OBUF[2]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.148     3.026 f  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.050     5.076    output_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.813     7.889 f  output[0]_INST_0/O
                         net (fo=0)                   0.000     7.889    output[0]
    R18                                                               f  output[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_encoded[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.662ns (66.535%)  route 0.836ns (33.465%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  input_encoded[1] (IN)
                         net (fo=0)                   0.000     0.000    input_encoded[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  input_encoded_IBUF[1]_inst/O
                         net (fo=1, routed)           0.836     1.242    output_OBUF[1]
    R23                  OBUF (Prop_obuf_I_O)         1.256     2.498 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     2.498    output[1]
    R23                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_encoded[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.662ns (66.535%)  route 0.836ns (33.465%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  input_encoded[1] (IN)
                         net (fo=0)                   0.000     0.000    input_encoded[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  input_encoded_IBUF[1]_inst/O
                         net (fo=1, routed)           0.836     1.242    output_OBUF[1]
    R23                  OBUF (Prop_obuf_I_O)         1.256     2.498 f  output[1]_INST_0/O
                         net (fo=0)                   0.000     2.498    output[1]
    R23                                                               f  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_encoded[5]
                            (input port)
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.668ns (66.615%)  route 0.836ns (33.385%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  input_encoded[5] (IN)
                         net (fo=0)                   0.000     0.000    input_encoded[5]
    P19                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  input_encoded_IBUF[5]_inst/O
                         net (fo=1, routed)           0.836     1.230    output_OBUF[5]
    P26                  OBUF (Prop_obuf_I_O)         1.273     2.504 r  output[5]_INST_0/O
                         net (fo=0)                   0.000     2.504    output[5]
    P26                                                               r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------





