0.6
2018.1
Apr  4 2018
18:43:17
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd,1528673938,vhdl,,,,myreg_file,,,,,,,,
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd,1528676701,vhdl,,,,myreg_file_tb,,,,,,,,
