/*
 * This work is part of the White Rabbit Node Core project.
 *
 * Copyright (C) 2013-2015 CERN (www.cern.ch)
 * Author: Tomasz Wlostowski <tomasz.wlostowski@cern.ch>
 *
 * Released according to the GNU GPL, version 2 or any later version.
 */


/*.
 * WR Distributed DDS Realtime Firmware.
 *
 * ad9516_config.h: Config registers for AD9516 (main WR clock PLL/fanout)
 * on the FMC DDS v2 mezzanine.
 */


const struct ad95xx_reg ad9516_config[] = {
{0x0000, 0x18},
{0x0001, 0x00},
{0x0002, 0x10},
{0x0003, 0xC3}, // Read only : 9516-4 version
{0x0004, 0x00},
{0x0010, 0x7C}, //Polarity POS; CP currrent default, CP mode default, PLL active
{0x0011, 0x05}, //R divider LSB
{0x0012, 0x00}, //R divider MSB
{0x0013, 0x0C}, //A counter
{0x0014, 0x12}, //B counter LSB
{0x0015, 0x00}, //B counter MSB
{0x0016, 0x05}, //Prescaler Dual modulus divide-by-16 (16-17 mode) PxB+A=300
{0x0017, 0x88}, //status pin = REF2
{0x0018, 0x07}, //lock detect enebled, vco cal divider default 16
{0x0019, 0x00}, //default
{0x001A, 0x00}, //LD pin = digital lock detect
{0x001B, 0x00}, //REFMON pin = gnd
{0x001C, 0x06}, //REF1 & REF2 power on
{0x001D, 0x00}, //default
{0x001E, 0x00},
{0x001F, 0x0E}, //Read only
{0x00A0, 0x01}, //OUT6 delay bypassed
{0x00A1, 0x00},
{0x00A2, 0x00},
{0x00A3, 0x01}, //OUT7 delay bypassed
{0x00A4, 0x00},
{0x00A5, 0x00},
{0x00A6, 0x01}, //OUT8 delay bypassed
{0x00A7, 0x00},
{0x00A8, 0x00},
{0x00A9, 0x01}, //OUT9 delay bypassed
{0x00AA, 0x00},
{0x00AB, 0x00},
{0x00F0, 0x18}, // OUT0 ON, inverted
{0x00F1, 0x0A},
{0x00F2, 0x0A},
{0x00F3, 0x0A},
{0x00F4, 0x08},
{0x00F5, 0x08},
{0x0140, 0x42}, //OUT6 LVDS active
{0x0141, 0x43}, // OUT7 PD
{0x0142, 0x42 | 0x18}, // out8 = 2x CMOS active
{0x0143, 0x43}, // OUT9 PD
{0x0190, 0x00},
{0x0191, 0x80},
{0x0192, 0x00},
{0x0193, 0xBB},
{0x0194, 0x00},
{0x0195, 0x00},
{0x0196, 0x00},
{0x0197, 0x00},
{0x0198, 0x00},
{0x0199, 0x11},
{0x019A, 0x00},
{0x019B, 0x11},
{0x019C, 0x20},
{0x019D, 0x00},
{0x019E, 0xAD}, //OUT8-9 div4.1=25 (hi=13, lo=12)
{0x019F, 0x00}, //default
{0x01A0, 0x78}, //OUT8-9 div4.2=2 (hi=1, lo=1)
{0x01A1, 0x20}, //bypass divider 4.2, not bypass 4.1
{0x01A2, 0x00}, //div4 duty cycle correction ON
{0x01A3, 0x00},
{0x01E0, 0x04}, //VCO divider = 6 --> 1500MHz/6 = 250 MHz
{0x01E1, 0x02},
{0x0230, 0x00},
{0x0231, 0x00},
};

