<profile>

<section name = "Vitis HLS Report for 'diffeq'" level="0">
<item name = "Date">Mon Jan 23 16:09:21 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">diffeq_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.958 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_6_1">?, ?, 37, 28, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 17, 1602, 2868, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 316, -</column>
<column name="Register">-, -, 801, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadddsub_64ns_64ns_64_7_full_dsp_1_U1">dadddsub_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U4">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U3">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="dsub_64ns_64ns_64_7_full_dsp_1_U2">dsub_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln6_1_fu_226_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln6_fu_221_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_223">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_658">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_662">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln6_1_fu_209_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln6_2_fu_149_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="icmp_ln6_3_fu_155_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln6_fu_203_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="or_ln6_1_fu_161_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln6_fu_215_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">130, 29, 1, 29</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_u_assign_load">9, 2, 64, 128</column>
<column name="ap_sig_allocacmp_x_assign_load">9, 2, 64, 128</column>
<column name="grp_fu_104_p0">31, 6, 64, 384</column>
<column name="grp_fu_104_p1">20, 4, 64, 256</column>
<column name="grp_fu_96_opcode">14, 3, 2, 6</column>
<column name="grp_fu_96_p0">20, 4, 64, 256</column>
<column name="grp_fu_96_p1">20, 4, 64, 256</column>
<column name="u_assign_fu_62">9, 2, 64, 128</column>
<column name="x_assign_fu_54">9, 2, 64, 128</column>
<column name="y_assign_fu_58">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln6_1_reg_303">1, 0, 1, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="dx_read_reg_284">64, 0, 64, 0</column>
<column name="mul6_reg_320">64, 0, 64, 0</column>
<column name="or_ln6_1_reg_290">1, 0, 1, 0</column>
<column name="reg_114">64, 0, 64, 0</column>
<column name="reg_120">64, 0, 64, 0</column>
<column name="reg_125">64, 0, 64, 0</column>
<column name="u1_reg_325">64, 0, 64, 0</column>
<column name="u_assign_fu_62">64, 0, 64, 0</column>
<column name="u_assign_load_reg_313">64, 0, 64, 0</column>
<column name="x_assign_fu_54">64, 0, 64, 0</column>
<column name="x_assign_load_reg_295">64, 0, 64, 0</column>
<column name="y_assign_fu_58">64, 0, 64, 0</column>
<column name="y_assign_load_reg_307">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, diffeq, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, diffeq, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, diffeq, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, diffeq, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, diffeq, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, diffeq, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, diffeq, return value</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="dx">in, 64, ap_none, dx, scalar</column>
<column name="u">in, 64, ap_none, u, scalar</column>
<column name="a">in, 64, ap_none, a, scalar</column>
<column name="clock">in, 64, ap_none, clock, scalar</column>
<column name="y">in, 64, ap_none, y, scalar</column>
</table>
</item>
</section>
</profile>
