AuthorID,Author,Date,Content,Attachments,Reactions
"805909190333038612","trev5514","2025-11-29T17:03:47.6430000+00:00","My understanding is that a hold violation will make the chip non functional, setup timing means it just can't operate at the set clock speed at those corners. I'd say it depends on your chips use case. If you expect the chip to never deviate from normal operation (no power supply issues) or in hot/cold temps then yes you can ignore them if you choose. However those corners cover cases when you say get a power supply surge/drop or the chip get's really hot/cold so they are very important if you don't assume ideal.","","üëç (1)"
"384390069412429834","polyfractal","2025-11-29T17:09:37.3180000+00:00","makes sense! I'll focus on Holds. Probably easiest to just drop the clock rate, doesn't particularly matter anyway for a demo chip.

i just found some docs on OpenLane which look helpful for improving my background knowledge too, and some config values to tweak: https://openlane2.readthedocs.io/en/latest/usage/timing_closure/index.html","",""
"840182560252624916","logic_anarchy","2025-11-29T17:10:24.7670000+00:00","Leo taught me that you should eliminate all hold violations in the different voltage domains, and that this is very important. Setup violations are a different matter ‚Äî you can always deal with those later by adjusting the clock frequency.","",""
"384390069412429834","polyfractal","2025-11-29T17:13:13.4970000+00:00","noted! is there a shortlist of ""ways to fix"" that I should be aware of (other than what's at that openlane page)? I'm so new to this I don't really know what knobs are available ü´†","",""
"840182560252624916","logic_anarchy","2025-11-29T17:14:25.0370000+00:00","You won‚Äôt believe it, I‚Äôm a newbie too.","","üòÄ (1),üòÆ (1)"
"840182560252624916","logic_anarchy","2025-11-29T17:15:21.2080000+00:00","but Leo has helped me a lot.","",""
"840182560252624916","logic_anarchy","2025-11-29T17:15:53.2000000+00:00","And luke","",""
