
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.955451                       # Number of seconds simulated
sim_ticks                                955450588500                       # Number of ticks simulated
final_tick                               1641149978500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81273                       # Simulator instruction rate (inst/s)
host_op_rate                                    97157                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38826193                       # Simulator tick rate (ticks/s)
host_mem_usage                                9056608                       # Number of bytes of host memory used
host_seconds                                 24608.40                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2390873507                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst      1075072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    165113472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166188544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1075072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1075072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     46681472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46681472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        16798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2579898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2596696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        729398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             729398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1125199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    172812152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173937351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1125199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1125199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        48858070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48858070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        48858070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1125199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    172812152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            222795421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2596696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     729398                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2596696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   729398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              165949248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  239296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                46676928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166188544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46681472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3739                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            165879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            161511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            196559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            177935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             96398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            179547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            159538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            159566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           185625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           186847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           145410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             44502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             45691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            52444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43390                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  955450282500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2596696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               729398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2291628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  252657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1188854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.849050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.469243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.131254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       640720     53.89%     53.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       301176     25.33%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        96550      8.12%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48647      4.09%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28575      2.40%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18933      1.59%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12969      1.09%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9972      0.84%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31312      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1188854                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.392047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.852357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.591472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         42812     98.06%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          500      1.15%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          142      0.33%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           73      0.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           37      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           24      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            7      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28348     64.93%     64.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              654      1.50%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13885     31.80%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              717      1.64%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43658                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  55459234500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            104077178250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12964785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21388.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40138.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       173.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1765208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  368213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     287258.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4210743600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2238048120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9260101620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1822009680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         62511346560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          42295493400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2262906720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    214647687870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     59680656480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      60476262540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           459421140060                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            480.842382                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         856770456500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3081337750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   26500670000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 230631970750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 155418099000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   69097538500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 470720972500                       # Time in different power states
system.mem_ctrls_1.actEnergy               4277738220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2273652810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9253611360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1985077260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         62309744640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          41749782240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2266115520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    213801106770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     59737606560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61198136400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           458871895260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            480.267528                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         857951423000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3087664250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   26415432000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 233521009250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 155567499750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   67996003500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 468862979750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          10347665                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439740707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10348689                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.492407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     2.044468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1021.955532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         950889413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        950889413                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    263557256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       263557256                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    174183765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      174183765                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       200318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        200318                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122931                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122931                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       123923                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       123923                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    437741021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437741021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    437941339                       # number of overall hits
system.cpu.dcache.overall_hits::total       437941339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     15758786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15758786                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     16309153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16309153                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        13748                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13748                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          993                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          993                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     32067939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       32067939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     32081687                       # number of overall misses
system.cpu.dcache.overall_misses::total      32081687                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 497267430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 497267430500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 507056824074                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 507056824074                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     17394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1004324254574                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1004324254574                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1004324254574                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1004324254574                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    279316042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    279316042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    190492918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    190492918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       214066                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       214066                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       123924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       123924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       123924                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       123924                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    469808960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    469808960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    470023026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    470023026                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.056419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056419                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.085616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085616                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.064223                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064223                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.008013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000008                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000008                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.068257                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.068256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068256                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31554.932626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31554.932626                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31090.322353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31090.322353                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17516.616314                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17516.616314                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31318.640545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31318.640545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31305.219535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31305.219535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3499168                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1940                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            231337                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.125847                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4532360                       # number of writebacks
system.cpu.dcache.writebacks::total           4532360                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6913652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6913652                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     14810164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14810164                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     21723816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21723816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     21723816                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21723816                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      8845134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8845134                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1498989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1498989                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         7870                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7870                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          993                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          993                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     10344123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10344123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     10351993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10351993                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 265375646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 265375646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  53257666103                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  53257666103                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    272307500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    272307500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 318633312603                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 318633312603                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 318905620103                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 318905620103                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.036764                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.036764                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000008                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.022018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.022024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022024                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 30002.445017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30002.445017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 35529.057320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35529.057320                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 34600.698856                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34600.698856                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16516.616314                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16516.616314                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 30803.318232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30803.318232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 30806.205153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30806.205153                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           5379004                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.291355                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           531032911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5379516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             98.713883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     2.149339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.142016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.004198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.992465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1056097533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1056097533                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    519414103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       519414103                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    519414103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        519414103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    519414103                       # number of overall hits
system.cpu.icache.overall_hits::total       519414103                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      5942483                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5942483                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      5942483                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5942483                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      5942483                       # number of overall misses
system.cpu.icache.overall_misses::total       5942483                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  75723912493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  75723912493                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  75723912493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  75723912493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  75723912493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  75723912493                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    525356586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    525356586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    525356586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    525356586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    525356586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    525356586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.011311                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011311                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.011311                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011311                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.011311                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011311                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12742.806751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12742.806751                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12742.806751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12742.806751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12742.806751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12742.806751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4024                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1532                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               125                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.192000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   510.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      5379004                       # number of writebacks
system.cpu.icache.writebacks::total           5379004                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       558122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       558122                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       558122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       558122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       558122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       558122                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      5384361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5384361                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      5384361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5384361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      5384361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5384361                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  66802380494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  66802380494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  66802380494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  66802380494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  66802380494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  66802380494                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.010249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.010249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.010249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010249                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12406.742507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12406.742507                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12406.742507                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12406.742507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12406.742507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12406.742507                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2606877                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    31287790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2639645                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.853029                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      184.506076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         24.389700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        788.955691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   579.761456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31190.387078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.024077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.017693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.951855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 247773757                       # Number of tag accesses
system.l2.tags.data_accesses                247773757                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4532360                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4532360                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      4739850                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4739850                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data         5313                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5313                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1025936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1025936                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      5362063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5362063                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6741626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6741626                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       5362063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7767562                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13129625                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      5362063                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7767562                       # number of overall hits
system.l2.overall_hits::total                13129625                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       468078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              468078                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        16922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16922                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      2112025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2112025                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        16922                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2580103                       # number of demand (read+write) misses
system.l2.demand_misses::total                2597025                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        16922                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2580103                       # number of overall misses
system.l2.overall_misses::total               2597025                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data       101000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       101000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  40036047500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40036047500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   1629051500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1629051500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 181059038500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181059038500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1629051500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 221095086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     222724137500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1629051500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 221095086000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    222724137500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4532360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4532360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      4739850                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4739850                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         5321                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5321                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1494014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1494014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      5378985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5378985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      8853651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8853651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      5378985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     10347665                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15726650                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      5378985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     10347665                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15726650                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.001503                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001503                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.313302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.313302                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.003146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003146                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.238548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.238548                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003146                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.249342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165135                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003146                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.249342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165135                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        12625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        12625                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85532.854567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85532.854567                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 96268.260253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96268.260253                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 85727.696642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85727.696642                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 96268.260253                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85692.348716                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85761.260481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 96268.260253                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85692.348716                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85761.260481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               729398                       # number of writebacks
system.l2.writebacks::total                    729398                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst          124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           124                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          201                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst          124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 325                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst          124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                325                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          304                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           304                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       468078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         468078                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        16798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16798                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      2111824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2111824                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        16798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2579902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2596700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        16798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2579902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2596700                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  35355267500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35355267500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   1451905000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1451905000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 159924910000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159924910000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1451905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 195280177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196732082500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1451905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 195280177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196732082500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.001503                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001503                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.313302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.313302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.003123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.238526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.238526                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.249322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165115                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.249322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165115                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15375                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75532.854567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75532.854567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 86433.206334                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86433.206334                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 75728.332475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75728.332475                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 86433.206334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75692.866434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75762.345477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 86433.206334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75692.866434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75762.345477                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       5192442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2596433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2128622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       729398                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1866336                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq            468074                       # Transaction distribution
system.membus.trans_dist::ReadExResp           468074                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2128622                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7789138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7789138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    212870016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212870016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2596708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2596708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2596708                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4055017000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6996843500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       381353758                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    289956537                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     45574583                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    257117180                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       190482804                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.084044                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27682053                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         4147                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      9039925                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6454502                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      2585423                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      2461239                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1641149978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1910901179                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    638340112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1752909981                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           381353758                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    224619359                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1213959341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        91230474                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                274                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35792                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          325                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         525356588                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      16392400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1897952070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.111230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.304974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1005149333     52.96%     52.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        193647991     10.20%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        182051724      9.59%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        517103022     27.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1897952070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.199567                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.917321                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        627173203                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     407475895                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         805482173                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      15086841                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       42733952                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    166085376                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       3010721                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1839909978                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     126420846                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       42733952                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        711482633                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       262834395                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5793152                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         734401108                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     140706825                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1713349419                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      60158843                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      16415852                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2485115                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       50188848                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       81525229                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       556982                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2141375933                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7693808361                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1901009459                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       311822                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1485831696                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        655544203                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       154372                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       152654                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          36359128                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    359778265                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    240119369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17666366                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     55257139                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1656818864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       438431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1465760174                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     18987296                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    445745140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1130895580                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        66609                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1897952070                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.772285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.973093                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1016966789     53.58%     53.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    432061676     22.76%     76.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    324143755     17.08%     93.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    113715981      5.99%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     11057818      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         4534      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1516      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1897952070                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        76447153     28.10%     28.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          20768      0.01%     28.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv           22204      0.01%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            2      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            5      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            1      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      105080983     38.63%     66.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      90434557     33.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     925292605     63.13%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1733962      0.12%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        558236      0.04%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         6211      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp         5132      0.00%     63.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        14373      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         3733      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        14964      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        16853      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         4275      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    319044757     21.77%     85.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    219006946     14.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        39125      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        19002      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1465760174                       # Type of FU issued
system.switch_cpus.iq.rate                   0.767052                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           272005673                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.185573                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5120227774                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2102846726                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1380924203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       237609                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       202071                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       109919                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1737647039                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          118808                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6999327                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    125041962                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       333376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        55731                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     43481124                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3116655                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       499678                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       42733952                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        91387879                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      65794451                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1657337261                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     359778265                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    240119369                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       150584                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         524936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      65305390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        55731                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     26507695                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17885322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     44393017                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1407655948                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     293860669                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     58104222                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 79966                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            505672340                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        240216411                       # Number of branches executed
system.switch_cpus.iew.exec_stores          211811671                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.736645                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1385114552                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1381034122                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         626364047                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1042300584                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.722714                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.600944                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    388242127                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       371822                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     42693298                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1824761513                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.663929                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.320866                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1217549580     66.72%     66.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    333463910     18.27%     85.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    135188476      7.41%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     68280647      3.74%     96.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25403549      1.39%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11839370      0.65%     98.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      8276341      0.45%     98.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5716879      0.31%     98.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19042761      1.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1824761513                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1211512136                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              431374536                       # Number of memory references committed
system.switch_cpus.commit.loads             234736294                       # Number of loads committed
system.switch_cpus.commit.membars              247848                       # Number of memory barriers committed
system.switch_cpus.commit.branches          211196156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts              90013                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1018791237                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     13557559                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    777930137     64.21%     64.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1617578      0.13%     64.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       536852      0.04%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         5037      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp         4084      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        11372      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         3659      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc        11285      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        13488      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc         4108      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    234710903     19.37%     83.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    196622569     16.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        25391      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        15673      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1211512136                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      19042761                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3405472365                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3273064764                       # The number of ROB writes
system.switch_cpus.timesIdled                 2127604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                12949109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1211512136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.910901                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.910901                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.523313                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.523313                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1501929384                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       814295672                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            202807                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           150024                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4989098308                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        883089143                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       475321219                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         534726                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     31464017                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15726691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       840565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12615                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          113                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1641149978500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          14238012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5261758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5379004                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7692784                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5321                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1494014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1494014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5384361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8853651                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     16142350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31053639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47195989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    688511296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    952321600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1640832896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2612253                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47025536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18344225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.210625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17491076     95.35%     95.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 853036      4.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    113      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18344225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25643375494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8080381804                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15525199420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
