Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 22 01:13:07 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (86)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.314     -446.159                    967                64941        0.052        0.000                      0                64941        1.100        0.000                       0                 28104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_10M          {0.000 50.000}       100.000         10.000          
CLK_200M         {0.000 2.500}        5.000           200.000         
  CLK_125M_1     {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2    {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3    {0.000 2.500}        5.000           200.000         
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M               96.100        0.000                      0                  131        0.149        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M              -2.432     -331.440                    920                62952        0.053        0.000                      0                62952        1.100        0.000                       0                 27410  
  CLK_125M_1           5.483        0.000                      0                  415        0.103        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_2                                                                                                                                                      3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                      3.929        0.000                       0                     2  
GMII_RX_CLK            0.677        0.000                      0                  619        0.085        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                    3.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M          CLK_10M                 0.199        0.000                      0                   67        0.052        0.000                      0                   67  
input port clock  CLK_200M                3.331        0.000                      0                    2        0.299        0.000                      0                    2  
CLK_10M           CLK_200M                0.240        0.000                      0                 2544        0.590        0.000                      0                 2544  
CLK_125M_1        CLK_200M               -4.314      -12.896                      3                    3        1.773        0.000                      0                    3  
GMII_RX_CLK       CLK_200M               -2.913      -34.660                     12                   12        1.434        0.000                      0                   12  
CLK_200M          CLK_125M_1             -2.408      -48.245                     23                   23        0.094        0.000                      0                   23  
GMII_RX_CLK       CLK_125M_1              5.591        0.000                      0                   19        0.069        0.000                      0                   19  
CLK_200M          GMII_RX_CLK            -2.348      -18.917                      9                    9        0.142        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_200M           CLK_200M                 0.204        0.000                      0                  781        0.289        0.000                      0                  781  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       96.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.100ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.868ns (26.847%)  route 2.365ns (73.153%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369     6.179    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 96.100    

Slack (MET) :             96.100ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.868ns (26.847%)  route 2.365ns (73.153%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369     6.179    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 96.100    

Slack (MET) :             96.100ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.868ns (26.847%)  route 2.365ns (73.153%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369     6.179    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 96.100    

Slack (MET) :             96.100ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.868ns (26.847%)  route 2.365ns (73.153%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369     6.179    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 96.100    

Slack (MET) :             96.112ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.868ns (26.947%)  route 2.353ns (73.053%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357     6.167    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 96.112    

Slack (MET) :             96.112ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.868ns (26.947%)  route 2.353ns (73.053%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357     6.167    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 96.112    

Slack (MET) :             96.112ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.868ns (26.947%)  route 2.353ns (73.053%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357     6.167    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 96.112    

Slack (MET) :             96.112ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.868ns (26.947%)  route 2.353ns (73.053%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357     6.167    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 96.112    

Slack (MET) :             96.156ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.868ns (27.323%)  route 2.309ns (72.677%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.312     6.123    nolabel_line175_n_9
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y153        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 96.156    

Slack (MET) :             96.156ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.868ns (27.323%)  route 2.309ns (72.677%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.390     2.946    CLK_10M_BUFG
    SLICE_X78Y148        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y148        FDSE (Prop_fdse_C_Q)         0.259     3.205 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.646     3.851    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.043     3.894 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.894    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.153 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.153    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.206 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.206    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.331 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350     4.681    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129     4.810 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.312     6.123    nolabel_line175_n_9
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.133   102.655    
                         clock uncertainty           -0.095   102.560    
    SLICE_X78Y153        FDRE (Setup_fdre_C_R)       -0.281   102.279    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 96.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.774%)  route 0.115ns (30.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.209    CLK_10M_BUFG
    SLICE_X78Y149        FDRE                                         r  irMrsyncTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.118     1.327 r  irMrsyncTime_reg[6]/Q
                         net (fo=2, routed)           0.115     1.442    irMrsyncTime_reg[6]
    SLICE_X78Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.549 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.549    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.590 r  irMrsyncTime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.590    irMrsyncTime_reg[8]_i_1_n_7
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism             -0.077     1.349    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.092     1.441    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.253ns (69.301%)  route 0.112ns (30.699%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.210    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.100     1.310 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.111     1.421    irSpillTime_reg[7]
    SLICE_X75Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.533 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.534    irSpillTime_reg[4]_i_1_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.575 r  irSpillTime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.575    irSpillTime_reg[8]_i_1_n_7
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[8]/C
                         clock pessimism             -0.077     1.350    
    SLICE_X75Y150        FDRE (Hold_fdre_C_D)         0.071     1.421    irSpillTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.696%)  route 0.115ns (29.304%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.209    CLK_10M_BUFG
    SLICE_X78Y149        FDRE                                         r  irMrsyncTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.118     1.327 r  irMrsyncTime_reg[6]/Q
                         net (fo=2, routed)           0.115     1.442    irMrsyncTime_reg[6]
    SLICE_X78Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.549 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.549    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.602 r  irMrsyncTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.602    irMrsyncTime_reg[8]_i_1_n_5
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism             -0.077     1.349    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.092     1.441    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.264ns (70.199%)  route 0.112ns (29.801%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.210    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.100     1.310 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.111     1.421    irSpillTime_reg[7]
    SLICE_X75Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.533 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.534    irSpillTime_reg[4]_i_1_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.586 r  irSpillTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.586    irSpillTime_reg[8]_i_1_n_5
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism             -0.077     1.350    
    SLICE_X75Y150        FDRE (Hold_fdre_C_D)         0.071     1.421    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.208%)  route 0.115ns (28.792%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.209    CLK_10M_BUFG
    SLICE_X78Y149        FDRE                                         r  irMrsyncTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.118     1.327 r  irMrsyncTime_reg[6]/Q
                         net (fo=2, routed)           0.115     1.442    irMrsyncTime_reg[6]
    SLICE_X78Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.549 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.549    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.609 r  irMrsyncTime_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.609    irMrsyncTime_reg[8]_i_1_n_6
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[9]/C
                         clock pessimism             -0.077     1.349    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.092     1.441    irMrsyncTime_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.272ns (70.820%)  route 0.112ns (29.180%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.210    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.100     1.310 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.111     1.421    irSpillTime_reg[7]
    SLICE_X75Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.533 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.534    irSpillTime_reg[4]_i_1_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.594 r  irSpillTime_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.594    irSpillTime_reg[8]_i_1_n_6
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[9]/C
                         clock pessimism             -0.077     1.350    
    SLICE_X75Y150        FDRE (Hold_fdre_C_D)         0.071     1.421    irSpillTime_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.703%)  route 0.115ns (28.297%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.209    CLK_10M_BUFG
    SLICE_X78Y149        FDRE                                         r  irMrsyncTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.118     1.327 r  irMrsyncTime_reg[6]/Q
                         net (fo=2, routed)           0.115     1.442    irMrsyncTime_reg[6]
    SLICE_X78Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.549 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.549    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     1.616 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.616    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X78Y150        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism             -0.077     1.349    
    SLICE_X78Y150        FDRE (Hold_fdre_C_D)         0.092     1.441    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.293ns (71.773%)  route 0.115ns (28.227%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.209    CLK_10M_BUFG
    SLICE_X78Y149        FDRE                                         r  irMrsyncTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.118     1.327 r  irMrsyncTime_reg[6]/Q
                         net (fo=2, routed)           0.115     1.442    irMrsyncTime_reg[6]
    SLICE_X78Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.549 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.549    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.576 r  irMrsyncTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.576    irMrsyncTime_reg[8]_i_1_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.617 r  irMrsyncTime_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.617    irMrsyncTime_reg[12]_i_1_n_7
    SLICE_X78Y151        FDRE                                         r  irMrsyncTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X78Y151        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism             -0.077     1.349    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.092     1.441    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.277ns (71.195%)  route 0.112ns (28.805%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.210    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.100     1.310 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.111     1.421    irSpillTime_reg[7]
    SLICE_X75Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.533 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.534    irSpillTime_reg[4]_i_1_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.599 r  irSpillTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.599    irSpillTime_reg[8]_i_1_n_4
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[11]/C
                         clock pessimism             -0.077     1.350    
    SLICE_X75Y150        FDRE (Hold_fdre_C_D)         0.071     1.421    irSpillTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.278ns (71.269%)  route 0.112ns (28.731%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.210    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.100     1.310 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.111     1.421    irSpillTime_reg[7]
    SLICE_X75Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.533 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.534    irSpillTime_reg[4]_i_1_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.559 r  irSpillTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    irSpillTime_reg[8]_i_1_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.600 r  irSpillTime_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.600    irSpillTime_reg[12]_i_1_n_7
    SLICE_X75Y151        FDRE                                         r  irSpillTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y151        FDRE                                         r  irSpillTime_reg[12]/C
                         clock pessimism             -0.077     1.350    
    SLICE_X75Y151        FDRE (Hold_fdre_C_D)         0.071     1.421    irSpillTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X77Y153   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X78Y148   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X78Y150   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X78Y150   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X78Y151   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X78Y151   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X78Y151   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X78Y151   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X77Y153   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X77Y153   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X75Y148   irSpillTime_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y150   irSpillTime_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y150   irSpillTime_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y151   irSpillTime_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y151   irSpillTime_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y151   irSpillTime_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y151   irSpillTime_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X75Y152   irSpillTime_reg[16]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X78Y148   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y150   irMrsyncTime_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y150   irMrsyncTime_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y151   irMrsyncTime_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y151   irMrsyncTime_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y151   irMrsyncTime_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y151   irMrsyncTime_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y152   irMrsyncTime_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y152   irMrsyncTime_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X78Y152   irMrsyncTime_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :          920  Failing Endpoints,  Worst Slack       -2.432ns,  Total Violation     -331.440ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.432ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 0.259ns (3.477%)  route 7.190ns (96.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.396     1.396    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X82Y113        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.259     1.655 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          7.190     8.845    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/regEN_reg[0]_0[0]
    SLICE_X101Y63        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.443     6.443    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/CLK_200M
    SLICE_X101Y63        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.458    
                         clock uncertainty           -0.035     6.423    
    SLICE_X101Y63        FDRE (Setup_fdre_C_D)       -0.010     6.413    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.413    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 -2.432    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.259ns (3.630%)  route 6.877ns (96.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 6.447 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.396     1.396    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X82Y113        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.259     1.655 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.877     8.532    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/regEN_reg[0]_0[0]
    SLICE_X100Y55        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.447     6.447    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/CLK_200M
    SLICE_X100Y55        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.462    
                         clock uncertainty           -0.035     6.427    
    SLICE_X100Y55        FDRE (Setup_fdre_C_D)       -0.008     6.419    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -1.916ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.259ns (3.727%)  route 6.690ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 6.445 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.396     1.396    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X82Y113        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.259     1.655 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.690     8.345    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/regEN_reg[0]_0[0]
    SLICE_X102Y58        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.445     6.445    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X102Y58        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.460    
                         clock uncertainty           -0.035     6.425    
    SLICE_X102Y58        FDRE (Setup_fdre_C_D)        0.004     6.429    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.429    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 -1.916    

Slack (VIOLATED) :        -1.869ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[60].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.259ns (3.765%)  route 6.620ns (96.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.396     1.396    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X82Y113        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.259     1.655 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.620     8.275    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[60].shift_cntr/regEN_reg[0]_0[0]
    SLICE_X107Y60        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[60].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.449     6.449    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[60].shift_cntr/CLK_200M
    SLICE_X107Y60        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[60].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.464    
                         clock uncertainty           -0.035     6.429    
    SLICE_X107Y60        FDRE (Setup_fdre_C_D)       -0.022     6.407    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[60].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 -1.869    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.302ns (4.401%)  route 6.561ns (95.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 6.688 - 5.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.394     1.394    LOC_REG/CLK_200M
    SLICE_X50Y147        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.259     1.653 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.157     7.810    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X122Y26        LUT2 (Prop_lut2_I1_O)        0.043     7.853 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_310_LOPT_REMAP/O
                         net (fo=1, routed)           0.403     8.257    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_267
    RAMB36_X4Y4          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.688     6.688    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.703    
                         clock uncertainty           -0.035     6.668    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.425    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.791ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.310ns (4.636%)  route 6.377ns (95.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.394     1.394    LOC_REG/CLK_200M
    SLICE_X50Y147        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.259     1.653 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         5.987     7.640    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X104Y46        LUT2 (Prop_lut2_I1_O)        0.051     7.691 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_352_LOPT_REMAP/O
                         net (fo=1, routed)           0.390     8.081    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_288
    RAMB36_X3Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.644     6.644    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.659    
                         clock uncertainty           -0.035     6.624    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.334     6.290    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                 -1.791    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.310ns (4.637%)  route 6.375ns (95.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 6.683 - 5.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.394     1.394    LOC_REG/CLK_200M
    SLICE_X50Y147        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.259     1.653 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.157     7.810    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X122Y26        LUT2 (Prop_lut2_I1_O)        0.051     7.861 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_330_LOPT_REMAP/O
                         net (fo=1, routed)           0.218     8.079    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_277
    RAMB36_X4Y5          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.683     6.683    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.698    
                         clock uncertainty           -0.035     6.663    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.334     6.329    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.329    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 0.302ns (4.500%)  route 6.409ns (95.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 6.689 - 5.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.394     1.394    LOC_REG/CLK_200M
    SLICE_X50Y147        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.259     1.653 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.018     7.671    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X122Y36        LUT2 (Prop_lut2_I1_O)        0.043     7.714 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_324_LOPT_REMAP/O
                         net (fo=1, routed)           0.391     8.105    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_274
    RAMB36_X4Y6          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.689     6.689    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.704    
                         clock uncertainty           -0.035     6.669    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.426    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.302ns (4.534%)  route 6.359ns (95.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 6.646 - 5.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.394     1.394    LOC_REG/CLK_200M
    SLICE_X50Y147        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.259     1.653 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         5.987     7.640    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X104Y46        LUT2 (Prop_lut2_I1_O)        0.043     7.683 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_328_LOPT_REMAP/O
                         net (fo=1, routed)           0.372     8.055    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_276
    RAMB36_X3Y9          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.646     6.646    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.661    
                         clock uncertainty           -0.035     6.626    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.383    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[57].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.654ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.259ns (3.876%)  route 6.424ns (96.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 6.453 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.396     1.396    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X82Y113        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.259     1.655 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.424     8.079    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/regEN_reg[0]_0[0]
    SLICE_X112Y59        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.453     6.453    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/CLK_200M
    SLICE_X112Y59        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.468    
                         clock uncertainty           -0.035     6.433    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)       -0.008     6.425    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 -1.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.865%)  route 0.149ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.637     0.637    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X133Y132       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.091     0.728 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.149     0.877    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X5Y26         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.887     0.887    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.207     0.680    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.825    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.865%)  route 0.149ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.597     0.597    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/CLK_200M
    SLICE_X51Y102        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.091     0.688 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.149     0.837    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.845     0.845    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.640    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.785    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/regEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/ROMODE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.595%)  route 0.137ns (48.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.748     0.748    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/CLK_200M
    SLICE_X12Y48         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/regEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.118     0.866 f  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/regEN_reg[0]/Q
                         net (fo=3, routed)           0.137     1.003    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/regEN[0]
    SLICE_X12Y50         LUT5 (Prop_lut5_I2_O)        0.028     1.031 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/ROMODE_i_1__134/O
                         net (fo=1, routed)           0.000     1.031    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/ROMODE_i_1__134_n_0
    SLICE_X12Y50         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/ROMODE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.937     0.937    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/CLK_200M
    SLICE_X12Y50         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/ROMODE_reg/C
                         clock pessimism             -0.048     0.889    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.087     0.976    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/ROMODE_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/rdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.157ns (61.282%)  route 0.099ns (38.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X11Y149        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/rdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.091     0.735 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/rdData_2/Q
                         net (fo=1, routed)           0.099     0.834    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/rdData[2]
    SLICE_X11Y151        LUT3 (Prop_lut3_I1_O)        0.066     0.900 r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/Mmux_dummy_DATA[7]_MAC_RX_DATA[7]_mux_1_OUT31/O
                         net (fo=1, routed)           0.000     0.900    nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/dummy_DATA[7]_MAC_RX_DATA[7]_mux_1_OUT[2]
    SLICE_X11Y151        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.793     0.793    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X11Y151        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_2/C
                         clock pessimism             -0.008     0.785    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.060     0.845    nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_2
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.100ns (18.480%)  route 0.441ns (81.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.585     0.585    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/CLK_200M
    SLICE_X125Y161       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y161       FDRE (Prop_fdre_C_Q)         0.100     0.685 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.441     1.126    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y29         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.008     0.887    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.070    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[46].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.125%)  route 0.202ns (66.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.637     0.637    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/CLK_200M
    SLICE_X21Y115        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.100     0.737 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[2]/Q
                         net (fo=1, routed)           0.202     0.939    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y22         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.886     0.886    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.698    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.881    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.506%)  route 0.198ns (66.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.534     0.534    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/CLK_200M
    SLICE_X53Y171        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y171        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.198     0.832    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y34         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.758     0.758    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.590    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.773    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[66].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.696%)  route 0.435ns (81.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.696     0.696    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X133Y52        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y52        FDRE (Prop_fdre_C_Q)         0.100     0.796 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.435     1.231    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y7          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.036     1.036    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     0.988    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.171    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/dlyCNTR3CLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.583     0.583    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/CLK_200M
    SLICE_X51Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/dlyCNTR3CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.100     0.683 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/dlyCNTR3CLK_reg[4]/Q
                         net (fo=1, routed)           0.189     0.872    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.833     0.833    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.628    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.811    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[39].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR2CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.173ns (44.780%)  route 0.213ns (55.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.663     0.663    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X118Y53        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR2CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y53        FDRE (Prop_fdre_C_Q)         0.107     0.770 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR2CLK_reg[0]/Q
                         net (fo=1, routed)           0.213     0.983    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR2CLK[0]
    SLICE_X119Y49        LUT3 (Prop_lut3_I1_O)        0.066     1.049 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK[0]_i_1__202/O
                         net (fo=1, routed)           0.000     1.049    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/p_0_in[0]
    SLICE_X119Y49        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.976     0.976    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X119Y49        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]/C
                         clock pessimism             -0.048     0.928    
    SLICE_X119Y49        FDRE (Hold_fdre_C_D)         0.060     0.988    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line175/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y62    nolabel_line175/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y62    nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y46    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y46    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y39    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y39    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y43    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y43    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y166   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y166   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y165   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.409ns (20.074%)  route 1.628ns (79.926%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y157         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.223     6.174 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.903     7.077    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.051     7.128 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.362     7.490    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X0Y171         LUT4 (Prop_lut4_I2_O)        0.135     7.625 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_700/O
                         net (fo=1, routed)           0.364     7.988    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_454
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.181    13.467    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.863    
                         clock uncertainty           -0.064    13.799    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.471    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.312ns (15.650%)  route 1.682ns (84.350%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.338     5.934    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDCE (Prop_fdce_C_Q)         0.223     6.157 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.698     6.855    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X8Y175         LUT2 (Prop_lut2_I0_O)        0.043     6.898 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.588     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X8Y174         LUT4 (Prop_lut4_I2_O)        0.046     7.532 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_708/O
                         net (fo=1, routed)           0.396     7.928    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_458
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.176    13.462    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.858    
                         clock uncertainty           -0.064    13.794    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    13.462    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.273ns (14.529%)  route 1.606ns (85.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y157         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.223     6.174 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.093     7.267    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y172         LUT3 (Prop_lut3_I1_O)        0.050     7.317 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.513     7.830    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.181    13.467    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.863    
                         clock uncertainty           -0.064    13.799    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    13.467    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.309ns (15.593%)  route 1.673ns (84.407%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.338     5.934    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDCE (Prop_fdce_C_Q)         0.223     6.157 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.698     6.855    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X8Y175         LUT2 (Prop_lut2_I0_O)        0.043     6.898 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.596     7.494    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X8Y174         LUT4 (Prop_lut4_I2_O)        0.043     7.537 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_706/O
                         net (fo=1, routed)           0.379     7.916    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_457
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.181    13.467    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.863    
                         clock uncertainty           -0.064    13.799    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.556    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.266ns (15.211%)  route 1.483ns (84.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y157         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.223     6.174 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.093     7.267    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.043     7.310 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.390     7.700    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X0Y172         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.209    13.495    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y172         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.419    13.914    
                         clock uncertainty           -0.064    13.850    
    SLICE_X0Y172         FDSE (Setup_fdse_C_S)       -0.304    13.546    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.266ns (15.211%)  route 1.483ns (84.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y157         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.223     6.174 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.093     7.267    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X1Y172         LUT2 (Prop_lut2_I1_O)        0.043     7.310 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.390     7.700    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X0Y172         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.209    13.495    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y172         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.419    13.914    
                         clock uncertainty           -0.064    13.850    
    SLICE_X0Y172         FDSE (Setup_fdse_C_S)       -0.304    13.546    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.993ns (50.838%)  route 0.960ns (49.162%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.576     6.732    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X4Y151         LUT1 (Prop_lut1_I0_O)        0.124     6.856 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.384     7.240    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y151         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.527 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.527    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.580 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.580    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.633 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.633    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.686 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.686    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.905 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.905    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X0Y156         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y156         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.419    13.926    
                         clock uncertainty           -0.064    13.862    
    SLICE_X0Y156         FDCE (Setup_fdce_C_D)        0.049    13.911    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.976ns (50.406%)  route 0.960ns (49.594%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.576     6.732    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X4Y151         LUT1 (Prop_lut1_I0_O)        0.124     6.856 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.384     7.240    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y151         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.527 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.527    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.580 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.580    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.633 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.633    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.686 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.686    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.739    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y156         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.888 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.888    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X0Y156         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y156         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.419    13.926    
                         clock uncertainty           -0.064    13.862    
    SLICE_X0Y156         FDCE (Setup_fdce_C_D)        0.049    13.911    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.345ns (17.832%)  route 1.590ns (82.168%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.281     5.877    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     6.136 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           0.931     7.067    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X4Y178         LUT2 (Prop_lut2_I1_O)        0.043     7.110 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           0.658     7.769    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X4Y175         LUT6 (Prop_lut6_I2_O)        0.043     7.812 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     7.812    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X4Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.206    13.492    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.396    13.888    
                         clock uncertainty           -0.064    13.824    
    SLICE_X4Y175         FDCE (Setup_fdce_C_D)        0.033    13.857    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.940ns (49.466%)  route 0.960ns (50.534%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.576     6.732    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X4Y151         LUT1 (Prop_lut1_I0_O)        0.124     6.856 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.384     7.240    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y151         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.527 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.527    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.580 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.580    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.633 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.633    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.686 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.686    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.852 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.852    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[17]
    SLICE_X0Y155         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y155         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y155         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  6.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.390%)  route 0.206ns (63.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.581     2.569    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y171         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDCE (Prop_fdce_C_Q)         0.118     2.687 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.206     2.893    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.807     3.143    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y69         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.791    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.343%)  route 0.207ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.582     2.570    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y170         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDCE (Prop_fdce_C_Q)         0.118     2.688 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.207     2.895    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.807     3.143    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y69         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.791    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.362%)  route 0.216ns (64.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.582     2.570    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y170         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDCE (Prop_fdce_C_Q)         0.118     2.688 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/Q
                         net (fo=3, routed)           0.216     2.904    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[4]
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.807     3.143    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y69         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.791    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.624     2.612    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y154         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.100     2.712 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/Q
                         net (fo=2, routed)           0.090     2.802    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe[2]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.028     2.830 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/out1/O
                         net (fo=1, routed)           0.000     2.830    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe[3]_reduce_or_5_o
    SLICE_X2Y154         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.824     3.160    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                         clock pessimism             -0.537     2.623    
    SLICE_X2Y154         FDCE (Hold_fdce_C_D)         0.087     2.710    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.630%)  route 0.094ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.616     2.604    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y169         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDCE (Prop_fdce_C_Q)         0.100     2.704 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/Q
                         net (fo=1, routed)           0.094     2.798    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen[2]
    SLICE_X2Y169         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.814     3.150    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y169         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_2/C
                         clock pessimism             -0.534     2.616    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.059     2.675    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_2
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.454%)  route 0.224ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.610     2.598    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y173         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDCE (Prop_fdce_C_Q)         0.118     2.716 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.224     2.940    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.810     3.146    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.516     2.630    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.813    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.107ns (34.724%)  route 0.201ns (65.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.578     2.566    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDRE (Prop_fdre_C_Q)         0.107     2.673 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.201     2.874    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.807     3.143    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.516     2.627    
    RAMB18_X0Y69         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.117     2.744    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.611     2.599    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.118     2.717 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     2.772    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X2Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.545     2.599    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.042     2.641    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.611     2.599    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.118     2.717 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     2.772    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X2Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.545     2.599    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.038     2.637    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.782%)  route 0.106ns (45.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.578     2.566    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDCE (Prop_fdce_C_Q)         0.100     2.666 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/Q
                         net (fo=22, routed)          0.106     2.772    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank
    SLICE_X8Y175         LUT5 (Prop_lut5_I2_O)        0.028     2.800 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT<2>1/O
                         net (fo=1, routed)           0.000     2.800    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT[2]
    SLICE_X8Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.776     3.112    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                         clock pessimism             -0.535     2.577    
    SLICE_X8Y175         FDRE (Hold_fdre_C_D)         0.087     2.664    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line175/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y69    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y68    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y70    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y69    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line175/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line175/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y170    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y170    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y173    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X9Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y173    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y174    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y174    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X9Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y170    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y170    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X5Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X5Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X5Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X1Y174    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y174    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line175/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.274ns (20.454%)  route 4.953ns (79.546%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           4.953    11.726    nolabel_line175/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)       -0.022    12.404    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.254ns (20.597%)  route 4.835ns (79.403%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.835    11.589    nolabel_line175/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.019    12.407    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.255ns (20.719%)  route 4.800ns (79.281%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.800    11.555    nolabel_line175/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.031    12.395    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.239ns (20.725%)  route 4.740ns (79.275%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.740    11.479    nolabel_line175/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.022    12.404    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.240ns (20.885%)  route 4.696ns (79.115%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.696    11.435    nolabel_line175/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.379    12.454    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.454    
                         clock uncertainty           -0.035    12.419    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.022    12.397    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.818ns (21.862%)  route 2.923ns (78.138%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 10.245 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           2.923     9.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X1Y139         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674    10.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.245    
                         clock uncertainty           -0.035    10.210    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.006    10.216    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.793ns (21.620%)  route 2.875ns (78.380%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.875     9.169    nolabel_line175/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.003    10.211    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.759ns (20.933%)  route 2.867ns (79.067%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 10.248 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           2.867     9.127    nolabel_line175/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677    10.248    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.248    
                         clock uncertainty           -0.035    10.213    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)        0.014    10.227    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.807ns (22.421%)  route 2.791ns (77.579%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           2.791     9.098    nolabel_line175/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.009    10.217    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.822ns (23.170%)  route 2.726ns (76.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 10.245 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.726     9.048    nolabel_line175/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X1Y139         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674    10.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.245    
                         clock uncertainty           -0.035    10.210    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.003    10.213    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.100     2.347 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/Q
                         net (fo=1, routed)           0.055     2.402    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]
    SLICE_X2Y144         LUT3 (Prop_lut3_I1_O)        0.028     2.430 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT31/O
                         net (fo=1, routed)           0.000     2.430    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[11]
    SLICE_X2Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.896     2.706    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/C
                         clock pessimism             -0.448     2.258    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.087     2.345    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_7/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDSE (Prop_fdse_C_Q)         0.100     2.346 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_7/Q
                         net (fo=2, routed)           0.063     2.409    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[7]
    SLICE_X6Y147         LUT6 (Prop_lut6_I0_O)        0.028     2.437 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd15b[7]_fcsCal[7]_XOR_107_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.437    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd15b[7]_fcsCal[7]_XOR_107_o
    SLICE_X6Y147         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.896     2.706    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y147         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15/C
                         clock pessimism             -0.449     2.257    
    SLICE_X6Y147         FDSE (Hold_fdse_C_D)         0.087     2.344    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx0Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.586%)  route 0.166ns (56.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx0Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx0Rcvd/Q
                         net (fo=6, routed)           0.166     2.514    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx0Rcvd
    SLICE_X1Y150         LUT4 (Prop_lut4_I1_O)        0.028     2.542 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_GND_11_o_typeMcChk[0]_MUX_247_o11/O
                         net (fo=1, routed)           0.000     2.542    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_typeMcChk[0]_MUX_247_o
    SLICE_X1Y150         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y150         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_1/C
                         clock pessimism             -0.247     2.388    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.060     2.448    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_1
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.622     2.193    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.100     2.293 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/Q
                         net (fo=2, routed)           0.064     2.357    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait
    SLICE_X6Y154         LUT5 (Prop_lut5_I2_O)        0.028     2.385 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_rstpot1/O
                         net (fo=1, routed)           0.000     2.385    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_rstpot1
    SLICE_X6Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.823     2.633    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/C
                         clock pessimism             -0.429     2.204    
    SLICE_X6Y154         FDRE (Hold_fdre_C_D)         0.087     2.291    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx2Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx2Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx2Rcvd/Q
                         net (fo=1, routed)           0.054     2.402    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx2Rcvd
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.028     2.430 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[6]_AND_94_o<6>1/O
                         net (fo=1, routed)           0.000     2.430    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[6]_AND_94_o
    SLICE_X1Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.897     2.707    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_8/C
                         clock pessimism             -0.448     2.259    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.061     2.320    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_8
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.171ns (50.027%)  route 0.171ns (49.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.107     2.355 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/Q
                         net (fo=6, routed)           0.171     2.526    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData[0]
    SLICE_X2Y151         LUT3 (Prop_lut3_I2_O)        0.064     2.590 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/mux161/O
                         net (fo=1, routed)           0.000     2.590    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]_rxData[7]_mux_209_OUT[0]
    SLICE_X2Y151         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.087     2.475    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orTim/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.251%)  route 0.088ns (40.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y145         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orTim/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orTim/Q
                         net (fo=29, routed)          0.088     2.433    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orTim
    SLICE_X6Y145         LUT5 (Prop_lut5_I0_O)        0.028     2.461 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh_rstpot/O
                         net (fo=1, routed)           0.000     2.461    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh_rstpot
    SLICE_X6Y145         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.895     2.705    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y145         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh/C
                         clock pessimism             -0.449     2.256    
    SLICE_X6Y145         FDCE (Hold_fdce_C_D)         0.087     2.343    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.157ns (49.156%)  route 0.162ns (50.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y149         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.091     2.337 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/Q
                         net (fo=6, routed)           0.162     2.500    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData[1]
    SLICE_X7Y152         LUT6 (Prop_lut6_I5_O)        0.066     2.566 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mcount_ipHdCnt31/O
                         net (fo=1, routed)           0.000     2.566    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mcount_ipHdCnt3
    SLICE_X7Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_3/C
                         clock pessimism             -0.247     2.387    
    SLICE_X7Y152         FDRE (Hold_fdre_C_D)         0.060     2.447    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_3
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeIp/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.204%)  route 0.062ns (32.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y149         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/Q
                         net (fo=4, routed)           0.062     2.411    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd
    SLICE_X1Y149         LUT3 (Prop_lut3_I1_O)        0.028     2.439 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd_rxLx0Rcvd_AND_76_o1/O
                         net (fo=1, routed)           0.000     2.439    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd_rxLx0Rcvd_AND_76_o
    SLICE_X1Y149         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeIp/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.897     2.707    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y149         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeIp/C
                         clock pessimism             -0.448     2.259    
    SLICE_X1Y149         FDRE (Hold_fdre_C_D)         0.060     2.319    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeIp
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.409%)  route 0.065ns (33.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_fdce_C_Q)         0.100     2.347 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/Q
                         net (fo=3, routed)           0.065     2.412    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay
    SLICE_X1Y145         LUT3 (Prop_lut3_I1_O)        0.028     2.440 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_rxPay_miiRxDv_MUX_171_o11/O
                         net (fo=1, routed)           0.000     2.440    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay_miiRxDv_MUX_171_o
    SLICE_X1Y145         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.896     2.706    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y145         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/C
                         clock pessimism             -0.448     2.258    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.060     2.318    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y29   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y145   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y148   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y145   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y145   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y143   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y151   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y142   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y142   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y144   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line175/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.639ns  (logic 0.768ns (13.620%)  route 4.871ns (86.380%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369   101.858    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.858    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.639ns  (logic 0.768ns (13.620%)  route 4.871ns (86.380%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369   101.858    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.858    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.639ns  (logic 0.768ns (13.620%)  route 4.871ns (86.380%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369   101.858    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.858    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.639ns  (logic 0.768ns (13.620%)  route 4.871ns (86.380%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.369   101.858    nolabel_line175_n_9
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y155        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y155        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.858    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.627ns  (logic 0.768ns (13.649%)  route 4.859ns (86.351%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357   101.846    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.627ns  (logic 0.768ns (13.649%)  route 4.859ns (86.351%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357   101.846    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.627ns  (logic 0.768ns (13.649%)  route 4.859ns (86.351%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357   101.846    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.627ns  (logic 0.768ns (13.649%)  route 4.859ns (86.351%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.357   101.846    nolabel_line175_n_9
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y154        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y154        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.582ns  (logic 0.768ns (13.758%)  route 4.814ns (86.242%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.312   101.801    nolabel_line175_n_9
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y153        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.582ns  (logic 0.768ns (13.758%)  route 4.814ns (86.242%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 102.522 - 100.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 96.219 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.219    96.219    LOC_REG/CLK_200M
    SLICE_X77Y151        FDCE                                         r  LOC_REG/x2A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y151        FDCE (Prop_fdce_C_Q)         0.223    96.442 r  LOC_REG/x2A_Reg_reg[0]/Q
                         net (fo=2, routed)           3.152    99.594    LOC_REG/TEST_MRSYNC_FRQ_0[8]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.043    99.637 r  LOC_REG/irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000    99.637    LOC_REG/irTestMrsync_i_12_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    99.832 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.832    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    99.885 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.885    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.010 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.350   100.360    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.129   100.489 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.312   101.801    nolabel_line175_n_9
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.086   102.522    CLK_10M_BUFG
    SLICE_X78Y153        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.000   102.522    
                         clock uncertainty           -0.185   102.337    
    SLICE_X78Y153        FDRE (Setup_fdre_C_R)       -0.281   102.056    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.056    
                         arrival time                        -101.801    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 LOC_REG/x21_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.544ns (26.194%)  route 1.533ns (73.806%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.089     1.089    LOC_REG/CLK_200M
    SLICE_X72Y152        FDPE                                         r  LOC_REG/x21_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.178     1.267 r  LOC_REG/x21_Reg_reg[2]/Q
                         net (fo=4, routed)           1.024     2.291    LOC_REG/p_0_in[18]
    SLICE_X74Y150        LUT6 (Prop_lut6_I3_O)        0.036     2.327 r  LOC_REG/irTestSpill[1]_i_21/O
                         net (fo=1, routed)           0.000     2.327    LOC_REG/irTestSpill[1]_i_21_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.138     2.465 r  LOC_REG/irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.465    LOC_REG/irTestSpill_reg[1]_i_8_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     2.553 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.509     3.062    LOC_REG/irTestSpill1
    SLICE_X77Y153        LUT4 (Prop_lut4_I2_O)        0.104     3.166 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.166    LOC_REG_n_6
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.185     2.960    
    SLICE_X77Y153        FDRE (Hold_fdre_C_D)         0.154     3.114    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 LOC_REG/x21_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.552ns (26.477%)  route 1.533ns (73.523%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.089     1.089    LOC_REG/CLK_200M
    SLICE_X72Y152        FDPE                                         r  LOC_REG/x21_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.178     1.267 r  LOC_REG/x21_Reg_reg[2]/Q
                         net (fo=4, routed)           1.024     2.291    LOC_REG/p_0_in[18]
    SLICE_X74Y150        LUT6 (Prop_lut6_I3_O)        0.036     2.327 r  LOC_REG/irTestSpill[1]_i_21/O
                         net (fo=1, routed)           0.000     2.327    LOC_REG/irTestSpill[1]_i_21_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.138     2.465 r  LOC_REG/irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.465    LOC_REG/irTestSpill_reg[1]_i_8_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     2.553 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.509     3.062    LOC_REG/irTestSpill1
    SLICE_X77Y153        LUT5 (Prop_lut5_I2_O)        0.112     3.174 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.174    LOC_REG_n_4
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.185     2.960    
    SLICE_X77Y153        FDRE (Hold_fdre_C_D)         0.160     3.120    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 LOC_REG/x2A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.488ns (25.144%)  route 1.453ns (74.856%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.256     1.256    LOC_REG/CLK_200M
    SLICE_X79Y149        FDCE                                         r  LOC_REG/x2A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.178     1.434 r  LOC_REG/x2A_Reg_reg[1]/Q
                         net (fo=2, routed)           1.453     2.887    LOC_REG/TEST_MRSYNC_FRQ_0[9]
    SLICE_X79Y150        LUT6 (Prop_lut6_I2_O)        0.036     2.923 r  LOC_REG/irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000     2.923    LOC_REG/irTestMrsync_i_11_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.145     3.068 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.068    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.111 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.111    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.086     3.197 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     3.197    irMrsyncTime0
    SLICE_X79Y152        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X79Y152        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     2.774    
                         clock uncertainty            0.185     2.959    
    SLICE_X79Y152        FDRE (Hold_fdre_C_D)         0.156     3.115    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.393ns (25.605%)  route 1.142ns (74.396%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.386     2.075    nolabel_line175_n_8
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism              0.000     1.427    
                         clock uncertainty            0.185     1.612    
    SLICE_X75Y150        FDRE (Hold_fdre_C_R)        -0.055     1.557    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.393ns (25.605%)  route 1.142ns (74.396%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.386     2.075    nolabel_line175_n_8
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[11]/C
                         clock pessimism              0.000     1.427    
                         clock uncertainty            0.185     1.612    
    SLICE_X75Y150        FDRE (Hold_fdre_C_R)        -0.055     1.557    irSpillTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.393ns (25.605%)  route 1.142ns (74.396%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.386     2.075    nolabel_line175_n_8
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[8]/C
                         clock pessimism              0.000     1.427    
                         clock uncertainty            0.185     1.612    
    SLICE_X75Y150        FDRE (Hold_fdre_C_R)        -0.055     1.557    irSpillTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.393ns (25.605%)  route 1.142ns (74.396%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.386     2.075    nolabel_line175_n_8
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X75Y150        FDRE                                         r  irSpillTime_reg[9]/C
                         clock pessimism              0.000     1.427    
                         clock uncertainty            0.185     1.612    
    SLICE_X75Y150        FDRE (Hold_fdre_C_R)        -0.055     1.557    irSpillTime_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.393ns (24.157%)  route 1.234ns (75.843%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.478     2.167    nolabel_line175_n_8
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     1.499    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[4]/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.185     1.684    
    SLICE_X75Y149        FDRE (Hold_fdre_C_R)        -0.055     1.629    irSpillTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.393ns (24.157%)  route 1.234ns (75.843%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.478     2.167    nolabel_line175_n_8
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     1.499    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[5]/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.185     1.684    
    SLICE_X75Y149        FDRE (Hold_fdre_C_R)        -0.055     1.629    irSpillTime_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.393ns (24.157%)  route 1.234ns (75.843%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.540     0.540    LOC_REG/CLK_200M
    SLICE_X73Y154        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y154        FDCE (Prop_fdce_C_Q)         0.100     0.640 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.336     0.976    LOC_REG/x24_Reg[2]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.004 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.004    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.089 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.089    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.114 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.199     1.313    LOC_REG/irSpillTime1[31]
    SLICE_X74Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.341 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.341    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.057     1.398 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.221     1.619    nolabel_line175/SiTCP/CO[0]
    SLICE_X77Y152        LUT2 (Prop_lut2_I0_O)        0.070     1.689 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.478     2.167    nolabel_line175_n_8
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     1.499    CLK_10M_BUFG
    SLICE_X75Y149        FDRE                                         r  irSpillTime_reg[6]/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.185     1.684    
    SLICE_X75Y149        FDRE (Hold_fdre_C_R)        -0.055     1.629    irSpillTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.538    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.284    11.284    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.190ns  (logic 1.259ns (57.493%)  route 0.931ns (42.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.931     2.190    nolabel_line175/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X9Y183         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.159    11.159    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y183         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.159    
                         clock uncertainty           -0.025    11.134    
    SLICE_X9Y183         FDRE (Setup_fdre_C_D)       -0.010    11.124    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                  8.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.156ns  (logic 0.649ns (56.149%)  route 0.507ns (43.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.507     1.156    nolabel_line175/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X9Y183         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.785     0.785    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y183         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.785    
                         clock uncertainty            0.025     0.810    
    SLICE_X9Y183         FDRE (Hold_fdre_C_D)         0.047     0.857    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.853     0.853    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.330ns (11.290%)  route 2.593ns (88.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 6.427 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.360     5.698    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X51Y87         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.427     6.427    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/CLK_200M
    SLICE_X51Y87         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     6.427    
                         clock uncertainty           -0.185     6.242    
    SLICE_X51Y87         FDRE (Setup_fdre_C_R)       -0.304     5.938    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.330ns (11.290%)  route 2.593ns (88.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 6.427 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.360     5.698    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X51Y87         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.427     6.427    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/CLK_200M
    SLICE_X51Y87         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     6.427    
                         clock uncertainty           -0.185     6.242    
    SLICE_X51Y87         FDRE (Setup_fdre_C_R)       -0.304     5.938    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.330ns (11.785%)  route 2.470ns (88.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.238     5.575    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X55Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.430     6.430    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X55Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X55Y57         FDRE (Setup_fdre_C_R)       -0.304     5.941    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.330ns (11.785%)  route 2.470ns (88.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.238     5.575    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.430     6.430    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.281     5.964    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.330ns (11.785%)  route 2.470ns (88.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.238     5.575    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.430     6.430    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.281     5.964    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.330ns (11.785%)  route 2.470ns (88.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.238     5.575    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.430     6.430    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.281     5.964    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.330ns (11.785%)  route 2.470ns (88.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.238     5.575    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.430     6.430    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.281     5.964    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.330ns (11.785%)  route 2.470ns (88.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.238     5.575    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.430     6.430    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/CLK_200M
    SLICE_X54Y57         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.281     5.964    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[54].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.330ns (11.934%)  route 2.435ns (88.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 6.429 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.203     5.540    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X51Y59         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.429     6.429    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/CLK_200M
    SLICE_X51Y59         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     6.429    
                         clock uncertainty           -0.185     6.244    
    SLICE_X51Y59         FDRE (Setup_fdre_C_R)       -0.304     5.940    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.330ns (11.934%)  route 2.435ns (88.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 6.429 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.233     3.212    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.203     5.540    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X51Y59         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.429     6.429    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/CLK_200M
    SLICE_X51Y59         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     6.429    
                         clock uncertainty           -0.185     6.244    
    SLICE_X51Y59         FDRE (Setup_fdre_C_R)       -0.304     5.940    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.302%)  route 0.359ns (73.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X79Y152        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y152        FDRE (Prop_fdre_C_Q)         0.100     1.257 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.359     1.616    nolabel_line175/SiTCP/irTestMrsync
    SLICE_X76Y138        LUT2 (Prop_lut2_I0_O)        0.028     1.644 r  nolabel_line175/SiTCP/irMrsyncPulse[0]_i_1/O
                         net (fo=1, routed)           0.000     1.644    nolabel_line175_n_7
    SLICE_X76Y138        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.809     0.809    CLK_200M
    SLICE_X76Y138        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.185     0.994    
    SLICE_X76Y138        FDRE (Hold_fdre_C_D)         0.060     1.054    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.157ns (29.225%)  route 0.380ns (70.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.256     1.694    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X68Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X68Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X68Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.157ns (29.225%)  route 0.380ns (70.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.256     1.694    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X68Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X68Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X68Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.157ns (29.225%)  route 0.380ns (70.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.256     1.694    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X68Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X68Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X68Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.157ns (30.854%)  route 0.352ns (69.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.227     1.666    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X80Y154        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.742     0.742    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X80Y154        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X80Y154        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.157ns (30.854%)  route 0.352ns (69.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.227     1.666    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X80Y154        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.742     0.742    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X80Y154        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X80Y154        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.157ns (30.854%)  route 0.352ns (69.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.227     1.666    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X80Y154        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.742     0.742    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X80Y154        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X80Y154        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.157ns (24.602%)  route 0.481ns (75.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.357     1.795    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X65Y149        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X65Y149        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X65Y149        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.157ns (24.602%)  route 0.481ns (75.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.357     1.795    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X65Y149        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X65Y149        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X65Y149        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.157ns (24.602%)  route 0.481ns (75.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X77Y153        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.125     1.373    LOC_REG/TEST_PSPILL
    SLICE_X76Y153        LUT6 (Prop_lut6_I0_O)        0.066     1.439 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.357     1.795    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X65Y149        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X65Y149        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X65Y149        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.811    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.314ns,  Total Violation      -12.896ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.314ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.424ns  (logic 0.223ns (52.629%)  route 0.201ns (47.371%))
  Logic Levels:           0  
  Clock Path Skew:        -4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 26.207 - 25.000 ) 
    Source Clock Delay      (SCD):    5.933ns = ( 29.933 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959    25.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.337    29.933    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.223    30.156 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.201    30.357    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X3Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.207    26.207    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X3Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.207    
                         clock uncertainty           -0.154    26.053    
    SLICE_X3Y175         FDCE (Setup_fdce_C_D)       -0.010    26.043    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         26.043    
                         arrival time                         -30.357    
  -------------------------------------------------------------------
                         slack                                 -4.314    

Slack (VIOLATED) :        -4.294ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 26.208 - 25.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 29.934 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959    25.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.338    29.934    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDCE (Prop_fdce_C_Q)         0.204    30.138 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.109    30.247    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X0Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.208    26.208    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.208    
                         clock uncertainty           -0.154    26.054    
    SLICE_X0Y176         FDCE (Setup_fdce_C_D)       -0.101    25.953    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.953    
                         arrival time                         -30.247    
  -------------------------------------------------------------------
                         slack                                 -4.294    

Slack (VIOLATED) :        -4.288ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 26.208 - 25.000 ) 
    Source Clock Delay      (SCD):    5.934ns = ( 29.934 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959    25.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.338    29.934    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y173         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.204    30.138 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.113    30.251    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X0Y173         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.208    26.208    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y173         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.208    
                         clock uncertainty           -0.154    26.054    
    SLICE_X0Y173         FDCE (Setup_fdce_C_D)       -0.091    25.963    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -30.251    
  -------------------------------------------------------------------
                         slack                                 -4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.612     2.600    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDCE (Prop_fdce_C_Q)         0.091     2.691 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.053     2.744    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X0Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.809     0.809    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y176         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.154     0.963    
    SLICE_X0Y176         FDCE (Hold_fdce_C_D)         0.008     0.971    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.612     2.600    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y173         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.091     2.691 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.057     2.748    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X0Y173         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.809     0.809    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y173         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.154     0.963    
    SLICE_X0Y173         FDCE (Hold_fdce_C_D)         0.011     0.974    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.086%)  route 0.104ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        -1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.611     2.599    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.100     2.699 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.104     2.803    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X3Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.808     0.808    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X3Y175         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.154     0.962    
    SLICE_X3Y175         FDCE (Hold_fdce_C_D)         0.047     1.009    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  1.794    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.913ns,  Total Violation      -34.660ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 26.389 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.526    28.843    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y142         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDCE (Prop_fdce_C_Q)         0.223    29.066 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.191    29.257    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.389    26.389    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.389    
                         clock uncertainty           -0.035    26.354    
    SLICE_X7Y141         FDRE (Setup_fdre_C_D)       -0.010    26.344    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.344    
                         arrival time                         -29.257    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.410ns  (logic 0.223ns (54.338%)  route 0.187ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.187    29.255    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.391    26.391    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.009    26.347    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                         -29.255    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.409ns  (logic 0.223ns (54.537%)  route 0.186ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.186    29.253    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.391    26.391    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.009    26.347    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                         -29.253    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.111    29.160    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.391    26.391    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.101    26.255    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.406ns  (logic 0.223ns (54.969%)  route 0.183ns (45.031%))
  Logic Levels:           0  
  Clock Path Skew:        -3.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 26.389 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.526    28.843    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y142         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDCE (Prop_fdce_C_Q)         0.223    29.066 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.183    29.249    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.389    26.389    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.389    
                         clock uncertainty           -0.035    26.354    
    SLICE_X7Y141         FDRE (Setup_fdre_C_D)       -0.009    26.345    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                         -29.249    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.903ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 26.392 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.528    28.845    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.204    29.049 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.109    29.158    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.392    26.392    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.392    
                         clock uncertainty           -0.035    26.357    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.101    26.256    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -29.158    
  -------------------------------------------------------------------
                         slack                                 -2.903    

Slack (VIOLATED) :        -2.896ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 26.392 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.528    28.845    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.204    29.049 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.113    29.162    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.392    26.392    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.392    
                         clock uncertainty           -0.035    26.357    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.091    26.266    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.266    
                         arrival time                         -29.162    
  -------------------------------------------------------------------
                         slack                                 -2.896    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.110    29.158    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.391    26.391    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.091    26.265    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.265    
                         arrival time                         -29.158    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.110    29.158    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.391    26.391    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.091    26.265    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.265    
                         arrival time                         -29.158    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.688%)  route 0.111ns (35.312%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.111    29.160    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.391    26.391    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)       -0.088    26.268    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.268    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                 -2.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.887%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.052     2.397    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.033     0.963    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.993%)  route 0.054ns (35.007%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.399    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.032     0.962    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.176%)  route 0.055ns (37.824%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.055     2.392    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.013     0.943    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.054     2.390    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.011     0.941    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.054     2.390    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.009     0.939    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.091     2.338 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.053     2.391    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.896     0.896    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.008     0.939    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.091     2.338 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.057     2.395    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.896     0.896    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.011     0.942    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y144         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.091     2.336 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.055     2.392    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.895     0.895    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y144         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.008     0.938    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.673     2.244    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y142         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDCE (Prop_fdce_C_Q)         0.100     2.344 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.095     2.439    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.894     0.894    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.035     0.929    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.047     0.976    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.673     2.244    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y142         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDCE (Prop_fdce_C_Q)         0.100     2.344 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.093     2.437    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.894     0.894    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X7Y141         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.035     0.929    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.032     0.961    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  1.476    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.408ns,  Total Violation      -48.245ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.308ns  (logic 0.204ns (2.791%)  route 7.104ns (97.209%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 16.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.351    16.351    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.204    16.555 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           7.104    23.659    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.099    21.251    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.388ns  (logic 0.223ns (3.018%)  route 7.165ns (96.982%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 21.503 - 16.000 ) 
    Source Clock Delay      (SCD):    1.349ns = ( 16.349 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.349    16.349    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.223    16.572 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           7.165    23.737    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.217    21.503    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.154    21.349    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)       -0.019    21.330    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.330    
                         arrival time                         -23.737    
  -------------------------------------------------------------------
                         slack                                 -2.407    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.382ns  (logic 0.223ns (3.021%)  route 7.159ns (96.979%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 16.352 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.352    16.352    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.223    16.575 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           7.159    23.734    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)       -0.019    21.331    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -23.734    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.367ns  (logic 0.223ns (3.027%)  route 7.144ns (96.973%))
  Logic Levels:           0  
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.349ns = ( 16.349 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.349    16.349    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.223    16.572 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           7.144    23.716    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.019    21.331    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -23.716    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.253ns  (logic 0.204ns (2.812%)  route 7.049ns (97.188%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 16.352 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.352    16.352    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.204    16.556 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           7.049    23.605    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)       -0.099    21.251    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -23.605    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.307ns  (logic 0.223ns (3.052%)  route 7.084ns (96.948%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 16.350 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.350    16.350    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X4Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.223    16.573 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           7.084    23.657    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X2Y163         FDRE (Setup_fdre_C_D)       -0.010    21.340    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 -2.317    

Slack (VIOLATED) :        -2.290ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.287ns  (logic 0.223ns (3.060%)  route 7.064ns (96.940%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 16.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.351    16.351    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223    16.574 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           7.064    23.638    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X2Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X2Y161         FDRE (Setup_fdre_C_D)       -0.002    21.348    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.348    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                 -2.290    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.258ns  (logic 0.223ns (3.073%)  route 7.035ns (96.927%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 16.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.351    16.351    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223    16.574 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           7.035    23.609    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X3Y161         FDRE (Setup_fdre_C_D)       -0.010    21.340    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                         -23.609    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.267ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.255ns  (logic 0.223ns (3.074%)  route 7.032ns (96.926%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 16.352 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.352    16.352    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.223    16.575 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           7.032    23.607    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)       -0.010    21.340    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.340    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                 -2.267    

Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.275ns  (logic 0.266ns (3.656%)  route 7.009ns (96.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 21.493 - 16.000 ) 
    Source Clock Delay      (SCD):    1.336ns = ( 16.336 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.336    16.336    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X4Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.223    16.559 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           7.009    23.568    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X1Y174         LUT2 (Prop_lut2_I0_O)        0.043    23.611 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    23.611    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X1Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.207    21.493    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    21.493    
                         clock uncertainty           -0.154    21.339    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)        0.034    21.373    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                         -23.611    
  -------------------------------------------------------------------
                         slack                                 -2.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.214ns (4.172%)  route 4.915ns (95.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.206     1.206    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X4Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.178     1.384 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           4.915     6.299    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X1Y174         LUT2 (Prop_lut2_I1_O)        0.036     6.335 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     6.335    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X1Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.337     5.933    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y174         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.933    
                         clock uncertainty            0.154     6.087    
    SLICE_X1Y174         FDRE (Hold_fdre_C_D)         0.154     6.241    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                           6.335    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.178ns (3.460%)  route 4.967ns (96.540%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     1.217    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.178     1.395 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           4.967     6.362    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.351     5.947    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.105     6.206    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -6.206    
                         arrival time                           6.362    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.178ns (3.276%)  route 5.256ns (96.724%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     1.217    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X4Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.178     1.395 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           5.256     6.651    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.351     5.947    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.110     6.211    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -6.211    
                         arrival time                           6.651    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.178ns (3.229%)  route 5.335ns (96.771%))
  Logic Levels:           0  
  Clock Path Skew:        4.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     1.217    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.178     1.395 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.335     6.730    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X3Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X3Y161         FDRE (Hold_fdre_C_D)         0.099     6.201    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.201    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.162ns (2.962%)  route 5.308ns (97.038%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.945ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     1.217    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.162     1.379 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.308     6.687    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.349     5.945    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     5.945    
                         clock uncertainty            0.154     6.099    
    SLICE_X1Y164         FDRE (Hold_fdre_C_D)         0.046     6.145    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.145    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.162ns (2.893%)  route 5.437ns (97.107%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     1.218    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.162     1.380 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.437     6.817    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X1Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.044     6.146    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.817    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.178ns (3.110%)  route 5.546ns (96.890%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.945ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     1.217    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X4Y163         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.178     1.395 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.546     6.941    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.349     5.945    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     5.945    
                         clock uncertainty            0.154     6.099    
    SLICE_X1Y164         FDRE (Hold_fdre_C_D)         0.108     6.207    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -6.207    
                         arrival time                           6.941    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.178ns (3.108%)  route 5.549ns (96.892%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     1.218    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.178     1.396 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.549     6.945    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X1Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.105     6.207    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -6.207    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 0.162ns (2.835%)  route 5.552ns (97.165%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.945ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     1.217    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.162     1.379 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.552     6.931    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.349     5.945    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     5.945    
                         clock uncertainty            0.154     6.099    
    SLICE_X1Y164         FDRE (Hold_fdre_C_D)         0.039     6.138    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -6.138    
                         arrival time                           6.931    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.162ns (2.815%)  route 5.593ns (97.185%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     1.218    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_fdre_C_Q)         0.162     1.380 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.593     6.973    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.045     6.147    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -6.147    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.858ns (27.341%)  route 2.280ns (72.659%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.645 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.811 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.811    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X1Y156         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y156         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X1Y156         FDRE (Setup_fdre_C_D)        0.049    13.402    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.805ns (26.092%)  route 2.280ns (73.908%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.758 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.758    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y155         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.803ns (26.044%)  route 2.280ns (73.956%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.645 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.756 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.756    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y156         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y156         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X1Y156         FDRE (Setup_fdre_C_D)        0.049    13.402    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.788ns (25.683%)  route 2.280ns (74.317%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.741 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y155         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.752ns (24.801%)  route 2.280ns (75.199%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.705 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.705    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y154         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.750ns (24.751%)  route 2.280ns (75.249%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.703 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.703    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y155         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.750ns (24.751%)  route 2.280ns (75.249%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.703 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.703    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y155         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.735ns (24.377%)  route 2.280ns (75.623%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.688 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.688    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y154         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.699ns (23.463%)  route 2.280ns (76.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.652 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.652    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y153         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.697ns (23.411%)  route 2.280ns (76.589%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.280     7.176    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y152         LUT3 (Prop_lut3_I0_O)        0.043     7.219 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.486 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.486    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.650 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.650    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.222    13.508    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y154         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.335ns (16.405%)  route 1.707ns (83.594%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           1.707     6.210    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X1Y156         LUT2 (Prop_lut2_I0_O)        0.036     6.246 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<16>/O
                         net (fo=1, routed)           0.000     6.246    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[16]
    SLICE_X1Y156         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.339 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.339    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y156         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y156         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X1Y156         FDRE (Hold_fdre_C_D)         0.165     6.270    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -6.270    
                         arrival time                           6.339    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.329ns (16.031%)  route 1.723ns (83.969%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.723     6.226    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X1Y152         LUT3 (Prop_lut3_I2_O)        0.036     6.262 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.262    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.349 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.349    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X1Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y152         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.349    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.330ns (15.986%)  route 1.734ns (84.014%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.734     6.238    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X1Y154         LUT3 (Prop_lut3_I1_O)        0.036     6.274 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     6.274    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X1Y154         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.362 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.362    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.302ns (14.543%)  route 1.775ns (85.457%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           1.775     6.250    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X1Y155         LUT3 (Prop_lut3_I1_O)        0.036     6.286 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.374 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.374    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.374    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.330ns (15.890%)  route 1.747ns (84.110%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.747     6.250    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y152         LUT3 (Prop_lut3_I2_O)        0.036     6.286 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.286    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.374 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.374    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X1Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y152         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.374    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.329ns (15.825%)  route 1.750ns (84.175%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.750     6.253    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X1Y153         LUT3 (Prop_lut3_I2_O)        0.036     6.289 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     6.289    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X1Y153         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.376 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.376    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X1Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y153         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.376    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.324ns (15.490%)  route 1.768ns (84.510%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           1.768     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X1Y153         LUT3 (Prop_lut3_I2_O)        0.036     6.307 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.307    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y153         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.389 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.389    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y153         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.389    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.329ns (15.682%)  route 1.769ns (84.318%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y152         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           1.769     6.272    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X1Y155         LUT3 (Prop_lut3_I2_O)        0.036     6.308 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     6.308    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.395 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.395    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.301ns (14.341%)  route 1.798ns (85.659%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           1.798     6.273    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X1Y154         LUT3 (Prop_lut3_I1_O)        0.036     6.309 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     6.309    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X1Y154         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.396 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.396    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.396    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.324ns (15.425%)  route 1.776ns (84.575%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y153         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.776     6.280    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X1Y154         LUT3 (Prop_lut3_I2_O)        0.036     6.316 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     6.316    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X1Y154         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.398 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.398    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.356     5.952    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y154         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.398    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.348ns,  Total Violation      -18.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.348ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.288ns  (logic 0.302ns (4.803%)  route 5.986ns (95.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.300ns = ( 16.300 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.300    16.300    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y155        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDPE (Prop_fdpe_C_Q)         0.259    16.559 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           5.986    22.545    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X15Y154        LUT6 (Prop_lut6_I2_O)        0.043    22.588 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.588    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X15Y154        FDRE (Setup_fdre_C_D)        0.034    20.240    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -22.588    
  -------------------------------------------------------------------
                         slack                                 -2.348    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.238ns  (logic 0.223ns (3.575%)  route 6.015ns (96.425%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.298    16.298    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y157        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDCE (Prop_fdce_C_Q)         0.223    16.521 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           6.015    22.536    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X8Y150         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y150         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X8Y150         FDRE (Setup_fdre_C_D)       -0.002    20.204    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.204    
                         arrival time                         -22.536    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.236ns  (logic 0.362ns (5.805%)  route 5.874ns (94.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.300ns = ( 16.300 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.300    16.300    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y155        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDCE (Prop_fdce_C_Q)         0.236    16.536 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           5.874    22.410    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X15Y154        LUT6 (Prop_lut6_I2_O)        0.126    22.536 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.536    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X15Y154        FDRE (Setup_fdre_C_D)        0.034    20.240    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -22.536    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.252ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.223ns  (logic 0.266ns (4.274%)  route 5.957ns (95.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.300ns = ( 16.300 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.300    16.300    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X15Y155        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDCE (Prop_fdce_C_Q)         0.223    16.523 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           5.957    22.480    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X16Y157        LUT6 (Prop_lut6_I4_O)        0.043    22.523 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.523    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.165    20.240    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.066    20.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.271    
                         arrival time                         -22.523    
  -------------------------------------------------------------------
                         slack                                 -2.252    

Slack (VIOLATED) :        -2.230ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.203ns  (logic 0.327ns (5.271%)  route 5.876ns (94.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.298    16.298    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDCE (Prop_fdce_C_Q)         0.204    16.502 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           5.876    22.378    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X14Y155        LUT6 (Prop_lut6_I3_O)        0.123    22.501 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.501    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X14Y155        FDRE (Setup_fdre_C_D)        0.066    20.272    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.272    
                         arrival time                         -22.501    
  -------------------------------------------------------------------
                         slack                                 -2.230    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.076ns  (logic 0.302ns (4.970%)  route 5.774ns (95.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.300ns = ( 16.300 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.300    16.300    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y155        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDCE (Prop_fdce_C_Q)         0.259    16.559 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           5.774    22.333    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X14Y155        LUT6 (Prop_lut6_I2_O)        0.043    22.376 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.376    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X14Y155        FDRE (Setup_fdre_C_D)        0.065    20.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.271    
                         arrival time                         -22.376    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.053ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.025ns  (logic 0.302ns (5.012%)  route 5.723ns (94.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 16.299 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.299    16.299    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X16Y154        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y154        FDCE (Prop_fdce_C_Q)         0.259    16.558 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           5.723    22.281    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X16Y157        LUT6 (Prop_lut6_I4_O)        0.043    22.324 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.324    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.165    20.240    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.066    20.271    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.271    
                         arrival time                         -22.324    
  -------------------------------------------------------------------
                         slack                                 -2.053    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.858ns  (logic 0.327ns (5.582%)  route 5.531ns (94.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.298    16.298    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y156        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDCE (Prop_fdce_C_Q)         0.204    16.502 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           5.531    22.033    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X14Y155        LUT6 (Prop_lut6_I2_O)        0.123    22.156 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.156    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X14Y155        FDRE (Setup_fdre_C_D)        0.066    20.272    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.272    
                         arrival time                         -22.156    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.389ns  (logic 0.266ns (4.936%)  route 5.123ns (95.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.298    16.298    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDCE (Prop_fdce_C_Q)         0.223    16.521 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/Q
                         net (fo=4, routed)           5.123    21.644    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[18]
    SLICE_X14Y155        LUT6 (Prop_lut6_I3_O)        0.043    21.687 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.687    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X14Y155        FDRE (Setup_fdre_C_D)        0.064    20.270    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.270    
                         arrival time                         -21.687    
  -------------------------------------------------------------------
                         slack                                 -1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.214ns (5.609%)  route 3.602ns (94.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.166     1.166    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y155        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDPE (Prop_fdpe_C_Q)         0.178     1.344 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           3.602     4.946    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X16Y157        LUT6 (Prop_lut6_I5_O)        0.036     4.982 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     4.982    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.298     4.615    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.189     4.840    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.242ns (6.082%)  route 3.737ns (93.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.166     1.166    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X16Y154        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y154        FDCE (Prop_fdce_C_Q)         0.206     1.372 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           3.737     5.109    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X15Y154        LUT6 (Prop_lut6_I4_O)        0.036     5.145 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.145    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.300     4.617    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X15Y154        FDRE (Hold_fdre_C_D)         0.154     4.807    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           5.145    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.214ns (5.297%)  route 3.826ns (94.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.165     1.165    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y156        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDCE (Prop_fdce_C_Q)         0.178     1.343 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           3.826     5.169    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X14Y155        LUT6 (Prop_lut6_I2_O)        0.036     5.205 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.205    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.300     4.617    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.188     4.841    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           5.205    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.214ns (5.161%)  route 3.932ns (94.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.166     1.166    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y155        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDPE (Prop_fdpe_C_Q)         0.178     1.344 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           3.932     5.276    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X14Y155        LUT6 (Prop_lut6_I5_O)        0.036     5.312 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.312    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.300     4.617    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.189     4.842    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.262ns (6.237%)  route 3.939ns (93.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.166     1.166    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y155        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDCE (Prop_fdce_C_Q)         0.162     1.328 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           3.939     5.267    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X14Y155        LUT6 (Prop_lut6_I5_O)        0.100     5.367 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.367    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.300     4.617    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.189     4.842    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.214ns (5.070%)  route 4.007ns (94.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.165     1.165    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y156        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDCE (Prop_fdce_C_Q)         0.178     1.343 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           4.007     5.350    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X16Y157        LUT6 (Prop_lut6_I2_O)        0.036     5.386 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.386    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.298     4.615    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.651    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.189     4.840    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.242ns (5.530%)  route 4.134ns (94.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.166     1.166    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y155        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDCE (Prop_fdce_C_Q)         0.206     1.372 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           4.134     5.506    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X14Y155        LUT6 (Prop_lut6_I2_O)        0.036     5.542 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.542    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.300     4.617    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y155        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.189     4.842    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           5.542    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.155ns (5.161%)  route 2.848ns (94.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.589     0.589    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDPE (Prop_fdpe_C_Q)         0.091     0.680 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/Q
                         net (fo=4, routed)           2.848     3.528    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[23]
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.064     3.592 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     3.592    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.791     2.601    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y154        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.035     2.637    
    SLICE_X15Y154        FDRE (Hold_fdre_C_D)         0.061     2.698    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.100ns (2.873%)  route 3.381ns (97.127%))
  Logic Levels:           0  
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.589     0.589    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y157        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDCE (Prop_fdce_C_Q)         0.100     0.689 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.381     4.070    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X8Y150         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.793     2.603    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y150         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.603    
                         clock uncertainty            0.035     2.639    
    SLICE_X8Y150         FDRE (Hold_fdre_C_D)         0.037     2.676    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.266ns (6.070%)  route 4.116ns (93.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 6.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.795     5.780    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X0Y186         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     6.218    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X0Y186         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[3]/C
                         clock pessimism              0.013     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X0Y186         FDCE (Recov_fdce_C_CLR)     -0.212     5.984    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.266ns (6.070%)  route 4.116ns (93.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 6.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.795     5.780    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X0Y186         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     6.218    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X0Y186         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]/C
                         clock pessimism              0.013     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X0Y186         FDCE (Recov_fdce_C_CLR)     -0.212     5.984    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.266ns (6.073%)  route 4.114ns (93.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 6.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.793     5.778    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X1Y186         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     6.218    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X1Y186         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[0]/C
                         clock pessimism              0.013     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X1Y186         FDCE (Recov_fdce_C_CLR)     -0.212     5.984    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.266ns (6.073%)  route 4.114ns (93.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 6.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.793     5.778    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X1Y186         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     6.218    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X1Y186         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]/C
                         clock pessimism              0.013     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X1Y186         FDCE (Recov_fdce_C_CLR)     -0.212     5.984    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.266ns (6.073%)  route 4.114ns (93.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 6.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.793     5.778    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X1Y186         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     6.218    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X1Y186         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]/C
                         clock pessimism              0.013     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X1Y186         FDCE (Recov_fdce_C_CLR)     -0.212     5.984    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.266ns (6.073%)  route 4.114ns (93.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 6.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.793     5.778    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X1Y186         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.218     6.218    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X1Y186         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[4]/C
                         clock pessimism              0.013     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X1Y186         FDCE (Recov_fdce_C_CLR)     -0.212     5.984    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.266ns (6.097%)  route 4.097ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.776     5.761    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/RESET_IN
    SLICE_X4Y187         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     6.217    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_IN
    SLICE_X4Y187         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/C
                         clock pessimism              0.013     6.230    
                         clock uncertainty           -0.035     6.195    
    SLICE_X4Y187         FDCE (Recov_fdce_C_CLR)     -0.212     5.983    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.266ns (6.097%)  route 4.097ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.776     5.761    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/RESET_IN
    SLICE_X4Y187         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     6.217    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_IN
    SLICE_X4Y187         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg/C
                         clock pessimism              0.013     6.230    
                         clock uncertainty           -0.035     6.195    
    SLICE_X4Y187         FDCE (Recov_fdce_C_CLR)     -0.212     5.983    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.266ns (6.097%)  route 4.097ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.776     5.761    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X4Y187         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     6.217    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X4Y187         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/C
                         clock pessimism              0.013     6.230    
                         clock uncertainty           -0.035     6.195    
    SLICE_X4Y187         FDCE (Recov_fdce_C_CLR)     -0.212     5.983    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_REQ_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.266ns (6.097%)  route 4.097ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.398     1.398    nolabel_line175/CLK_200M
    SLICE_X84Y136        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.223     1.621 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.321     4.942    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X12Y192        LUT1 (Prop_lut1_I0_O)        0.043     4.985 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.776     5.761    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X4Y187         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_REQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       1.217     6.217    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X4Y187         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_REQ_reg/C
                         clock pessimism              0.013     6.230    
                         clock uncertainty           -0.035     6.195    
    SLICE_X4Y187         FDCE (Recov_fdce_C_CLR)     -0.212     5.983    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_REQ_reg
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_23/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.107ns (45.669%)  route 0.127ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.127     0.878    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X16Y143        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.863     0.863    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X16Y143        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_23/C
                         clock pessimism             -0.188     0.675    
    SLICE_X16Y143        FDCE (Remov_fdce_C_CLR)     -0.086     0.589    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_29/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.107ns (45.669%)  route 0.127ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.127     0.878    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X16Y143        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_29/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.863     0.863    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X16Y143        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_29/C
                         clock pessimism             -0.188     0.675    
    SLICE_X16Y143        FDCE (Remov_fdce_C_CLR)     -0.086     0.589    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_29
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_31/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.107ns (45.669%)  route 0.127ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.127     0.878    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X16Y143        FDPE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_31/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.863     0.863    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X16Y143        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_31/C
                         clock pessimism             -0.188     0.675    
    SLICE_X16Y143        FDPE (Remov_fdpe_C_PRE)     -0.088     0.587    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_31
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.112%)  route 0.102ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.102     0.853    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X13Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X13Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/C
                         clock pessimism             -0.206     0.658    
    SLICE_X13Y148        FDCE (Remov_fdce_C_CLR)     -0.105     0.553    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.112%)  route 0.102ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.102     0.853    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X13Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X13Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/C
                         clock pessimism             -0.206     0.658    
    SLICE_X13Y148        FDCE (Remov_fdce_C_CLR)     -0.105     0.553    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.112%)  route 0.102ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.102     0.853    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X13Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X13Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6/C
                         clock pessimism             -0.206     0.658    
    SLICE_X13Y148        FDCE (Remov_fdce_C_CLR)     -0.105     0.553    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.107ns (34.549%)  route 0.203ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.203     0.954    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X14Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs/C
                         clock pessimism             -0.206     0.658    
    SLICE_X14Y148        FDCE (Remov_fdce_C_CLR)     -0.086     0.572    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCs
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.107ns (34.549%)  route 0.203ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.203     0.954    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X14Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/C
                         clock pessimism             -0.206     0.658    
    SLICE_X14Y148        FDCE (Remov_fdce_C_CLR)     -0.086     0.572    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.107ns (34.549%)  route 0.203ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.203     0.954    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X14Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1/C
                         clock pessimism             -0.206     0.658    
    SLICE_X14Y148        FDCE (Remov_fdce_C_CLR)     -0.086     0.572    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.107ns (34.549%)  route 0.203ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.644     0.644    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y147        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDPE (Prop_fdpe_C_Q)         0.107     0.751 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.203     0.954    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X14Y148        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27410, routed)       0.864     0.864    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y148        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/C
                         clock pessimism             -0.206     0.658    
    SLICE_X14Y148        FDCE (Remov_fdce_C_CLR)     -0.086     0.572    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.382    





