Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: altera_eth_10g_mac: "Transforming system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Naming system components in system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Processing generation queue"
Info: altera_eth_10g_mac: "Generating: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Generating: alt_em10g32"
Info: altera_eth_10g_mac: Done "altera_eth_10g_mac" with 2 modules, 445 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac.ip --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac.ip --synthesis=VERILOG --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: altera_eth_10g_mac: "Transforming system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Naming system components in system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Processing generation queue"
Info: altera_eth_10g_mac: "Generating: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Generating: alt_em10g32"
Info: altera_eth_10g_mac: Done "altera_eth_10g_mac" with 2 modules, 97 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: IP-XACT
