$date
	Fri May  7 08:29:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! \$1 $end
$var wire 1 " \$3 $end
$var wire 1 # \$5 $end
$var wire 1 $ \$7 $end
$var wire 1 % \$9 $end
$var wire 4 & a__data [3:0] $end
$var wire 1 ' a__valid $end
$var wire 4 ( b__data [3:0] $end
$var wire 1 ) b__valid $end
$var wire 1 * clk $end
$var wire 1 + r__ready $end
$var wire 1 , rst $end
$var wire 5 - \$11 [4:0] $end
$var reg 1 . a__ready $end
$var reg 1 / b__ready $end
$var reg 5 0 r__data [4:0] $end
$var reg 5 1 \r__data$next [4:0] $end
$var reg 1 2 r__valid $end
$var reg 1 3 \r__valid$next $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
b0 1
b0 0
x/
x.
bx -
1,
z+
1*
z)
bz (
z'
bz &
x%
0$
x#
x"
x!
$end
#5000
0*
#10000
1.
1/
13
b1110 1
1%
1!
1"
1#
0,
1'
b1110 -
b111 &
1)
b111 (
1+
1*
#15000
0*
#20000
b10000 1
b1000 &
b10000 -
b1000 (
1$
b1110 0
12
1*
#25000
0*
#30000
0.
0/
03
0%
0!
0"
0#
0'
0)
b10000 0
1*
#35000
0*
#40000
0$
02
1*
#40001
