{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ]},
  "Args": {
    "input_1": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "nnet::array<ap_fixed<11, 4, 4, 0, 0>, 1>",
        "structImpl": "flat-interface",
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "ap_fixed",
            "arraySizes": ["1"]
          }}
      }
    },
    "layer9_out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "nnet::array<ap_ufixed<9, 1, 4, 0, 0>, 16>",
        "structImpl": "flat-interface",
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "ap_ufixed",
            "arraySizes": ["16"]
          }}
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "103",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s.vhd",
      "impl\/vhdl\/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s_line_buffbkb.vhd",
      "impl\/vhdl\/dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd",
      "impl\/vhdl\/dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s.vhd",
      "impl\/vhdl\/fifo_w11_d81_A.vhd",
      "impl\/vhdl\/fifo_w12_d16_A.vhd",
      "impl\/vhdl\/fifo_w16_d1_A.vhd",
      "impl\/vhdl\/fifo_w16_d16_A.vhd",
      "impl\/vhdl\/myproject_mul_11s_6ns_17_2_1.vhd",
      "impl\/vhdl\/myproject_mul_11s_6s_17_2_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_5ns_16_2_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_5s_17_2_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_12ns_6ns_17_3_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_12ns_6s_18_3_1.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s.vhd",
      "impl\/vhdl\/relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_s.vhd",
      "impl\/vhdl\/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_U0.vhd",
      "impl\/vhdl\/start_for_dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_U0.vhd",
      "impl\/vhdl\/start_for_relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_U0.vhd",
      "impl\/vhdl\/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_U0.vhd",
      "impl\/vhdl\/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s.v",
      "impl\/verilog\/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s_line_buffbkb.v",
      "impl\/verilog\/dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s.v",
      "impl\/verilog\/dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s.v",
      "impl\/verilog\/fifo_w11_d81_A.v",
      "impl\/verilog\/fifo_w12_d16_A.v",
      "impl\/verilog\/fifo_w16_d1_A.v",
      "impl\/verilog\/fifo_w16_d16_A.v",
      "impl\/verilog\/myproject_mul_11s_6ns_17_2_1.v",
      "impl\/verilog\/myproject_mul_11s_6s_17_2_1.v",
      "impl\/verilog\/myproject_mul_12ns_5ns_16_2_1.v",
      "impl\/verilog\/myproject_mul_12ns_5s_17_2_1.v",
      "impl\/verilog\/myproject_mul_mul_12ns_6ns_17_3_1.v",
      "impl\/verilog\/myproject_mul_mul_12ns_6s_18_3_1.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s.v",
      "impl\/verilog\/relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_s.v",
      "impl\/verilog\/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_U0.v",
      "impl\/verilog\/start_for_dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_U0.v",
      "impl\/verilog\/start_for_relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_U0.v",
      "impl\/verilog\/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_U0.v",
      "impl\/verilog\/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/app\/dev\/pynq_z2\/hls4ml_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/app\/dev\/pynq_z2\/hls4ml_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/app\/dev\/pynq_z2\/hls4ml_prj\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "input_1_V_data_0_V layer9_out_V_data_0_V layer9_out_V_data_1_V layer9_out_V_data_2_V layer9_out_V_data_3_V layer9_out_V_data_4_V layer9_out_V_data_5_V layer9_out_V_data_6_V layer9_out_V_data_7_V layer9_out_V_data_8_V layer9_out_V_data_9_V layer9_out_V_data_10_V layer9_out_V_data_11_V layer9_out_V_data_12_V layer9_out_V_data_13_V layer9_out_V_data_14_V layer9_out_V_data_15_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "input_1_V_data_0_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_1_V_data_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 7",
          "Width": "11",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_0_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_1_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_1_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_2_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_2_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_3_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_3_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_4_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_4_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_5_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_5_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_6_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_6_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_7_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_7_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_8_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_8_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_9_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_9_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_10_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_10_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_11_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_11_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_12_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_12_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_13_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_13_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_14_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_14_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer9_out_V_data_15_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer9_out_V_data_15_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 8",
          "Width": "9",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "input_1_V_data_0_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_1_V_data_0_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_1_V_data_0_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_0_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_0_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_0_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_1_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_1_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_1_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_2_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_2_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_2_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_3_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_3_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_3_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_4_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_4_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_4_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_5_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_5_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_5_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_6_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_6_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_6_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_7_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_7_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_7_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_8_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_8_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_8_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_9_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_9_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_9_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_10_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_10_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_10_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_11_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_11_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_11_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_12_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_12_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_12_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_13_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_13_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_13_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_14_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_14_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_14_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer9_out_V_data_15_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer9_out_V_data_15_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer9_out_V_data_15_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s",
          "InstanceName": "dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_U0",
          "Instances": [{
              "ModuleName": "dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s",
              "InstanceName": "grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007"
            }]
        },
        {
          "ModuleName": "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s",
          "InstanceName": "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_U0"
        },
        {
          "ModuleName": "relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_s",
          "InstanceName": "relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_U0"
        },
        {
          "ModuleName": "relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s",
          "InstanceName": "relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_U0"
        },
        {
          "ModuleName": "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s",
          "InstanceName": "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_U0"
        }
      ]
    },
    "Info": {
      "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s": {
        "Latency": {
          "LatencyBest": "91",
          "LatencyAvg": "91",
          "LatencyWorst": "91",
          "PipelineII": "91",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.188"
        },
        "Loops": [
          {
            "Name": "PadMain",
            "TripCount": "8",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "10",
            "Loops": [{
                "Name": "CopyMain",
                "TripCount": "8",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "PadBottomWidth",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "FF": "22",
          "LUT": "181",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config3_s": {
        "Latency": {
          "LatencyBest": "87",
          "LatencyAvg": "87",
          "LatencyWorst": "87",
          "PipelineII": "87",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "5.019"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "81",
            "Latency": "85",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "8",
          "FF": "2021",
          "LUT": "2455",
          "URAM": "0"
        }
      },
      "relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "20",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.734"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "16",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "415",
          "LUT": "884",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.184"
        },
        "Area": {
          "DSP48E": "124",
          "FF": "29268",
          "LUT": "53497",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.184"
        },
        "Loops": [{
            "Name": "DataPrepare",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "124",
          "FF": "31079",
          "LUT": "53826",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "relu_array_ap_fixed_16u_array_ap_ufixed_9_1_4_0_0_16u_relu_config9_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.011"
        },
        "Area": {
          "FF": "436",
          "LUT": "1557",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "103",
          "LatencyAvg": "103",
          "LatencyWorst": "103",
          "PipelineII": "92",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "5.019"
        },
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "132",
          "FF": "34199",
          "LUT": "59895",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-21 17:51:39 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
