
tf-luna_CAN_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f08  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  080091b8  080091b8  000191b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080092e8  080092e8  000192e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080092f0  080092f0  000192f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080092f4  080092f4  000192f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  080092f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002d8  24000078  08009370  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000350  08009370  00020350  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002df0f  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000043c9  00000000  00000000  0004dfb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015e0  00000000  00000000  00052380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001488  00000000  00000000  00053960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033e0a  00000000  00000000  00054de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c4df  00000000  00000000  00088bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001533a7  00000000  00000000  000a50d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001f8478  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000062c8  00000000  00000000  001f84cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000078 	.word	0x24000078
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080091a0 	.word	0x080091a0

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400007c 	.word	0x2400007c
 80002ec:	080091a0 	.word	0x080091a0

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	; 0x28
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800069a:	463b      	mov	r3, r7
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
 80006a8:	615a      	str	r2, [r3, #20]
 80006aa:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ac:	4b2f      	ldr	r3, [pc, #188]	; (800076c <MX_ADC1_Init+0xe4>)
 80006ae:	4a30      	ldr	r2, [pc, #192]	; (8000770 <MX_ADC1_Init+0xe8>)
 80006b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006b2:	4b2e      	ldr	r3, [pc, #184]	; (800076c <MX_ADC1_Init+0xe4>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80006b8:	4b2c      	ldr	r3, [pc, #176]	; (800076c <MX_ADC1_Init+0xe4>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006be:	4b2b      	ldr	r3, [pc, #172]	; (800076c <MX_ADC1_Init+0xe4>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c4:	4b29      	ldr	r3, [pc, #164]	; (800076c <MX_ADC1_Init+0xe4>)
 80006c6:	2204      	movs	r2, #4
 80006c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006ca:	4b28      	ldr	r3, [pc, #160]	; (800076c <MX_ADC1_Init+0xe4>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006d0:	4b26      	ldr	r3, [pc, #152]	; (800076c <MX_ADC1_Init+0xe4>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80006d6:	4b25      	ldr	r3, [pc, #148]	; (800076c <MX_ADC1_Init+0xe4>)
 80006d8:	2201      	movs	r2, #1
 80006da:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006dc:	4b23      	ldr	r3, [pc, #140]	; (800076c <MX_ADC1_Init+0xe4>)
 80006de:	2200      	movs	r2, #0
 80006e0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e2:	4b22      	ldr	r3, [pc, #136]	; (800076c <MX_ADC1_Init+0xe4>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e8:	4b20      	ldr	r3, [pc, #128]	; (800076c <MX_ADC1_Init+0xe4>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80006ee:	4b1f      	ldr	r3, [pc, #124]	; (800076c <MX_ADC1_Init+0xe4>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006f4:	4b1d      	ldr	r3, [pc, #116]	; (800076c <MX_ADC1_Init+0xe4>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <MX_ADC1_Init+0xe4>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000700:	4b1a      	ldr	r3, [pc, #104]	; (800076c <MX_ADC1_Init+0xe4>)
 8000702:	2200      	movs	r2, #0
 8000704:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000708:	4818      	ldr	r0, [pc, #96]	; (800076c <MX_ADC1_Init+0xe4>)
 800070a:	f001 f98b 	bl	8001a24 <HAL_ADC_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000714:	f000 fb98 	bl	8000e48 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4619      	mov	r1, r3
 8000722:	4812      	ldr	r0, [pc, #72]	; (800076c <MX_ADC1_Init+0xe4>)
 8000724:	f002 f8cc 	bl	80028c0 <HAL_ADCEx_MultiModeConfigChannel>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800072e:	f000 fb8b 	bl	8000e48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <MX_ADC1_Init+0xec>)
 8000734:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000736:	2306      	movs	r3, #6
 8000738:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800073e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000742:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000744:	2304      	movs	r3, #4
 8000746:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800074c:	2300      	movs	r3, #0
 800074e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000750:	463b      	mov	r3, r7
 8000752:	4619      	mov	r1, r3
 8000754:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_ADC1_Init+0xe4>)
 8000756:	f001 fc5f 	bl	8002018 <HAL_ADC_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000760:	f000 fb72 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	3728      	adds	r7, #40	; 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	240000a8 	.word	0x240000a8
 8000770:	40022000 	.word	0x40022000
 8000774:	08600004 	.word	0x08600004

08000778 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b0b8      	sub	sp, #224	; 0xe0
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	22b8      	movs	r2, #184	; 0xb8
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f008 f8d9 	bl	8008950 <memset>
  if(adcHandle->Instance==ADC1)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a2a      	ldr	r2, [pc, #168]	; (800084c <HAL_ADC_MspInit+0xd4>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d14d      	bne.n	8000844 <HAL_ADC_MspInit+0xcc>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007a8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80007ac:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 80007ae:	2320      	movs	r3, #32
 80007b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 80007b2:	2381      	movs	r3, #129	; 0x81
 80007b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80007b6:	2302      	movs	r3, #2
 80007b8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80007ba:	2302      	movs	r3, #2
 80007bc:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80007be:	2302      	movs	r3, #2
 80007c0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 80007c2:	2340      	movs	r3, #64	; 0x40
 80007c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80007c6:	2300      	movs	r3, #0
 80007c8:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80007ce:	2300      	movs	r3, #0
 80007d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4618      	mov	r0, r3
 80007da:	f004 fe71 	bl	80054c0 <HAL_RCCEx_PeriphCLKConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80007e4:	f000 fb30 	bl	8000e48 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80007e8:	4b19      	ldr	r3, [pc, #100]	; (8000850 <HAL_ADC_MspInit+0xd8>)
 80007ea:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80007ee:	4a18      	ldr	r2, [pc, #96]	; (8000850 <HAL_ADC_MspInit+0xd8>)
 80007f0:	f043 0320 	orr.w	r3, r3, #32
 80007f4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 80007f8:	4b15      	ldr	r3, [pc, #84]	; (8000850 <HAL_ADC_MspInit+0xd8>)
 80007fa:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80007fe:	f003 0320 	and.w	r3, r3, #32
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000806:	4b12      	ldr	r3, [pc, #72]	; (8000850 <HAL_ADC_MspInit+0xd8>)
 8000808:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800080c:	4a10      	ldr	r2, [pc, #64]	; (8000850 <HAL_ADC_MspInit+0xd8>)
 800080e:	f043 0320 	orr.w	r3, r3, #32
 8000812:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <HAL_ADC_MspInit+0xd8>)
 8000818:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800081c:	f003 0320 	and.w	r3, r3, #32
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000824:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000828:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800082c:	2303      	movs	r3, #3
 800082e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000838:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800083c:	4619      	mov	r1, r3
 800083e:	4805      	ldr	r0, [pc, #20]	; (8000854 <HAL_ADC_MspInit+0xdc>)
 8000840:	f002 ff1a 	bl	8003678 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000844:	bf00      	nop
 8000846:	37e0      	adds	r7, #224	; 0xe0
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40022000 	.word	0x40022000
 8000850:	58024400 	.word	0x58024400
 8000854:	58021400 	.word	0x58021400

08000858 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800085c:	4b56      	ldr	r3, [pc, #344]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 800085e:	4a57      	ldr	r2, [pc, #348]	; (80009bc <MX_FDCAN1_Init+0x164>)
 8000860:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000862:	4b55      	ldr	r3, [pc, #340]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000864:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000868:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800086a:	4b53      	ldr	r3, [pc, #332]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000870:	4b51      	ldr	r3, [pc, #324]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000872:	2201      	movs	r2, #1
 8000874:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000876:	4b50      	ldr	r3, [pc, #320]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000878:	2200      	movs	r2, #0
 800087a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800087c:	4b4e      	ldr	r3, [pc, #312]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 800087e:	2200      	movs	r2, #0
 8000880:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000882:	4b4d      	ldr	r3, [pc, #308]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000884:	2201      	movs	r2, #1
 8000886:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000888:	4b4b      	ldr	r3, [pc, #300]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 800088a:	2201      	movs	r2, #1
 800088c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 800088e:	4b4a      	ldr	r3, [pc, #296]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000890:	2205      	movs	r2, #5
 8000892:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000894:	4b48      	ldr	r3, [pc, #288]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000896:	2202      	movs	r2, #2
 8000898:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800089a:	4b47      	ldr	r3, [pc, #284]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 800089c:	2201      	movs	r2, #1
 800089e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 80008a0:	4b45      	ldr	r3, [pc, #276]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008a2:	2204      	movs	r2, #4
 80008a4:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 80008a6:	4b44      	ldr	r3, [pc, #272]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008a8:	2205      	movs	r2, #5
 80008aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80008ac:	4b42      	ldr	r3, [pc, #264]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008ae:	2204      	movs	r2, #4
 80008b0:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80008b2:	4b41      	ldr	r3, [pc, #260]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80008b8:	4b3f      	ldr	r3, [pc, #252]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80008be:	4b3e      	ldr	r3, [pc, #248]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 80008c4:	4b3c      	ldr	r3, [pc, #240]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80008ca:	4b3b      	ldr	r3, [pc, #236]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008cc:	2204      	movs	r2, #4
 80008ce:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80008d0:	4b39      	ldr	r3, [pc, #228]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80008d6:	4b38      	ldr	r3, [pc, #224]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008d8:	2204      	movs	r2, #4
 80008da:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 1;
 80008dc:	4b36      	ldr	r3, [pc, #216]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008de:	2201      	movs	r2, #1
 80008e0:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80008e2:	4b35      	ldr	r3, [pc, #212]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008e4:	2204      	movs	r2, #4
 80008e6:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80008e8:	4b33      	ldr	r3, [pc, #204]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80008ee:	4b32      	ldr	r3, [pc, #200]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80008f4:	4b30      	ldr	r3, [pc, #192]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80008fa:	4b2f      	ldr	r3, [pc, #188]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000900:	4b2d      	ldr	r3, [pc, #180]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000902:	2204      	movs	r2, #4
 8000904:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000906:	482c      	ldr	r0, [pc, #176]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000908:	f002 f95a 	bl	8002bc0 <HAL_FDCAN_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000912:	f000 fa99 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  sFilterConfig.IdType = FDCAN_STANDARD_ID; //IdType ?? ?ÔøΩÔøΩÔø?????? ID ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ IDÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÔø??????Ôø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ .
 8000916:	4b2a      	ldr	r3, [pc, #168]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
     sFilterConfig.FilterIndex = 0; //Filterindex ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ Í∞úÏùò ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? Íµ¨ÏÑ±?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. 1Í∞úÏùò ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÎ¨∏Ïóê 0?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 800091c:	4b28      	ldr	r3, [pc, #160]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 800091e:	2200      	movs	r2, #0
 8000920:	605a      	str	r2, [r3, #4]
     sFilterConfig.FilterType = FDCAN_FILTER_MASK; //FilterType ?? ?ÔøΩÔøΩÎ¶¨ÔøΩ? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. ?ÔøΩÔøΩÍ∏∞ÏÑú?ÔøΩÔøΩ MASK ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ
 8000922:	4b27      	ldr	r3, [pc, #156]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 8000924:	2202      	movs	r2, #2
 8000926:	609a      	str	r2, [r3, #8]
     sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; //FilterConfig ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩÍ≥ºÌïò?ÔøΩÔøΩ Î©îÏãúÔø???????ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤∞Ï†ï?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. RX FIFO 0?ÔøΩÔøΩÔø?????? Î≥¥ÎÇ¥?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 8000928:	4b25      	ldr	r3, [pc, #148]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 800092a:	2201      	movs	r2, #1
 800092c:	60da      	str	r2, [r3, #12]

     sFilterConfig.FilterID1 = 0x33; // ID Node2  //?ÔøΩÔøΩ MASK ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞ ID1( 0x22 )?ÔøΩÔøΩ IDÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ID2( 0x22 )Ôø?????? ÎßàÏä§?ÔøΩÔøΩ ÎπÑÌä∏Ôø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 800092e:	4b24      	ldr	r3, [pc, #144]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 8000930:	2233      	movs	r2, #51	; 0x33
 8000932:	611a      	str	r2, [r3, #16]
     sFilterConfig.FilterID2 = 0x7ff; // Ignore because FDCAN_FILTER_TO_RXBUFFER
 8000934:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 8000936:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800093a:	615a      	str	r2, [r3, #20]
     sFilterConfig.RxBufferIndex = 0; //RxBufferIndex ?ÔøΩÔøΩ FIFO ???ÔøΩÔøΩ RX BufferÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø??????Ôø?????? 0?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 800093c:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 800093e:	2200      	movs	r2, #0
 8000940:	619a      	str	r2, [r3, #24]
       if(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000942:	491f      	ldr	r1, [pc, #124]	; (80009c0 <MX_FDCAN1_Init+0x168>)
 8000944:	481c      	ldr	r0, [pc, #112]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000946:	f002 fb1d 	bl	8002f84 <HAL_FDCAN_ConfigFilter>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_FDCAN1_Init+0xfc>
       {
         Error_Handler();
 8000950:	f000 fa7a 	bl	8000e48 <Error_Handler>
       }
       if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000954:	4818      	ldr	r0, [pc, #96]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 8000956:	f002 fb8b 	bl	8003070 <HAL_FDCAN_Start>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_FDCAN1_Init+0x10c>
              {
               Error_Handler();
 8000960:	f000 fa72 	bl	8000e48 <Error_Handler>

              // STart FDCAN2


              // Activate the notification for new data in FIFO0 for FDCAN1
              if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000964:	2200      	movs	r2, #0
 8000966:	2101      	movs	r1, #1
 8000968:	4813      	ldr	r0, [pc, #76]	; (80009b8 <MX_FDCAN1_Init+0x160>)
 800096a:	f002 fc07 	bl	800317c <HAL_FDCAN_ActivateNotification>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_FDCAN1_Init+0x120>
              {
                /* Notification Error */
                Error_Handler();
 8000974:	f000 fa68 	bl	8000e48 <Error_Handler>
              }


              // Configure TX Header for FDCAN1
              TxHeader.Identifier = 0x11;
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 800097a:	2211      	movs	r2, #17
 800097c:	601a      	str	r2, [r3, #0]
              TxHeader.IdType = FDCAN_STANDARD_ID;
 800097e:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 8000980:	2200      	movs	r2, #0
 8000982:	605a      	str	r2, [r3, #4]
              TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000984:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
              TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800098a:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 800098c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000990:	60da      	str	r2, [r3, #12]
              TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000992:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 8000994:	2200      	movs	r2, #0
 8000996:	611a      	str	r2, [r3, #16]
              TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000998:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 800099a:	2200      	movs	r2, #0
 800099c:	615a      	str	r2, [r3, #20]
              TxHeader.FDFormat = FDCAN_FD_CAN;
 800099e:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 80009a0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80009a4:	619a      	str	r2, [r3, #24]
              TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80009a6:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	61da      	str	r2, [r3, #28]
              TxHeader.MessageMarker = 0x0;
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <MX_FDCAN1_Init+0x16c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	621a      	str	r2, [r3, #32]
  /* USER CODE END FDCAN1_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	2400012c 	.word	0x2400012c
 80009bc:	4000a000 	.word	0x4000a000
 80009c0:	2400010c 	.word	0x2400010c
 80009c4:	240001cc 	.word	0x240001cc

080009c8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b0b8      	sub	sp, #224	; 0xe0
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	22b8      	movs	r2, #184	; 0xb8
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f007 ffb1 	bl	8008950 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a25      	ldr	r2, [pc, #148]	; (8000a88 <HAL_FDCAN_MspInit+0xc0>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d143      	bne.n	8000a80 <HAL_FDCAN_MspInit+0xb8>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80009f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009fc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80009fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f004 fd58 	bl	80054c0 <HAL_RCCEx_PeriphCLKConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8000a16:	f000 fa17 	bl	8000e48 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	; (8000a8c <HAL_FDCAN_MspInit+0xc4>)
 8000a1c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000a20:	4a1a      	ldr	r2, [pc, #104]	; (8000a8c <HAL_FDCAN_MspInit+0xc4>)
 8000a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a26:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
 8000a2a:	4b18      	ldr	r3, [pc, #96]	; (8000a8c <HAL_FDCAN_MspInit+0xc4>)
 8000a2c:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <HAL_FDCAN_MspInit+0xc4>)
 8000a3a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a3e:	4a13      	ldr	r2, [pc, #76]	; (8000a8c <HAL_FDCAN_MspInit+0xc4>)
 8000a40:	f043 0308 	orr.w	r3, r3, #8
 8000a44:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000a48:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <HAL_FDCAN_MspInit+0xc4>)
 8000a4a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a4e:	f003 0308 	and.w	r3, r3, #8
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a56:	2303      	movs	r3, #3
 8000a58:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000a6e:	2309      	movs	r3, #9
 8000a70:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a74:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4805      	ldr	r0, [pc, #20]	; (8000a90 <HAL_FDCAN_MspInit+0xc8>)
 8000a7c:	f002 fdfc 	bl	8003678 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000a80:	bf00      	nop
 8000a82:	37e0      	adds	r7, #224	; 0xe0
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	4000a000 	.word	0x4000a000
 8000a8c:	58024400 	.word	0x58024400
 8000a90:	58020c00 	.word	0x58020c00

08000a94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9a:	4b21      	ldr	r3, [pc, #132]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000a9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000aa0:	4a1f      	ldr	r2, [pc, #124]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aa6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000aaa:	4b1d      	ldr	r3, [pc, #116]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000aac:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ab8:	4b19      	ldr	r3, [pc, #100]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000aba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000abe:	4a18      	ldr	r2, [pc, #96]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000ac0:	f043 0320 	orr.w	r3, r3, #32
 8000ac4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ac8:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000aca:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ace:	f003 0320 	and.w	r3, r3, #32
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ad6:	4b12      	ldr	r3, [pc, #72]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000ad8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000adc:	4a10      	ldr	r2, [pc, #64]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000ade:	f043 0308 	orr.w	r3, r3, #8
 8000ae2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000ae8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000aec:	f003 0308 	and.w	r3, r3, #8
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af4:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000af6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000afa:	4a09      	ldr	r2, [pc, #36]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000afc:	f043 0302 	orr.w	r3, r3, #2
 8000b00:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000b04:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <MX_GPIO_Init+0x8c>)
 8000b06:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b0a:	f003 0302 	and.w	r3, r3, #2
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	683b      	ldr	r3, [r7, #0]

}
 8000b12:	bf00      	nop
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	58024400 	.word	0x58024400

08000b24 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b28:	4b1b      	ldr	r3, [pc, #108]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b2a:	4a1c      	ldr	r2, [pc, #112]	; (8000b9c <MX_I2C1_Init+0x78>)
 8000b2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b30:	4a1b      	ldr	r2, [pc, #108]	; (8000ba0 <MX_I2C1_Init+0x7c>)
 8000b32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b34:	4b18      	ldr	r3, [pc, #96]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b3a:	4b17      	ldr	r3, [pc, #92]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b40:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b46:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b4c:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b58:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b5e:	480e      	ldr	r0, [pc, #56]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b60:	f002 ff3a 	bl	80039d8 <HAL_I2C_Init>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b6a:	f000 f96d 	bl	8000e48 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4809      	ldr	r0, [pc, #36]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b72:	f003 fc23 	bl	80043bc <HAL_I2CEx_ConfigAnalogFilter>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b7c:	f000 f964 	bl	8000e48 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b80:	2100      	movs	r1, #0
 8000b82:	4805      	ldr	r0, [pc, #20]	; (8000b98 <MX_I2C1_Init+0x74>)
 8000b84:	f003 fc65 	bl	8004452 <HAL_I2CEx_ConfigDigitalFilter>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b8e:	f000 f95b 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	24000218 	.word	0x24000218
 8000b9c:	40005400 	.word	0x40005400
 8000ba0:	00707cbb 	.word	0x00707cbb

08000ba4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b0b8      	sub	sp, #224	; 0xe0
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bbc:	f107 0314 	add.w	r3, r7, #20
 8000bc0:	22b8      	movs	r2, #184	; 0xb8
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f007 fec3 	bl	8008950 <memset>
  if(i2cHandle->Instance==I2C1)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a24      	ldr	r2, [pc, #144]	; (8000c60 <HAL_I2C_MspInit+0xbc>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d141      	bne.n	8000c58 <HAL_I2C_MspInit+0xb4>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bd4:	2308      	movs	r3, #8
 8000bd6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	4618      	mov	r0, r3
 8000be4:	f004 fc6c 	bl	80054c0 <HAL_RCCEx_PeriphCLKConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000bee:	f000 f92b 	bl	8000e48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <HAL_I2C_MspInit+0xc0>)
 8000bf4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000bf8:	4a1a      	ldr	r2, [pc, #104]	; (8000c64 <HAL_I2C_MspInit+0xc0>)
 8000bfa:	f043 0302 	orr.w	r3, r3, #2
 8000bfe:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <HAL_I2C_MspInit+0xc0>)
 8000c04:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c08:	f003 0302 	and.w	r3, r3, #2
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c10:	23c0      	movs	r3, #192	; 0xc0
 8000c12:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c16:	2312      	movs	r3, #18
 8000c18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2300      	movs	r3, #0
 8000c24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c28:	2304      	movs	r3, #4
 8000c2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000c32:	4619      	mov	r1, r3
 8000c34:	480c      	ldr	r0, [pc, #48]	; (8000c68 <HAL_I2C_MspInit+0xc4>)
 8000c36:	f002 fd1f 	bl	8003678 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	; (8000c64 <HAL_I2C_MspInit+0xc0>)
 8000c3c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000c40:	4a08      	ldr	r2, [pc, #32]	; (8000c64 <HAL_I2C_MspInit+0xc0>)
 8000c42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c46:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_I2C_MspInit+0xc0>)
 8000c4c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c58:	bf00      	nop
 8000c5a:	37e0      	adds	r7, #224	; 0xe0
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40005400 	.word	0x40005400
 8000c64:	58024400 	.word	0x58024400
 8000c68:	58020400 	.word	0x58020400

08000c6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c72:	f000 fc3f 	bl	80014f4 <HAL_Init>

  /* USER CODE BEGIN Init */
  TF_Luna_init(&TF_Luna_1, &hi2c1, 0x10);
 8000c76:	2210      	movs	r2, #16
 8000c78:	4929      	ldr	r1, [pc, #164]	; (8000d20 <main+0xb4>)
 8000c7a:	482a      	ldr	r0, [pc, #168]	; (8000d24 <main+0xb8>)
 8000c7c:	f000 f9dc 	bl	8001038 <TF_Luna_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c80:	f000 f86c 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c84:	f7ff ff06 	bl	8000a94 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c88:	f7ff ff4c 	bl	8000b24 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000c8c:	f000 fb56 	bl	800133c <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000c90:	f7ff fde2 	bl	8000858 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8000c94:	f7ff fcf8 	bl	8000688 <MX_ADC1_Init>
     *   TF_Luna_init(&TF_Luna_5, &hi2c1, 0x14);
     */



        Get_Frame_Rate( &TF_Luna_1,&tfFrame);
 8000c98:	4923      	ldr	r1, [pc, #140]	; (8000d28 <main+0xbc>)
 8000c9a:	4822      	ldr	r0, [pc, #136]	; (8000d24 <main+0xb8>)
 8000c9c:	f000 fae2 	bl	8001264 <Get_Frame_Rate>
        Get_Firmware_Version(&TF_Luna_1, tfVer);
 8000ca0:	4922      	ldr	r1, [pc, #136]	; (8000d2c <main+0xc0>)
 8000ca2:	4820      	ldr	r0, [pc, #128]	; (8000d24 <main+0xb8>)
 8000ca4:	f000 fab4 	bl	8001210 <Get_Firmware_Version>
        Get_Prod_Code(&TF_Luna_1, tfCode);
 8000ca8:	4921      	ldr	r1, [pc, #132]	; (8000d30 <main+0xc4>)
 8000caa:	481e      	ldr	r0, [pc, #120]	; (8000d24 <main+0xb8>)
 8000cac:	f000 fa86 	bl	80011bc <Get_Prod_Code>
        Get_Time(&TF_Luna_1, &tfTime);
 8000cb0:	4920      	ldr	r1, [pc, #128]	; (8000d34 <main+0xc8>)
 8000cb2:	481c      	ldr	r0, [pc, #112]	; (8000d24 <main+0xb8>)
 8000cb4:	f000 fa52 	bl	800115c <Get_Time>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 8000cb8:	481f      	ldr	r0, [pc, #124]	; (8000d38 <main+0xcc>)
 8000cba:	f001 f80d 	bl	8001cd8 <HAL_ADC_Start>
	  	  			  HAL_ADC_PollForConversion(&hadc1, 10);
 8000cbe:	210a      	movs	r1, #10
 8000cc0:	481d      	ldr	r0, [pc, #116]	; (8000d38 <main+0xcc>)
 8000cc2:	f001 f8c3 	bl	8001e4c <HAL_ADC_PollForConversion>
	  	  			  adc1 = HAL_ADC_GetValue(&hadc1);
 8000cc6:	481c      	ldr	r0, [pc, #112]	; (8000d38 <main+0xcc>)
 8000cc8:	f001 f998 	bl	8001ffc <HAL_ADC_GetValue>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <main+0xd0>)
 8000cd2:	801a      	strh	r2, [r3, #0]
	  int adc;
	  if(adc1 > 30000)
 8000cd4:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <main+0xd0>)
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	f247 5230 	movw	r2, #30000	; 0x7530
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d901      	bls.n	8000ce4 <main+0x78>
	  	  {
	  	  	 adc = 1;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	607b      	str	r3, [r7, #4]
	  	  }
	  	  if(adc1 < 30000)
 8000ce4:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <main+0xd0>)
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	f247 522f 	movw	r2, #29999	; 0x752f
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d801      	bhi.n	8000cf4 <main+0x88>
	  	  {
	  	  	adc = 2;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	607b      	str	r3, [r7, #4]
	  	  }
	  getData(&TF_Luna_1, &tfDist, &tfFlux, &tfTemp);
 8000cf4:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <main+0xd4>)
 8000cf6:	4a13      	ldr	r2, [pc, #76]	; (8000d44 <main+0xd8>)
 8000cf8:	4913      	ldr	r1, [pc, #76]	; (8000d48 <main+0xdc>)
 8000cfa:	480a      	ldr	r0, [pc, #40]	; (8000d24 <main+0xb8>)
 8000cfc:	f000 f9b0 	bl	8001060 <getData>
//	  printDataArray();
//	  printf("%d",tfDist); // Open your SVW ITM Data Console
	  	  HAL_Delay(100); // 250Hz
 8000d00:	2064      	movs	r0, #100	; 0x64
 8000d02:	f000 fc89 	bl	8001618 <HAL_Delay>
	  	sprintf ((char *)TxData_Node1_To_Node3, "1111" );
 8000d06:	4911      	ldr	r1, [pc, #68]	; (8000d4c <main+0xe0>)
 8000d08:	4811      	ldr	r0, [pc, #68]	; (8000d50 <main+0xe4>)
 8000d0a:	f007 fe29 	bl	8008960 <siprintf>
//	  	"%d",tfDist
	  		  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData_Node1_To_Node3)!= HAL_OK)
 8000d0e:	4a10      	ldr	r2, [pc, #64]	; (8000d50 <main+0xe4>)
 8000d10:	4910      	ldr	r1, [pc, #64]	; (8000d54 <main+0xe8>)
 8000d12:	4811      	ldr	r0, [pc, #68]	; (8000d58 <main+0xec>)
 8000d14:	f002 f9d7 	bl	80030c6 <HAL_FDCAN_AddMessageToTxFifoQ>
	  		              {
//	  		                 Error_Handler();
	  		                }
	  		HAL_Delay(100);
 8000d18:	2064      	movs	r0, #100	; 0x64
 8000d1a:	f000 fc7d 	bl	8001618 <HAL_Delay>
  {
 8000d1e:	e7cb      	b.n	8000cb8 <main+0x4c>
 8000d20:	24000218 	.word	0x24000218
 8000d24:	24000284 	.word	0x24000284
 8000d28:	24000000 	.word	0x24000000
 8000d2c:	2400027c 	.word	0x2400027c
 8000d30:	24000264 	.word	0x24000264
 8000d34:	2400009a 	.word	0x2400009a
 8000d38:	240000a8 	.word	0x240000a8
 8000d3c:	24000280 	.word	0x24000280
 8000d40:	24000098 	.word	0x24000098
 8000d44:	24000096 	.word	0x24000096
 8000d48:	24000094 	.word	0x24000094
 8000d4c:	080091b8 	.word	0x080091b8
 8000d50:	24000294 	.word	0x24000294
 8000d54:	240001cc 	.word	0x240001cc
 8000d58:	2400012c 	.word	0x2400012c

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b09c      	sub	sp, #112	; 0x70
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d66:	224c      	movs	r2, #76	; 0x4c
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f007 fdf0 	bl	8008950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2220      	movs	r2, #32
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f007 fdea 	bl	8008950 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d7c:	2004      	movs	r0, #4
 8000d7e:	f003 fbb5 	bl	80044ec <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d82:	2300      	movs	r3, #0
 8000d84:	603b      	str	r3, [r7, #0]
 8000d86:	4b2e      	ldr	r3, [pc, #184]	; (8000e40 <SystemClock_Config+0xe4>)
 8000d88:	699b      	ldr	r3, [r3, #24]
 8000d8a:	4a2d      	ldr	r2, [pc, #180]	; (8000e40 <SystemClock_Config+0xe4>)
 8000d8c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d90:	6193      	str	r3, [r2, #24]
 8000d92:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <SystemClock_Config+0xe4>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d9e:	bf00      	nop
 8000da0:	4b27      	ldr	r3, [pc, #156]	; (8000e40 <SystemClock_Config+0xe4>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000da8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000dac:	d1f8      	bne.n	8000da0 <SystemClock_Config+0x44>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000dae:	4b25      	ldr	r3, [pc, #148]	; (8000e44 <SystemClock_Config+0xe8>)
 8000db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000db2:	4a24      	ldr	r2, [pc, #144]	; (8000e44 <SystemClock_Config+0xe8>)
 8000db4:	f023 0303 	bic.w	r3, r3, #3
 8000db8:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc2:	2340      	movs	r3, #64	; 0x40
 8000dc4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000dce:	2304      	movs	r3, #4
 8000dd0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000dd2:	2308      	movs	r3, #8
 8000dd4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 32;
 8000dda:	2320      	movs	r3, #32
 8000ddc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dde:	2302      	movs	r3, #2
 8000de0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000de2:	230c      	movs	r3, #12
 8000de4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000de6:	2300      	movs	r3, #0
 8000de8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 fbd4 	bl	80045a0 <HAL_RCC_OscConfig>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000dfe:	f000 f823 	bl	8000e48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e02:	233f      	movs	r3, #63	; 0x3f
 8000e04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000e12:	2340      	movs	r3, #64	; 0x40
 8000e14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e16:	2340      	movs	r3, #64	; 0x40
 8000e18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e1e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e20:	2340      	movs	r3, #64	; 0x40
 8000e22:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	2102      	movs	r1, #2
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f003 ffbd 	bl	8004da8 <HAL_RCC_ClockConfig>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000e34:	f000 f808 	bl	8000e48 <Error_Handler>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	3770      	adds	r7, #112	; 0x70
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	58024800 	.word	0x58024800
 8000e44:	58024400 	.word	0x58024400

08000e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e4c:	b672      	cpsid	i
}
 8000e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <Error_Handler+0x8>
	...

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	4b0a      	ldr	r3, [pc, #40]	; (8000e84 <HAL_MspInit+0x30>)
 8000e5c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000e60:	4a08      	ldr	r2, [pc, #32]	; (8000e84 <HAL_MspInit+0x30>)
 8000e62:	f043 0302 	orr.w	r3, r3, #2
 8000e66:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000e6a:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <HAL_MspInit+0x30>)
 8000e6c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	58024400 	.word	0x58024400

08000e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e8c:	e7fe      	b.n	8000e8c <NMI_Handler+0x4>

08000e8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e92:	e7fe      	b.n	8000e92 <HardFault_Handler+0x4>

08000e94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e98:	e7fe      	b.n	8000e98 <MemManage_Handler+0x4>

08000e9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e9e:	e7fe      	b.n	8000e9e <BusFault_Handler+0x4>

08000ea0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <UsageFault_Handler+0x4>

08000ea6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ed4:	f000 fb80 	bl	80015d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}

08000edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee4:	4a14      	ldr	r2, [pc, #80]	; (8000f38 <_sbrk+0x5c>)
 8000ee6:	4b15      	ldr	r3, [pc, #84]	; (8000f3c <_sbrk+0x60>)
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef0:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <_sbrk+0x64>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <_sbrk+0x64>)
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <_sbrk+0x68>)
 8000efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d207      	bcs.n	8000f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f0c:	f007 fce8 	bl	80088e0 <__errno>
 8000f10:	4603      	mov	r3, r0
 8000f12:	220c      	movs	r2, #12
 8000f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1a:	e009      	b.n	8000f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <_sbrk+0x64>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <_sbrk+0x64>)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	4a05      	ldr	r2, [pc, #20]	; (8000f40 <_sbrk+0x64>)
 8000f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	24100000 	.word	0x24100000
 8000f3c:	00000400 	.word	0x00000400
 8000f40:	2400009c 	.word	0x2400009c
 8000f44:	24000350 	.word	0x24000350

08000f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f4c:	4b32      	ldr	r3, [pc, #200]	; (8001018 <SystemInit+0xd0>)
 8000f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f52:	4a31      	ldr	r2, [pc, #196]	; (8001018 <SystemInit+0xd0>)
 8000f54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f5c:	4b2f      	ldr	r3, [pc, #188]	; (800101c <SystemInit+0xd4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 030f 	and.w	r3, r3, #15
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d807      	bhi.n	8000f78 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f68:	4b2c      	ldr	r3, [pc, #176]	; (800101c <SystemInit+0xd4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f023 030f 	bic.w	r3, r3, #15
 8000f70:	4a2a      	ldr	r2, [pc, #168]	; (800101c <SystemInit+0xd4>)
 8000f72:	f043 0303 	orr.w	r3, r3, #3
 8000f76:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f78:	4b29      	ldr	r3, [pc, #164]	; (8001020 <SystemInit+0xd8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a28      	ldr	r2, [pc, #160]	; (8001020 <SystemInit+0xd8>)
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f84:	4b26      	ldr	r3, [pc, #152]	; (8001020 <SystemInit+0xd8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000f8a:	4b25      	ldr	r3, [pc, #148]	; (8001020 <SystemInit+0xd8>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	4924      	ldr	r1, [pc, #144]	; (8001020 <SystemInit+0xd8>)
 8000f90:	4b24      	ldr	r3, [pc, #144]	; (8001024 <SystemInit+0xdc>)
 8000f92:	4013      	ands	r3, r2
 8000f94:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f96:	4b21      	ldr	r3, [pc, #132]	; (800101c <SystemInit+0xd4>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 030c 	and.w	r3, r3, #12
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d007      	beq.n	8000fb2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <SystemInit+0xd4>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f023 030f 	bic.w	r3, r3, #15
 8000faa:	4a1c      	ldr	r2, [pc, #112]	; (800101c <SystemInit+0xd4>)
 8000fac:	f043 0303 	orr.w	r3, r3, #3
 8000fb0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000fb2:	4b1b      	ldr	r3, [pc, #108]	; (8001020 <SystemInit+0xd8>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000fb8:	4b19      	ldr	r3, [pc, #100]	; (8001020 <SystemInit+0xd8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000fbe:	4b18      	ldr	r3, [pc, #96]	; (8001020 <SystemInit+0xd8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000fc4:	4b16      	ldr	r3, [pc, #88]	; (8001020 <SystemInit+0xd8>)
 8000fc6:	4a18      	ldr	r2, [pc, #96]	; (8001028 <SystemInit+0xe0>)
 8000fc8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <SystemInit+0xd8>)
 8000fcc:	4a17      	ldr	r2, [pc, #92]	; (800102c <SystemInit+0xe4>)
 8000fce:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000fd0:	4b13      	ldr	r3, [pc, #76]	; (8001020 <SystemInit+0xd8>)
 8000fd2:	4a17      	ldr	r2, [pc, #92]	; (8001030 <SystemInit+0xe8>)
 8000fd4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <SystemInit+0xd8>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000fdc:	4b10      	ldr	r3, [pc, #64]	; (8001020 <SystemInit+0xd8>)
 8000fde:	4a14      	ldr	r2, [pc, #80]	; (8001030 <SystemInit+0xe8>)
 8000fe0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <SystemInit+0xd8>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000fe8:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <SystemInit+0xd8>)
 8000fea:	4a11      	ldr	r2, [pc, #68]	; (8001030 <SystemInit+0xe8>)
 8000fec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000fee:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <SystemInit+0xd8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <SystemInit+0xd8>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a09      	ldr	r2, [pc, #36]	; (8001020 <SystemInit+0xd8>)
 8000ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ffe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001000:	4b07      	ldr	r3, [pc, #28]	; (8001020 <SystemInit+0xd8>)
 8001002:	2200      	movs	r2, #0
 8001004:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <SystemInit+0xec>)
 8001008:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800100c:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	e000ed00 	.word	0xe000ed00
 800101c:	52002000 	.word	0x52002000
 8001020:	58024400 	.word	0x58024400
 8001024:	eaf6ed7f 	.word	0xeaf6ed7f
 8001028:	02020200 	.word	0x02020200
 800102c:	01ff0000 	.word	0x01ff0000
 8001030:	01010280 	.word	0x01010280
 8001034:	52004000 	.word	0x52004000

08001038 <TF_Luna_init>:

// Init your device or devices.
// Supported multiple devices on one i2c line.

bool TF_Luna_init(TF_Luna_Lidar *tf_luna,I2C_HandleTypeDef *i2c,uint8_t TF_Luna_address)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	4613      	mov	r3, r2
 8001044:	71fb      	strb	r3, [r7, #7]

	  tf_luna->i2c = i2c;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	601a      	str	r2, [r3, #0]
	  tf_luna->TF_Luna_address=TF_Luna_address;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	79fa      	ldrb	r2, [r7, #7]
 8001050:	711a      	strb	r2, [r3, #4]
	  return 1;
 8001052:	2301      	movs	r3, #1

}
 8001054:	4618      	mov	r0, r3
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <getData>:
//             GET DATA FROM THE DEVICE
// - - - - - - - - - - - - - - - - - - - - - - - - - -


bool getData(TF_Luna_Lidar *tf_luna, int16_t *dist, int16_t *flux, int16_t *temp)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
 800106c:	603b      	str	r3, [r7, #0]
    tfStatus = TFL_READY;    // clear status of any error condition
 800106e:	4b37      	ldr	r3, [pc, #220]	; (800114c <getData+0xec>)
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    // Step 1 - Use the `HAL_I2C_MASTER_Receive` function `readReg` to fill the six byte
    // `dataArray` from the contiguous sequence of registers `TFL_DIST_LO`
    // to `TFL_TEMP_HI` that declared in the header file 'tfluna_i2c.h`.
    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    for (uint8_t reg = TFL_DIST_LO; reg <= TFL_TEMP_HI; reg++)
 8001074:	2300      	movs	r3, #0
 8001076:	75fb      	strb	r3, [r7, #23]
 8001078:	e014      	b.n	80010a4 <getData+0x44>
    {
      if( !readReg(tf_luna, reg)) return false;
 800107a:	7dfb      	ldrb	r3, [r7, #23]
 800107c:	4619      	mov	r1, r3
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f000 f920 	bl	80012c4 <readReg>
 8001084:	4603      	mov	r3, r0
 8001086:	f083 0301 	eor.w	r3, r3, #1
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <getData+0x34>
 8001090:	2300      	movs	r3, #0
 8001092:	e056      	b.n	8001142 <getData+0xe2>
          else dataArray[ reg] = regReply;
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	4a2e      	ldr	r2, [pc, #184]	; (8001150 <getData+0xf0>)
 8001098:	7811      	ldrb	r1, [r2, #0]
 800109a:	4a2e      	ldr	r2, [pc, #184]	; (8001154 <getData+0xf4>)
 800109c:	54d1      	strb	r1, [r2, r3]
    for (uint8_t reg = TFL_DIST_LO; reg <= TFL_TEMP_HI; reg++)
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	3301      	adds	r3, #1
 80010a2:	75fb      	strb	r3, [r7, #23]
 80010a4:	7dfb      	ldrb	r3, [r7, #23]
 80010a6:	2b05      	cmp	r3, #5
 80010a8:	d9e7      	bls.n	800107a <getData+0x1a>
    }

    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    // Step 2 - Shift data from read array into the three variables
    // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
   *dist = dataArray[ 0] + ( dataArray[ 1] << 8);
 80010aa:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <getData+0xf4>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <getData+0xf4>)
 80010b2:	785b      	ldrb	r3, [r3, #1]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	021b      	lsls	r3, r3, #8
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	4413      	add	r3, r2
 80010bc:	b29b      	uxth	r3, r3
 80010be:	b21a      	sxth	r2, r3
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	801a      	strh	r2, [r3, #0]
   *flux = dataArray[ 2] + ( dataArray[ 3] << 8);
 80010c4:	4b23      	ldr	r3, [pc, #140]	; (8001154 <getData+0xf4>)
 80010c6:	789b      	ldrb	r3, [r3, #2]
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	4b22      	ldr	r3, [pc, #136]	; (8001154 <getData+0xf4>)
 80010cc:	78db      	ldrb	r3, [r3, #3]
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	021b      	lsls	r3, r3, #8
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	4413      	add	r3, r2
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	b21a      	sxth	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	801a      	strh	r2, [r3, #0]
   *temp = dataArray[ 4] + ( dataArray[ 5] << 8);
 80010de:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <getData+0xf4>)
 80010e0:	791b      	ldrb	r3, [r3, #4]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <getData+0xf4>)
 80010e6:	795b      	ldrb	r3, [r3, #5]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	4413      	add	r3, r2
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	801a      	strh	r2, [r3, #0]



    // Convert temperature from hundredths
    // of a degree to a whole number
   *temp = *temp / 100;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010fe:	4a16      	ldr	r2, [pc, #88]	; (8001158 <getData+0xf8>)
 8001100:	fb82 1203 	smull	r1, r2, r2, r3
 8001104:	1152      	asrs	r2, r2, #5
 8001106:	17db      	asrs	r3, r3, #31
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	b21a      	sxth	r2, r3
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	801a      	strh	r2, [r3, #0]
    // Then convert Celsius to degrees Fahrenheit


    // - - Evaluate Abnormal Data Values - -
    // Signal strength <= 100
    if( *flux < (int16_t)100)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001116:	2b63      	cmp	r3, #99	; 0x63
 8001118:	dc04      	bgt.n	8001124 <getData+0xc4>
    {
      tfStatus = TFL_WEAK;
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <getData+0xec>)
 800111c:	220a      	movs	r2, #10
 800111e:	701a      	strb	r2, [r3, #0]
      return false;
 8001120:	2300      	movs	r3, #0
 8001122:	e00e      	b.n	8001142 <getData+0xe2>
    }
    // Signal Strength saturation
    else if( *flux == (int16_t)0xFFFF)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f9b3 3000 	ldrsh.w	r3, [r3]
 800112a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800112e:	d104      	bne.n	800113a <getData+0xda>
    {
      tfStatus = TFL_STRONG;
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <getData+0xec>)
 8001132:	220b      	movs	r2, #11
 8001134:	701a      	strb	r2, [r3, #0]
      return false;
 8001136:	2300      	movs	r3, #0
 8001138:	e003      	b.n	8001142 <getData+0xe2>
    }
    else
    {
      tfStatus = TFL_READY;
 800113a:	4b04      	ldr	r3, [pc, #16]	; (800114c <getData+0xec>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
      return true;
 8001140:	2301      	movs	r3, #1
    }

}
 8001142:	4618      	mov	r0, r3
 8001144:	3718      	adds	r7, #24
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	2400027a 	.word	0x2400027a
 8001150:	2400027f 	.word	0x2400027f
 8001154:	24000274 	.word	0x24000274
 8001158:	51eb851f 	.word	0x51eb851f

0800115c <Get_Time>:
// - - - - - - - - - - - - - - - - - - - - - - - - - -

//  = =  GET DEVICE TIME (in milliseconds) = = =
//  Pass back time as an unsigned 16-bit variable
bool Get_Time(TF_Luna_Lidar *tf_luna, uint16_t *tim)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
    // Recast the address of the unsigned integer `tim`
    // as a pointer to an unsigned byte `p_tim`...
    uint8_t * p_tim = (uint8_t *) *&tim;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	60fb      	str	r3, [r7, #12]

    // ... then address the pointer as an array.
    if( !readReg( tf_luna, TFL_TICK_LO)) return false;
 800116a:	2106      	movs	r1, #6
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f000 f8a9 	bl	80012c4 <readReg>
 8001172:	4603      	mov	r3, r0
 8001174:	f083 0301 	eor.w	r3, r3, #1
 8001178:	b2db      	uxtb	r3, r3
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <Get_Time+0x26>
 800117e:	2300      	movs	r3, #0
 8001180:	e015      	b.n	80011ae <Get_Time+0x52>
        else p_tim[ 0] = regReply;  // Read into `tim` array
 8001182:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <Get_Time+0x5c>)
 8001184:	781a      	ldrb	r2, [r3, #0]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	701a      	strb	r2, [r3, #0]
    if( !readReg( tf_luna, TFL_TICK_HI)) return false;
 800118a:	2107      	movs	r1, #7
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f899 	bl	80012c4 <readReg>
 8001192:	4603      	mov	r3, r0
 8001194:	f083 0301 	eor.w	r3, r3, #1
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <Get_Time+0x46>
 800119e:	2300      	movs	r3, #0
 80011a0:	e005      	b.n	80011ae <Get_Time+0x52>
        else p_tim[ 1] = regReply;  // Read into `tim` array
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	3301      	adds	r3, #1
 80011a6:	4a04      	ldr	r2, [pc, #16]	; (80011b8 <Get_Time+0x5c>)
 80011a8:	7812      	ldrb	r2, [r2, #0]
 80011aa:	701a      	strb	r2, [r3, #0]
    return true;
 80011ac:	2301      	movs	r3, #1
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	2400027f 	.word	0x2400027f

080011bc <Get_Prod_Code>:
// When you pass an array as a parameter to a function
// it decays into a pointer to the first element of the array.
// The 14 byte array variable `tfCode` declared in the example
// sketch decays to the array pointer `p_cod`.
bool Get_Prod_Code(TF_Luna_Lidar *tf_luna, uint8_t * p_cod)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
   for (uint8_t i = 0; i < 14; ++i)
 80011c6:	2300      	movs	r3, #0
 80011c8:	73fb      	strb	r3, [r7, #15]
 80011ca:	e017      	b.n	80011fc <Get_Prod_Code+0x40>
    {
      if( !readReg(tf_luna, ( 0x10 + i))) return false;
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	3310      	adds	r3, #16
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4619      	mov	r1, r3
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 f875 	bl	80012c4 <readReg>
 80011da:	4603      	mov	r3, r0
 80011dc:	f083 0301 	eor.w	r3, r3, #1
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <Get_Prod_Code+0x2e>
 80011e6:	2300      	movs	r3, #0
 80011e8:	e00c      	b.n	8001204 <Get_Prod_Code+0x48>
        else p_cod[ i] = regReply;  // Read into product code array
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	4413      	add	r3, r2
 80011f0:	4a06      	ldr	r2, [pc, #24]	; (800120c <Get_Prod_Code+0x50>)
 80011f2:	7812      	ldrb	r2, [r2, #0]
 80011f4:	701a      	strb	r2, [r3, #0]
   for (uint8_t i = 0; i < 14; ++i)
 80011f6:	7bfb      	ldrb	r3, [r7, #15]
 80011f8:	3301      	adds	r3, #1
 80011fa:	73fb      	strb	r3, [r7, #15]
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	2b0d      	cmp	r3, #13
 8001200:	d9e4      	bls.n	80011cc <Get_Prod_Code+0x10>
    }
    return true;
 8001202:	2301      	movs	r3, #1
}
 8001204:	4618      	mov	r0, r3
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2400027f 	.word	0x2400027f

08001210 <Get_Firmware_Version>:

//  = = = =    GET FIRMWARE VERSION   = = = =
// The 3 byte array variable `tfVer` declared in the
// example sketch decays to the array pointer `p_ver`.
bool Get_Firmware_Version(TF_Luna_Lidar *tf_luna, uint8_t * p_ver)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
    for (uint8_t i = 0; i < 3; ++i)
 800121a:	2300      	movs	r3, #0
 800121c:	73fb      	strb	r3, [r7, #15]
 800121e:	e017      	b.n	8001250 <Get_Firmware_Version+0x40>
    {
      if( !readReg( tf_luna, ( 0x0A + i))) return false;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
 8001222:	330a      	adds	r3, #10
 8001224:	b2db      	uxtb	r3, r3
 8001226:	4619      	mov	r1, r3
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 f84b 	bl	80012c4 <readReg>
 800122e:	4603      	mov	r3, r0
 8001230:	f083 0301 	eor.w	r3, r3, #1
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <Get_Firmware_Version+0x2e>
 800123a:	2300      	movs	r3, #0
 800123c:	e00c      	b.n	8001258 <Get_Firmware_Version+0x48>
        else p_ver[ i] = regReply;  // Read into version array
 800123e:	7bfb      	ldrb	r3, [r7, #15]
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	4413      	add	r3, r2
 8001244:	4a06      	ldr	r2, [pc, #24]	; (8001260 <Get_Firmware_Version+0x50>)
 8001246:	7812      	ldrb	r2, [r2, #0]
 8001248:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 3; ++i)
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	3301      	adds	r3, #1
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	2b02      	cmp	r3, #2
 8001254:	d9e4      	bls.n	8001220 <Get_Firmware_Version+0x10>
    }
    return true;
 8001256:	2301      	movs	r3, #1
}
 8001258:	4618      	mov	r0, r3
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	2400027f 	.word	0x2400027f

08001264 <Get_Frame_Rate>:
    return true;
}

//  = = = = = =    GET FRAME RATE   = = = = = =
bool Get_Frame_Rate( TF_Luna_Lidar *tf_luna, uint16_t *frm)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
    uint8_t * p_frm = (uint8_t *) *&frm;
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	60fb      	str	r3, [r7, #12]
    if( !readReg( tf_luna, TFL_FPS_LO)) return false;
 8001272:	2126      	movs	r1, #38	; 0x26
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 f825 	bl	80012c4 <readReg>
 800127a:	4603      	mov	r3, r0
 800127c:	f083 0301 	eor.w	r3, r3, #1
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <Get_Frame_Rate+0x26>
 8001286:	2300      	movs	r3, #0
 8001288:	e015      	b.n	80012b6 <Get_Frame_Rate+0x52>
        else p_frm[ 0] = regReply;  // Read into `frm` array
 800128a:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <Get_Frame_Rate+0x5c>)
 800128c:	781a      	ldrb	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	701a      	strb	r2, [r3, #0]
    if( !readReg( tf_luna, TFL_FPS_HI)) return false;
 8001292:	2127      	movs	r1, #39	; 0x27
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 f815 	bl	80012c4 <readReg>
 800129a:	4603      	mov	r3, r0
 800129c:	f083 0301 	eor.w	r3, r3, #1
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <Get_Frame_Rate+0x46>
 80012a6:	2300      	movs	r3, #0
 80012a8:	e005      	b.n	80012b6 <Get_Frame_Rate+0x52>
        else p_frm[ 1] = regReply;  // Read into `frm` array
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	3301      	adds	r3, #1
 80012ae:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <Get_Frame_Rate+0x5c>)
 80012b0:	7812      	ldrb	r2, [r2, #0]
 80012b2:	701a      	strb	r2, [r3, #0]
    return true;
 80012b4:	2301      	movs	r3, #1
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2400027f 	.word	0x2400027f

080012c4 <readReg>:

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
//       READ OR WRITE A GIVEN REGISTER OF THE SLAVE DEVICE
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
bool readReg( TF_Luna_Lidar *tf_luna, uint8_t nmbr)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]


  if( HAL_I2C_Master_Transmit(tf_luna->i2c, tf_luna->TF_Luna_address<<1, &nmbr, 1, 1000) != 0)  // If write error...
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	791b      	ldrb	r3, [r3, #4]
 80012d8:	b29b      	uxth	r3, r3
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	b299      	uxth	r1, r3
 80012de:	1cfa      	adds	r2, r7, #3
 80012e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	2301      	movs	r3, #1
 80012e8:	f002 fc06 	bl	8003af8 <HAL_I2C_Master_Transmit>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d004      	beq.n	80012fc <readReg+0x38>
  {
    tfStatus = TFL_I2CWRITE;        // then set status code...
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <readReg+0x70>)
 80012f4:	2208      	movs	r2, #8
 80012f6:	701a      	strb	r2, [r3, #0]
    return false;                   // and return `false`.
 80012f8:	2300      	movs	r3, #0
 80012fa:	e016      	b.n	800132a <readReg+0x66>
  }
  // Request 1 byte from the device
  // and release bus when finished.


   if( HAL_I2C_Master_Receive(tf_luna->i2c, tf_luna->TF_Luna_address<<1, &regReply, 1, 1000) != 0)            // If read error...
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6818      	ldr	r0, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	791b      	ldrb	r3, [r3, #4]
 8001304:	b29b      	uxth	r3, r3
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	b299      	uxth	r1, r3
 800130a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2301      	movs	r3, #1
 8001312:	4a09      	ldr	r2, [pc, #36]	; (8001338 <readReg+0x74>)
 8001314:	f002 fce4 	bl	8003ce0 <HAL_I2C_Master_Receive>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d004      	beq.n	8001328 <readReg+0x64>
    {
      tfStatus = TFL_I2CREAD;         // then set status code.
 800131e:	4b05      	ldr	r3, [pc, #20]	; (8001334 <readReg+0x70>)
 8001320:	2207      	movs	r2, #7
 8001322:	701a      	strb	r2, [r3, #0]
      return false;
 8001324:	2300      	movs	r3, #0
 8001326:	e000      	b.n	800132a <readReg+0x66>
    }

  return true;
 8001328:	2301      	movs	r3, #1
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	2400027a 	.word	0x2400027a
 8001338:	2400027f 	.word	0x2400027f

0800133c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001340:	4b22      	ldr	r3, [pc, #136]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001342:	4a23      	ldr	r2, [pc, #140]	; (80013d0 <MX_USART3_UART_Init+0x94>)
 8001344:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001346:	4b21      	ldr	r3, [pc, #132]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001348:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800134c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800134e:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001354:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800135a:	4b1c      	ldr	r3, [pc, #112]	; (80013cc <MX_USART3_UART_Init+0x90>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001360:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001362:	220c      	movs	r2, #12
 8001364:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001366:	4b19      	ldr	r3, [pc, #100]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800136c:	4b17      	ldr	r3, [pc, #92]	; (80013cc <MX_USART3_UART_Init+0x90>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001372:	4b16      	ldr	r3, [pc, #88]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001378:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_USART3_UART_Init+0x90>)
 800137a:	2200      	movs	r2, #0
 800137c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800137e:	4b13      	ldr	r3, [pc, #76]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001384:	4811      	ldr	r0, [pc, #68]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001386:	f006 f945 	bl	8007614 <HAL_UART_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001390:	f7ff fd5a 	bl	8000e48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001394:	2100      	movs	r1, #0
 8001396:	480d      	ldr	r0, [pc, #52]	; (80013cc <MX_USART3_UART_Init+0x90>)
 8001398:	f007 f9d8 	bl	800874c <HAL_UARTEx_SetTxFifoThreshold>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013a2:	f7ff fd51 	bl	8000e48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013a6:	2100      	movs	r1, #0
 80013a8:	4808      	ldr	r0, [pc, #32]	; (80013cc <MX_USART3_UART_Init+0x90>)
 80013aa:	f007 fa0d 	bl	80087c8 <HAL_UARTEx_SetRxFifoThreshold>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013b4:	f7ff fd48 	bl	8000e48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <MX_USART3_UART_Init+0x90>)
 80013ba:	f007 f98e 	bl	80086da <HAL_UARTEx_DisableFifoMode>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80013c4:	f7ff fd40 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	240002ac 	.word	0x240002ac
 80013d0:	40004800 	.word	0x40004800

080013d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b0b8      	sub	sp, #224	; 0xe0
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	22b8      	movs	r2, #184	; 0xb8
 80013f2:	2100      	movs	r1, #0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f007 faab 	bl	8008950 <memset>
  if(uartHandle->Instance==USART3)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a25      	ldr	r2, [pc, #148]	; (8001494 <HAL_UART_MspInit+0xc0>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d142      	bne.n	800148a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001404:	2302      	movs	r3, #2
 8001406:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001408:	2300      	movs	r3, #0
 800140a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4618      	mov	r0, r3
 8001414:	f004 f854 	bl	80054c0 <HAL_RCCEx_PeriphCLKConfig>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800141e:	f7ff fd13 	bl	8000e48 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001422:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <HAL_UART_MspInit+0xc4>)
 8001424:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001428:	4a1b      	ldr	r2, [pc, #108]	; (8001498 <HAL_UART_MspInit+0xc4>)
 800142a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800142e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001432:	4b19      	ldr	r3, [pc, #100]	; (8001498 <HAL_UART_MspInit+0xc4>)
 8001434:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001438:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <HAL_UART_MspInit+0xc4>)
 8001442:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001446:	4a14      	ldr	r2, [pc, #80]	; (8001498 <HAL_UART_MspInit+0xc4>)
 8001448:	f043 0308 	orr.w	r3, r3, #8
 800144c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001450:	4b11      	ldr	r3, [pc, #68]	; (8001498 <HAL_UART_MspInit+0xc4>)
 8001452:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800145e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001462:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	2302      	movs	r3, #2
 8001468:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001478:	2307      	movs	r3, #7
 800147a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001482:	4619      	mov	r1, r3
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <HAL_UART_MspInit+0xc8>)
 8001486:	f002 f8f7 	bl	8003678 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800148a:	bf00      	nop
 800148c:	37e0      	adds	r7, #224	; 0xe0
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40004800 	.word	0x40004800
 8001498:	58024400 	.word	0x58024400
 800149c:	58020c00 	.word	0x58020c00

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014a4:	f7ff fd50 	bl	8000f48 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014a8:	480c      	ldr	r0, [pc, #48]	; (80014dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014aa:	490d      	ldr	r1, [pc, #52]	; (80014e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ac:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80014b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014be:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014c0:	4c0a      	ldr	r4, [pc, #40]	; (80014ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80014ce:	f007 fa0d 	bl	80088ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff fbcb 	bl	8000c6c <main>
  bx  lr
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014d8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80014dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014e0:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 80014e4:	080092f8 	.word	0x080092f8
  ldr r2, =_sbss
 80014e8:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 80014ec:	24000350 	.word	0x24000350

080014f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014fa:	2003      	movs	r0, #3
 80014fc:	f001 fb2e 	bl	8002b5c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001500:	f003 fe08 	bl	8005114 <HAL_RCC_GetSysClockFreq>
 8001504:	4602      	mov	r2, r0
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <HAL_Init+0x68>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	0a1b      	lsrs	r3, r3, #8
 800150c:	f003 030f 	and.w	r3, r3, #15
 8001510:	4913      	ldr	r1, [pc, #76]	; (8001560 <HAL_Init+0x6c>)
 8001512:	5ccb      	ldrb	r3, [r1, r3]
 8001514:	f003 031f 	and.w	r3, r3, #31
 8001518:	fa22 f303 	lsr.w	r3, r2, r3
 800151c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800151e:	4b0f      	ldr	r3, [pc, #60]	; (800155c <HAL_Init+0x68>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	f003 030f 	and.w	r3, r3, #15
 8001526:	4a0e      	ldr	r2, [pc, #56]	; (8001560 <HAL_Init+0x6c>)
 8001528:	5cd3      	ldrb	r3, [r2, r3]
 800152a:	f003 031f 	and.w	r3, r3, #31
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	fa22 f303 	lsr.w	r3, r2, r3
 8001534:	4a0b      	ldr	r2, [pc, #44]	; (8001564 <HAL_Init+0x70>)
 8001536:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001538:	4a0b      	ldr	r2, [pc, #44]	; (8001568 <HAL_Init+0x74>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800153e:	200f      	movs	r0, #15
 8001540:	f000 f814 	bl	800156c <HAL_InitTick>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e002      	b.n	8001554 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800154e:	f7ff fc81 	bl	8000e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	58024400 	.word	0x58024400
 8001560:	0800920c 	.word	0x0800920c
 8001564:	24000008 	.word	0x24000008
 8001568:	24000004 	.word	0x24000004

0800156c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001574:	4b15      	ldr	r3, [pc, #84]	; (80015cc <HAL_InitTick+0x60>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e021      	b.n	80015c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_InitTick+0x64>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_InitTick+0x60>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800158e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001592:	fbb2 f3f3 	udiv	r3, r2, r3
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fb05 	bl	8002ba6 <HAL_SYSTICK_Config>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e00e      	b.n	80015c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2b0f      	cmp	r3, #15
 80015aa:	d80a      	bhi.n	80015c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ac:	2200      	movs	r2, #0
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	f001 fadd 	bl	8002b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b8:	4a06      	ldr	r2, [pc, #24]	; (80015d4 <HAL_InitTick+0x68>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	e000      	b.n	80015c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	24000010 	.word	0x24000010
 80015d0:	24000004 	.word	0x24000004
 80015d4:	2400000c 	.word	0x2400000c

080015d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015dc:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <HAL_IncTick+0x20>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b06      	ldr	r3, [pc, #24]	; (80015fc <HAL_IncTick+0x24>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	4a04      	ldr	r2, [pc, #16]	; (80015fc <HAL_IncTick+0x24>)
 80015ea:	6013      	str	r3, [r2, #0]
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	24000010 	.word	0x24000010
 80015fc:	2400033c 	.word	0x2400033c

08001600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return uwTick;
 8001604:	4b03      	ldr	r3, [pc, #12]	; (8001614 <HAL_GetTick+0x14>)
 8001606:	681b      	ldr	r3, [r3, #0]
}
 8001608:	4618      	mov	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	2400033c 	.word	0x2400033c

08001618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001620:	f7ff ffee 	bl	8001600 <HAL_GetTick>
 8001624:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001630:	d005      	beq.n	800163e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001632:	4b0a      	ldr	r3, [pc, #40]	; (800165c <HAL_Delay+0x44>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4413      	add	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800163e:	bf00      	nop
 8001640:	f7ff ffde 	bl	8001600 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	429a      	cmp	r2, r3
 800164e:	d8f7      	bhi.n	8001640 <HAL_Delay+0x28>
  {
  }
}
 8001650:	bf00      	nop
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	24000010 	.word	0x24000010

08001660 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	431a      	orrs	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	609a      	str	r2, [r3, #8]
}
 800167a:	bf00      	nop
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001686:	b480      	push	{r7}
 8001688:	b083      	sub	sp, #12
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
 800168e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	431a      	orrs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	609a      	str	r2, [r3, #8]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80016bc:	4618      	mov	r0, r3
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b087      	sub	sp, #28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
 80016d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	3360      	adds	r3, #96	; 0x60
 80016da:	461a      	mov	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	430b      	orrs	r3, r1
 80016f6:	431a      	orrs	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80016fc:	bf00      	nop
 80016fe:	371c      	adds	r7, #28
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	f003 031f 	and.w	r3, r3, #31
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	fa01 f303 	lsl.w	r3, r1, r3
 8001728:	431a      	orrs	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	611a      	str	r2, [r3, #16]
}
 800172e:	bf00      	nop
 8001730:	3714      	adds	r7, #20
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800173a:	b480      	push	{r7}
 800173c:	b087      	sub	sp, #28
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	3360      	adds	r3, #96	; 0x60
 800174a:	461a      	mov	r2, r3
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	431a      	orrs	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	601a      	str	r2, [r3, #0]
  }
}
 8001764:	bf00      	nop
 8001766:	371c      	adds	r7, #28
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001796:	b480      	push	{r7}
 8001798:	b087      	sub	sp, #28
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3330      	adds	r3, #48	; 0x30
 80017a6:	461a      	mov	r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	0a1b      	lsrs	r3, r3, #8
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	f003 030c 	and.w	r3, r3, #12
 80017b2:	4413      	add	r3, r2
 80017b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	f003 031f 	and.w	r3, r3, #31
 80017c0:	211f      	movs	r1, #31
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	43db      	mvns	r3, r3
 80017c8:	401a      	ands	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	0e9b      	lsrs	r3, r3, #26
 80017ce:	f003 011f 	and.w	r1, r3, #31
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	fa01 f303 	lsl.w	r3, r1, r3
 80017dc:	431a      	orrs	r2, r3
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017e2:	bf00      	nop
 80017e4:	371c      	adds	r7, #28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b087      	sub	sp, #28
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	60f8      	str	r0, [r7, #12]
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	3314      	adds	r3, #20
 80017fe:	461a      	mov	r2, r3
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	0e5b      	lsrs	r3, r3, #25
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	4413      	add	r3, r2
 800180c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	0d1b      	lsrs	r3, r3, #20
 8001816:	f003 031f 	and.w	r3, r3, #31
 800181a:	2107      	movs	r1, #7
 800181c:	fa01 f303 	lsl.w	r3, r1, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	401a      	ands	r2, r3
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	0d1b      	lsrs	r3, r3, #20
 8001828:	f003 031f 	and.w	r3, r3, #31
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	fa01 f303 	lsl.w	r3, r1, r3
 8001832:	431a      	orrs	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001838:	bf00      	nop
 800183a:	371c      	adds	r7, #28
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800185c:	43db      	mvns	r3, r3
 800185e:	401a      	ands	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f003 0318 	and.w	r3, r3, #24
 8001866:	4908      	ldr	r1, [pc, #32]	; (8001888 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001868:	40d9      	lsrs	r1, r3
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	400b      	ands	r3, r1
 800186e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001872:	431a      	orrs	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 800187a:	bf00      	nop
 800187c:	3714      	adds	r7, #20
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	000fffff 	.word	0x000fffff

0800188c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f003 031f 	and.w	r3, r3, #31
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	4b04      	ldr	r3, [pc, #16]	; (80018e4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	6093      	str	r3, [r2, #8]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	5fffffc0 	.word	0x5fffffc0

080018e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80018fc:	d101      	bne.n	8001902 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	4b05      	ldr	r3, [pc, #20]	; (8001934 <LL_ADC_EnableInternalRegulator+0x24>)
 800191e:	4013      	ands	r3, r2
 8001920:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	6fffffc0 	.word	0x6fffffc0

08001938 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001948:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800194c:	d101      	bne.n	8001952 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800194e:	2301      	movs	r3, #1
 8001950:	e000      	b.n	8001954 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	4b05      	ldr	r3, [pc, #20]	; (8001984 <LL_ADC_Enable+0x24>)
 800196e:	4013      	ands	r3, r2
 8001970:	f043 0201 	orr.w	r2, r3, #1
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	7fffffc0 	.word	0x7fffffc0

08001988 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	2b01      	cmp	r3, #1
 800199a:	d101      	bne.n	80019a0 <LL_ADC_IsEnabled+0x18>
 800199c:	2301      	movs	r3, #1
 800199e:	e000      	b.n	80019a2 <LL_ADC_IsEnabled+0x1a>
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <LL_ADC_REG_StartConversion+0x24>)
 80019be:	4013      	ands	r3, r2
 80019c0:	f043 0204 	orr.w	r2, r3, #4
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	7fffffc0 	.word	0x7fffffc0

080019d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d101      	bne.n	80019f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80019ec:	2301      	movs	r3, #1
 80019ee:	e000      	b.n	80019f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b083      	sub	sp, #12
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	2b08      	cmp	r3, #8
 8001a10:	d101      	bne.n	8001a16 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a24:	b590      	push	{r4, r7, lr}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e138      	b.n	8001cb0 <HAL_ADC_Init+0x28c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d109      	bne.n	8001a60 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7fe fe93 	bl	8000778 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff3f 	bl	80018e8 <LL_ADC_IsDeepPowerDownEnabled>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d004      	beq.n	8001a7a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff25 	bl	80018c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff5a 	bl	8001938 <LL_ADC_IsInternalRegulatorEnabled>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d114      	bne.n	8001ab4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff ff3e 	bl	8001910 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a94:	4b88      	ldr	r3, [pc, #544]	; (8001cb8 <HAL_ADC_Init+0x294>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	099b      	lsrs	r3, r3, #6
 8001a9a:	4a88      	ldr	r2, [pc, #544]	; (8001cbc <HAL_ADC_Init+0x298>)
 8001a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa0:	099b      	lsrs	r3, r3, #6
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001aa6:	e002      	b.n	8001aae <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1f9      	bne.n	8001aa8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff3d 	bl	8001938 <LL_ADC_IsInternalRegulatorEnabled>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d10d      	bne.n	8001ae0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ac8:	f043 0210 	orr.w	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff77 	bl	80019d8 <LL_ADC_REG_IsConversionOngoing>
 8001aea:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001af0:	f003 0310 	and.w	r3, r3, #16
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f040 80d2 	bne.w	8001c9e <HAL_ADC_Init+0x27a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f040 80ce 	bne.w	8001c9e <HAL_ADC_Init+0x27a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b06:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b0a:	f043 0202 	orr.w	r2, r3, #2
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff ff36 	bl	8001988 <LL_ADC_IsEnabled>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d110      	bne.n	8001b44 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b22:	4867      	ldr	r0, [pc, #412]	; (8001cc0 <HAL_ADC_Init+0x29c>)
 8001b24:	f7ff ff30 	bl	8001988 <LL_ADC_IsEnabled>
 8001b28:	4604      	mov	r4, r0
 8001b2a:	4866      	ldr	r0, [pc, #408]	; (8001cc4 <HAL_ADC_Init+0x2a0>)
 8001b2c:	f7ff ff2c 	bl	8001988 <LL_ADC_IsEnabled>
 8001b30:	4603      	mov	r3, r0
 8001b32:	4323      	orrs	r3, r4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d105      	bne.n	8001b44 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4862      	ldr	r0, [pc, #392]	; (8001cc8 <HAL_ADC_Init+0x2a4>)
 8001b40:	f7ff fd8e 	bl	8001660 <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	7d5b      	ldrb	r3, [r3, #21]
 8001b48:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b4e:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 8001b54:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	7f1b      	ldrb	r3, [r3, #28]
 8001b5a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	7f1b      	ldrb	r3, [r3, #28]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d106      	bne.n	8001b76 <HAL_ADC_Init+0x152>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	045b      	lsls	r3, r3, #17
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d009      	beq.n	8001b92 <HAL_ADC_Init+0x16e>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b82:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	68da      	ldr	r2, [r3, #12]
 8001b98:	4b4c      	ldr	r3, [pc, #304]	; (8001ccc <HAL_ADC_Init+0x2a8>)
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6812      	ldr	r2, [r2, #0]
 8001ba0:	69b9      	ldr	r1, [r7, #24]
 8001ba2:	430b      	orrs	r3, r1
 8001ba4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff ff14 	bl	80019d8 <LL_ADC_REG_IsConversionOngoing>
 8001bb0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff ff21 	bl	80019fe <LL_ADC_INJ_IsConversionOngoing>
 8001bbc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d14a      	bne.n	8001c5a <HAL_ADC_Init+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d147      	bne.n	8001c5a <HAL_ADC_Init+0x236>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	7d1b      	ldrb	r3, [r3, #20]
 8001bce:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	4b3c      	ldr	r3, [pc, #240]	; (8001cd0 <HAL_ADC_Init+0x2ac>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	6812      	ldr	r2, [r2, #0]
 8001be6:	69b9      	ldr	r1, [r7, #24]
 8001be8:	430b      	orrs	r3, r1
 8001bea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d11b      	bne.n	8001c2e <HAL_ADC_Init+0x20a>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfa:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	691a      	ldr	r2, [r3, #16]
 8001c02:	4b34      	ldr	r3, [pc, #208]	; (8001cd4 <HAL_ADC_Init+0x2b0>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c0a:	3a01      	subs	r2, #1
 8001c0c:	0411      	lsls	r1, r2, #16
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c12:	4311      	orrs	r1, r2
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c18:	4311      	orrs	r1, r2
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	431a      	orrs	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f042 0201 	orr.w	r2, r2, #1
 8001c2a:	611a      	str	r2, [r3, #16]
 8001c2c:	e007      	b.n	8001c3e <HAL_ADC_Init+0x21a>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	691a      	ldr	r2, [r3, #16]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f022 0201 	bic.w	r2, r2, #1
 8001c3c:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 fd41 	bl	80026dc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d10c      	bne.n	8001c7c <HAL_ADC_Init+0x258>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c68:	f023 010f 	bic.w	r1, r3, #15
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	1e5a      	subs	r2, r3, #1
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	430a      	orrs	r2, r1
 8001c78:	631a      	str	r2, [r3, #48]	; 0x30
 8001c7a:	e007      	b.n	8001c8c <HAL_ADC_Init+0x268>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 020f 	bic.w	r2, r2, #15
 8001c8a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c90:	f023 0303 	bic.w	r3, r3, #3
 8001c94:	f043 0201 	orr.w	r2, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	655a      	str	r2, [r3, #84]	; 0x54
 8001c9c:	e007      	b.n	8001cae <HAL_ADC_Init+0x28a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ca2:	f043 0210 	orr.w	r2, r3, #16
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001cae:	7ffb      	ldrb	r3, [r7, #31]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3724      	adds	r7, #36	; 0x24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd90      	pop	{r4, r7, pc}
 8001cb8:	24000004 	.word	0x24000004
 8001cbc:	053e2d63 	.word	0x053e2d63
 8001cc0:	40022000 	.word	0x40022000
 8001cc4:	40022100 	.word	0x40022100
 8001cc8:	40022300 	.word	0x40022300
 8001ccc:	fff0c003 	.word	0xfff0c003
 8001cd0:	ffffbffc 	.word	0xffffbffc
 8001cd4:	fc00f81e 	.word	0xfc00f81e

08001cd8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ce0:	4856      	ldr	r0, [pc, #344]	; (8001e3c <HAL_ADC_Start+0x164>)
 8001ce2:	f7ff fdd3 	bl	800188c <LL_ADC_GetMultimode>
 8001ce6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fe73 	bl	80019d8 <LL_ADC_REG_IsConversionOngoing>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f040 809a 	bne.w	8001e2e <HAL_ADC_Start+0x156>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d101      	bne.n	8001d08 <HAL_ADC_Start+0x30>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e095      	b.n	8001e34 <HAL_ADC_Start+0x15c>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f000 fc67 	bl	80025e4 <ADC_Enable>
 8001d16:	4603      	mov	r3, r0
 8001d18:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f040 8081 	bne.w	8001e24 <HAL_ADC_Start+0x14c>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d26:	4b46      	ldr	r3, [pc, #280]	; (8001e40 <HAL_ADC_Start+0x168>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a43      	ldr	r2, [pc, #268]	; (8001e44 <HAL_ADC_Start+0x16c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d002      	beq.n	8001d42 <HAL_ADC_Start+0x6a>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	e000      	b.n	8001d44 <HAL_ADC_Start+0x6c>
 8001d42:	4b41      	ldr	r3, [pc, #260]	; (8001e48 <HAL_ADC_Start+0x170>)
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	6812      	ldr	r2, [r2, #0]
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d002      	beq.n	8001d52 <HAL_ADC_Start+0x7a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <HAL_ADC_Start+0x86>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d56:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d6a:	d106      	bne.n	8001d7a <HAL_ADC_Start+0xa2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d70:	f023 0206 	bic.w	r2, r3, #6
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	659a      	str	r2, [r3, #88]	; 0x58
 8001d78:	e002      	b.n	8001d80 <HAL_ADC_Start+0xa8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	221c      	movs	r2, #28
 8001d86:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a2b      	ldr	r2, [pc, #172]	; (8001e44 <HAL_ADC_Start+0x16c>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d002      	beq.n	8001da0 <HAL_ADC_Start+0xc8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	e000      	b.n	8001da2 <HAL_ADC_Start+0xca>
 8001da0:	4b29      	ldr	r3, [pc, #164]	; (8001e48 <HAL_ADC_Start+0x170>)
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	6812      	ldr	r2, [r2, #0]
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d008      	beq.n	8001dbc <HAL_ADC_Start+0xe4>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <HAL_ADC_Start+0xe4>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	2b05      	cmp	r3, #5
 8001db4:	d002      	beq.n	8001dbc <HAL_ADC_Start+0xe4>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	2b09      	cmp	r3, #9
 8001dba:	d114      	bne.n	8001de6 <HAL_ADC_Start+0x10e>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d007      	beq.n	8001dda <HAL_ADC_Start+0x102>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001dd2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fde6 	bl	80019b0 <LL_ADC_REG_StartConversion>
 8001de4:	e025      	b.n	8001e32 <HAL_ADC_Start+0x15a>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a13      	ldr	r2, [pc, #76]	; (8001e44 <HAL_ADC_Start+0x16c>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d002      	beq.n	8001e02 <HAL_ADC_Start+0x12a>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	e000      	b.n	8001e04 <HAL_ADC_Start+0x12c>
 8001e02:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <HAL_ADC_Start+0x170>)
 8001e04:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00f      	beq.n	8001e32 <HAL_ADC_Start+0x15a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e16:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e1a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	655a      	str	r2, [r3, #84]	; 0x54
 8001e22:	e006      	b.n	8001e32 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001e2c:	e001      	b.n	8001e32 <HAL_ADC_Start+0x15a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40022300 	.word	0x40022300
 8001e40:	fffff0fe 	.word	0xfffff0fe
 8001e44:	40022100 	.word	0x40022100
 8001e48:	40022000 	.word	0x40022000

08001e4c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e56:	4866      	ldr	r0, [pc, #408]	; (8001ff0 <HAL_ADC_PollForConversion+0x1a4>)
 8001e58:	f7ff fd18 	bl	800188c <LL_ADC_GetMultimode>
 8001e5c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	2b08      	cmp	r3, #8
 8001e64:	d102      	bne.n	8001e6c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001e66:	2308      	movs	r3, #8
 8001e68:	61fb      	str	r3, [r7, #28]
 8001e6a:	e02a      	b.n	8001ec2 <HAL_ADC_PollForConversion+0x76>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d005      	beq.n	8001e7e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	2b05      	cmp	r3, #5
 8001e76:	d002      	beq.n	8001e7e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b09      	cmp	r3, #9
 8001e7c:	d111      	bne.n	8001ea2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f003 0301 	and.w	r3, r3, #1
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d007      	beq.n	8001e9c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e90:	f043 0220 	orr.w	r2, r3, #32
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e0a4      	b.n	8001fe6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001e9c:	2304      	movs	r3, #4
 8001e9e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001ea0:	e00f      	b.n	8001ec2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001ea2:	4853      	ldr	r0, [pc, #332]	; (8001ff0 <HAL_ADC_PollForConversion+0x1a4>)
 8001ea4:	f7ff fd00 	bl	80018a8 <LL_ADC_GetMultiDMATransfer>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d007      	beq.n	8001ebe <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb2:	f043 0220 	orr.w	r2, r3, #32
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e093      	b.n	8001fe6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ec2:	f7ff fb9d 	bl	8001600 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001ec8:	e021      	b.n	8001f0e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed0:	d01d      	beq.n	8001f0e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001ed2:	f7ff fb95 	bl	8001600 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d302      	bcc.n	8001ee8 <HAL_ADC_PollForConversion+0x9c>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d112      	bne.n	8001f0e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10b      	bne.n	8001f0e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efa:	f043 0204 	orr.w	r2, r3, #4
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e06b      	b.n	8001fe6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	4013      	ands	r3, r2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0d6      	beq.n	8001eca <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f20:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fc1f 	bl	8001770 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d01c      	beq.n	8001f72 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	7d5b      	ldrb	r3, [r3, #21]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d118      	bne.n	8001f72 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b08      	cmp	r3, #8
 8001f4c:	d111      	bne.n	8001f72 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d105      	bne.n	8001f72 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f6a:	f043 0201 	orr.w	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a1f      	ldr	r2, [pc, #124]	; (8001ff4 <HAL_ADC_PollForConversion+0x1a8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d002      	beq.n	8001f82 <HAL_ADC_PollForConversion+0x136>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	e000      	b.n	8001f84 <HAL_ADC_PollForConversion+0x138>
 8001f82:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <HAL_ADC_PollForConversion+0x1ac>)
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6812      	ldr	r2, [r2, #0]
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d008      	beq.n	8001f9e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2b05      	cmp	r3, #5
 8001f96:	d002      	beq.n	8001f9e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	2b09      	cmp	r3, #9
 8001f9c:	d104      	bne.n	8001fa8 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	61bb      	str	r3, [r7, #24]
 8001fa6:	e00c      	b.n	8001fc2 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a11      	ldr	r2, [pc, #68]	; (8001ff4 <HAL_ADC_PollForConversion+0x1a8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d002      	beq.n	8001fb8 <HAL_ADC_PollForConversion+0x16c>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	e000      	b.n	8001fba <HAL_ADC_PollForConversion+0x16e>
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <HAL_ADC_PollForConversion+0x1ac>)
 8001fba:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d104      	bne.n	8001fd2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2208      	movs	r2, #8
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	e008      	b.n	8001fe4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d103      	bne.n	8001fe4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	220c      	movs	r2, #12
 8001fe2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3720      	adds	r7, #32
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40022300 	.word	0x40022300
 8001ff4:	40022100 	.word	0x40022100
 8001ff8:	40022000 	.word	0x40022000

08001ffc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800200a:	4618      	mov	r0, r3
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b0a1      	sub	sp, #132	; 0x84
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002022:	2300      	movs	r3, #0
 8002024:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	4a9a      	ldr	r2, [pc, #616]	; (800229c <HAL_ADC_ConfigChannel+0x284>)
 8002032:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800203a:	2b01      	cmp	r3, #1
 800203c:	d101      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x2a>
 800203e:	2302      	movs	r3, #2
 8002040:	e2bc      	b.n	80025bc <HAL_ADC_ConfigChannel+0x5a4>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fcc2 	bl	80019d8 <LL_ADC_REG_IsConversionOngoing>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	f040 82a1 	bne.w	800259e <HAL_ADC_ConfigChannel+0x586>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002064:	2b00      	cmp	r3, #0
 8002066:	d108      	bne.n	800207a <HAL_ADC_ConfigChannel+0x62>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	0e9b      	lsrs	r3, r3, #26
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	2201      	movs	r2, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	e016      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x90>
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002080:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002082:	fa93 f3a3 	rbit	r3, r3
 8002086:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002088:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800208a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800208c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8002092:	2320      	movs	r3, #32
 8002094:	e003      	b.n	800209e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8002096:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002098:	fab3 f383 	clz	r3, r3
 800209c:	b2db      	uxtb	r3, r3
 800209e:	f003 031f 	and.w	r3, r3, #31
 80020a2:	2201      	movs	r2, #1
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6812      	ldr	r2, [r2, #0]
 80020ac:	69d1      	ldr	r1, [r2, #28]
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	6812      	ldr	r2, [r2, #0]
 80020b2:	430b      	orrs	r3, r1
 80020b4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6818      	ldr	r0, [r3, #0]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	6859      	ldr	r1, [r3, #4]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	461a      	mov	r2, r3
 80020c4:	f7ff fb67 	bl	8001796 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fc83 	bl	80019d8 <LL_ADC_REG_IsConversionOngoing>
 80020d2:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fc90 	bl	80019fe <LL_ADC_INJ_IsConversionOngoing>
 80020de:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f040 80a0 	bne.w	8002228 <HAL_ADC_ConfigChannel+0x210>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f040 809c 	bne.w	8002228 <HAL_ADC_ConfigChannel+0x210>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6818      	ldr	r0, [r3, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	6819      	ldr	r1, [r3, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	461a      	mov	r2, r3
 80020fe:	f7ff fb76 	bl	80017ee <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10b      	bne.n	8002128 <HAL_ADC_ConfigChannel+0x110>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	695a      	ldr	r2, [r3, #20]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	089b      	lsrs	r3, r3, #2
 800211c:	f003 0307 	and.w	r3, r3, #7
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	e00a      	b.n	800213e <HAL_ADC_ConfigChannel+0x126>
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	695a      	ldr	r2, [r3, #20]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	691b      	ldr	r3, [r3, #16]
 8002144:	2b04      	cmp	r3, #4
 8002146:	d027      	beq.n	8002198 <HAL_ADC_ConfigChannel+0x180>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	6919      	ldr	r1, [r3, #16]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002156:	f7ff fab7 	bl	80016c8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	6919      	ldr	r1, [r3, #16]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	7e5b      	ldrb	r3, [r3, #25]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d102      	bne.n	8002170 <HAL_ADC_ConfigChannel+0x158>
 800216a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800216e:	e000      	b.n	8002172 <HAL_ADC_ConfigChannel+0x15a>
 8002170:	2300      	movs	r3, #0
 8002172:	461a      	mov	r2, r3
 8002174:	f7ff fae1 	bl	800173a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6919      	ldr	r1, [r3, #16]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	7e1b      	ldrb	r3, [r3, #24]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d102      	bne.n	800218e <HAL_ADC_ConfigChannel+0x176>
 8002188:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800218c:	e000      	b.n	8002190 <HAL_ADC_ConfigChannel+0x178>
 800218e:	2300      	movs	r3, #0
 8002190:	461a      	mov	r2, r3
 8002192:	f7ff fab9 	bl	8001708 <LL_ADC_SetDataRightShift>
 8002196:	e047      	b.n	8002228 <HAL_ADC_ConfigChannel+0x210>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800219e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	069b      	lsls	r3, r3, #26
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d107      	bne.n	80021bc <HAL_ADC_ConfigChannel+0x1a4>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021ba:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	069b      	lsls	r3, r3, #26
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d107      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x1c8>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021de:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	069b      	lsls	r3, r3, #26
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d107      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x1ec>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002202:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800220a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	069b      	lsls	r3, r3, #26
 8002214:	429a      	cmp	r2, r3
 8002216:	d107      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x210>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002226:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff fbab 	bl	8001988 <LL_ADC_IsEnabled>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	f040 81bb 	bne.w	80025b0 <HAL_ADC_ConfigChannel+0x598>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6818      	ldr	r0, [r3, #0]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	6819      	ldr	r1, [r3, #0]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	461a      	mov	r2, r3
 8002248:	f7ff fafc 	bl	8001844 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	4a12      	ldr	r2, [pc, #72]	; (800229c <HAL_ADC_ConfigChannel+0x284>)
 8002252:	4293      	cmp	r3, r2
 8002254:	f040 8130 	bne.w	80024b8 <HAL_ADC_ConfigChannel+0x4a0>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10b      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x268>
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	0e9b      	lsrs	r3, r3, #26
 800226e:	3301      	adds	r3, #1
 8002270:	f003 031f 	and.w	r3, r3, #31
 8002274:	2b09      	cmp	r3, #9
 8002276:	bf94      	ite	ls
 8002278:	2301      	movls	r3, #1
 800227a:	2300      	movhi	r3, #0
 800227c:	b2db      	uxtb	r3, r3
 800227e:	e01b      	b.n	80022b8 <HAL_ADC_ConfigChannel+0x2a0>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002286:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002288:	fa93 f3a3 	rbit	r3, r3
 800228c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800228e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002290:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002292:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002294:	2b00      	cmp	r3, #0
 8002296:	d103      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 8002298:	2320      	movs	r3, #32
 800229a:	e005      	b.n	80022a8 <HAL_ADC_ConfigChannel+0x290>
 800229c:	47ff0000 	.word	0x47ff0000
  return __builtin_clz(value);
 80022a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022a2:	fab3 f383 	clz	r3, r3
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	3301      	adds	r3, #1
 80022aa:	f003 031f 	and.w	r3, r3, #31
 80022ae:	2b09      	cmp	r3, #9
 80022b0:	bf94      	ite	ls
 80022b2:	2301      	movls	r3, #1
 80022b4:	2300      	movhi	r3, #0
 80022b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d079      	beq.n	80023b0 <HAL_ADC_ConfigChannel+0x398>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d107      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x2c0>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0e9b      	lsrs	r3, r3, #26
 80022ce:	3301      	adds	r3, #1
 80022d0:	069b      	lsls	r3, r3, #26
 80022d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022d6:	e015      	b.n	8002304 <HAL_ADC_ConfigChannel+0x2ec>
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80022e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022e8:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80022ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80022f0:	2320      	movs	r3, #32
 80022f2:	e003      	b.n	80022fc <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80022f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022f6:	fab3 f383 	clz	r3, r3
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	3301      	adds	r3, #1
 80022fe:	069b      	lsls	r3, r3, #26
 8002300:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800230c:	2b00      	cmp	r3, #0
 800230e:	d109      	bne.n	8002324 <HAL_ADC_ConfigChannel+0x30c>
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	0e9b      	lsrs	r3, r3, #26
 8002316:	3301      	adds	r3, #1
 8002318:	f003 031f 	and.w	r3, r3, #31
 800231c:	2101      	movs	r1, #1
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	e017      	b.n	8002354 <HAL_ADC_ConfigChannel+0x33c>
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800232c:	fa93 f3a3 	rbit	r3, r3
 8002330:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002334:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002336:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x328>
    return 32U;
 800233c:	2320      	movs	r3, #32
 800233e:	e003      	b.n	8002348 <HAL_ADC_ConfigChannel+0x330>
  return __builtin_clz(value);
 8002340:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002342:	fab3 f383 	clz	r3, r3
 8002346:	b2db      	uxtb	r3, r3
 8002348:	3301      	adds	r3, #1
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	2101      	movs	r1, #1
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	ea42 0103 	orr.w	r1, r2, r3
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002360:	2b00      	cmp	r3, #0
 8002362:	d10a      	bne.n	800237a <HAL_ADC_ConfigChannel+0x362>
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	0e9b      	lsrs	r3, r3, #26
 800236a:	3301      	adds	r3, #1
 800236c:	f003 021f 	and.w	r2, r3, #31
 8002370:	4613      	mov	r3, r2
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	4413      	add	r3, r2
 8002376:	051b      	lsls	r3, r3, #20
 8002378:	e018      	b.n	80023ac <HAL_ADC_ConfigChannel+0x394>
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002382:	fa93 f3a3 	rbit	r3, r3
 8002386:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800238a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800238c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8002392:	2320      	movs	r3, #32
 8002394:	e003      	b.n	800239e <HAL_ADC_ConfigChannel+0x386>
  return __builtin_clz(value);
 8002396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002398:	fab3 f383 	clz	r3, r3
 800239c:	b2db      	uxtb	r3, r3
 800239e:	3301      	adds	r3, #1
 80023a0:	f003 021f 	and.w	r2, r3, #31
 80023a4:	4613      	mov	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	4413      	add	r3, r2
 80023aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023ac:	430b      	orrs	r3, r1
 80023ae:	e07e      	b.n	80024ae <HAL_ADC_ConfigChannel+0x496>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d107      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x3b4>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	0e9b      	lsrs	r3, r3, #26
 80023c2:	3301      	adds	r3, #1
 80023c4:	069b      	lsls	r3, r3, #26
 80023c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023ca:	e015      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x3e0>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d4:	fa93 f3a3 	rbit	r3, r3
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80023de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80023e4:	2320      	movs	r3, #32
 80023e6:	e003      	b.n	80023f0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80023e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ea:	fab3 f383 	clz	r3, r3
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	3301      	adds	r3, #1
 80023f2:	069b      	lsls	r3, r3, #26
 80023f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002400:	2b00      	cmp	r3, #0
 8002402:	d109      	bne.n	8002418 <HAL_ADC_ConfigChannel+0x400>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	0e9b      	lsrs	r3, r3, #26
 800240a:	3301      	adds	r3, #1
 800240c:	f003 031f 	and.w	r3, r3, #31
 8002410:	2101      	movs	r1, #1
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	e017      	b.n	8002448 <HAL_ADC_ConfigChannel+0x430>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	fa93 f3a3 	rbit	r3, r3
 8002424:	61bb      	str	r3, [r7, #24]
  return result;
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800242a:	6a3b      	ldr	r3, [r7, #32]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x41c>
    return 32U;
 8002430:	2320      	movs	r3, #32
 8002432:	e003      	b.n	800243c <HAL_ADC_ConfigChannel+0x424>
  return __builtin_clz(value);
 8002434:	6a3b      	ldr	r3, [r7, #32]
 8002436:	fab3 f383 	clz	r3, r3
 800243a:	b2db      	uxtb	r3, r3
 800243c:	3301      	adds	r3, #1
 800243e:	f003 031f 	and.w	r3, r3, #31
 8002442:	2101      	movs	r1, #1
 8002444:	fa01 f303 	lsl.w	r3, r1, r3
 8002448:	ea42 0103 	orr.w	r1, r2, r3
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10d      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x45c>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	0e9b      	lsrs	r3, r3, #26
 800245e:	3301      	adds	r3, #1
 8002460:	f003 021f 	and.w	r2, r3, #31
 8002464:	4613      	mov	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4413      	add	r3, r2
 800246a:	3b1e      	subs	r3, #30
 800246c:	051b      	lsls	r3, r3, #20
 800246e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002472:	e01b      	b.n	80024ac <HAL_ADC_ConfigChannel+0x494>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	fa93 f3a3 	rbit	r3, r3
 8002480:	60fb      	str	r3, [r7, #12]
  return result;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x478>
    return 32U;
 800248c:	2320      	movs	r3, #32
 800248e:	e003      	b.n	8002498 <HAL_ADC_ConfigChannel+0x480>
  return __builtin_clz(value);
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	fab3 f383 	clz	r3, r3
 8002496:	b2db      	uxtb	r3, r3
 8002498:	3301      	adds	r3, #1
 800249a:	f003 021f 	and.w	r2, r3, #31
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	3b1e      	subs	r3, #30
 80024a6:	051b      	lsls	r3, r3, #20
 80024a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024ac:	430b      	orrs	r3, r1
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	6892      	ldr	r2, [r2, #8]
 80024b2:	4619      	mov	r1, r3
 80024b4:	f7ff f99b 	bl	80017ee <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	da77      	bge.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024c0:	4840      	ldr	r0, [pc, #256]	; (80025c4 <HAL_ADC_ConfigChannel+0x5ac>)
 80024c2:	f7ff f8f3 	bl	80016ac <LL_ADC_GetCommonPathInternalCh>
 80024c6:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024c8:	483f      	ldr	r0, [pc, #252]	; (80025c8 <HAL_ADC_ConfigChannel+0x5b0>)
 80024ca:	f7ff fa5d 	bl	8001988 <LL_ADC_IsEnabled>
 80024ce:	4604      	mov	r4, r0
 80024d0:	483e      	ldr	r0, [pc, #248]	; (80025cc <HAL_ADC_ConfigChannel+0x5b4>)
 80024d2:	f7ff fa59 	bl	8001988 <LL_ADC_IsEnabled>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4323      	orrs	r3, r4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d155      	bne.n	800258a <HAL_ADC_ConfigChannel+0x572>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a3b      	ldr	r2, [pc, #236]	; (80025d0 <HAL_ADC_ConfigChannel+0x5b8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d122      	bne.n	800252e <HAL_ADC_ConfigChannel+0x516>
 80024e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d11d      	bne.n	800252e <HAL_ADC_ConfigChannel+0x516>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a35      	ldr	r2, [pc, #212]	; (80025cc <HAL_ADC_ConfigChannel+0x5b4>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d159      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80024fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002502:	4619      	mov	r1, r3
 8002504:	482f      	ldr	r0, [pc, #188]	; (80025c4 <HAL_ADC_ConfigChannel+0x5ac>)
 8002506:	f7ff f8be 	bl	8001686 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800250a:	4b32      	ldr	r3, [pc, #200]	; (80025d4 <HAL_ADC_ConfigChannel+0x5bc>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	099b      	lsrs	r3, r3, #6
 8002510:	4a31      	ldr	r2, [pc, #196]	; (80025d8 <HAL_ADC_ConfigChannel+0x5c0>)
 8002512:	fba2 2303 	umull	r2, r3, r2, r3
 8002516:	099b      	lsrs	r3, r3, #6
 8002518:	3301      	adds	r3, #1
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800251e:	e002      	b.n	8002526 <HAL_ADC_ConfigChannel+0x50e>
              {
                wait_loop_index--;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	3b01      	subs	r3, #1
 8002524:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1f9      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x508>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800252c:	e040      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a2a      	ldr	r2, [pc, #168]	; (80025dc <HAL_ADC_ConfigChannel+0x5c4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d111      	bne.n	800255c <HAL_ADC_ConfigChannel+0x544>
 8002538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800253a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10c      	bne.n	800255c <HAL_ADC_ConfigChannel+0x544>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a21      	ldr	r2, [pc, #132]	; (80025cc <HAL_ADC_ConfigChannel+0x5b4>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d131      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800254c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800254e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002552:	4619      	mov	r1, r3
 8002554:	481b      	ldr	r0, [pc, #108]	; (80025c4 <HAL_ADC_ConfigChannel+0x5ac>)
 8002556:	f7ff f896 	bl	8001686 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800255a:	e029      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a1f      	ldr	r2, [pc, #124]	; (80025e0 <HAL_ADC_ConfigChannel+0x5c8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d124      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
 8002566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002568:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d11f      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a15      	ldr	r2, [pc, #84]	; (80025cc <HAL_ADC_ConfigChannel+0x5b4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d11a      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800257a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800257c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002580:	4619      	mov	r1, r3
 8002582:	4810      	ldr	r0, [pc, #64]	; (80025c4 <HAL_ADC_ConfigChannel+0x5ac>)
 8002584:	f7ff f87f 	bl	8001686 <LL_ADC_SetCommonPathInternalCh>
 8002588:	e012      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258e:	f043 0220 	orr.w	r2, r3, #32
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800259c:	e008      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x598>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a2:	f043 0220 	orr.w	r2, r3, #32
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80025b8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3784      	adds	r7, #132	; 0x84
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd90      	pop	{r4, r7, pc}
 80025c4:	40022300 	.word	0x40022300
 80025c8:	40022000 	.word	0x40022000
 80025cc:	40022100 	.word	0x40022100
 80025d0:	cb840000 	.word	0xcb840000
 80025d4:	24000004 	.word	0x24000004
 80025d8:	053e2d63 	.word	0x053e2d63
 80025dc:	bac04000 	.word	0xbac04000
 80025e0:	cfb80000 	.word	0xcfb80000

080025e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff f9c9 	bl	8001988 <LL_ADC_IsEnabled>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d161      	bne.n	80026c0 <ADC_Enable+0xdc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	4b32      	ldr	r3, [pc, #200]	; (80026cc <ADC_Enable+0xe8>)
 8002604:	4013      	ands	r3, r2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00d      	beq.n	8002626 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260e:	f043 0210 	orr.w	r2, r3, #16
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261a:	f043 0201 	orr.w	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e04d      	b.n	80026c2 <ADC_Enable+0xde>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff f998 	bl	8001960 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002630:	f7fe ffe6 	bl	8001600 <HAL_GetTick>
 8002634:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002636:	4826      	ldr	r0, [pc, #152]	; (80026d0 <ADC_Enable+0xec>)
 8002638:	f7ff f928 	bl	800188c <LL_ADC_GetMultimode>
 800263c:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a24      	ldr	r2, [pc, #144]	; (80026d4 <ADC_Enable+0xf0>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d002      	beq.n	800264e <ADC_Enable+0x6a>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	e000      	b.n	8002650 <ADC_Enable+0x6c>
 800264e:	4b22      	ldr	r3, [pc, #136]	; (80026d8 <ADC_Enable+0xf4>)
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	4293      	cmp	r3, r2
 8002656:	d02c      	beq.n	80026b2 <ADC_Enable+0xce>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d130      	bne.n	80026c0 <ADC_Enable+0xdc>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800265e:	e028      	b.n	80026b2 <ADC_Enable+0xce>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff f98f 	bl	8001988 <LL_ADC_IsEnabled>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d104      	bne.n	800267a <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff f973 	bl	8001960 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800267a:	f7fe ffc1 	bl	8001600 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d914      	bls.n	80026b2 <ADC_Enable+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b01      	cmp	r3, #1
 8002694:	d00d      	beq.n	80026b2 <ADC_Enable+0xce>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269a:	f043 0210 	orr.w	r2, r3, #16
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a6:	f043 0201 	orr.w	r2, r3, #1
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e007      	b.n	80026c2 <ADC_Enable+0xde>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d1cf      	bne.n	8002660 <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	8000003f 	.word	0x8000003f
 80026d0:	40022300 	.word	0x40022300
 80026d4:	40022100 	.word	0x40022100
 80026d8:	40022000 	.word	0x40022000

080026dc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80026e4:	4b5f      	ldr	r3, [pc, #380]	; (8002864 <ADC_ConfigureBoostMode+0x188>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d01c      	beq.n	800272a <ADC_ConfigureBoostMode+0x4e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80026f0:	f002 fe8a 	bl	8005408 <HAL_RCC_GetHCLKFreq>
 80026f4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026fe:	d010      	beq.n	8002722 <ADC_ConfigureBoostMode+0x46>
 8002700:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002704:	d871      	bhi.n	80027ea <ADC_ConfigureBoostMode+0x10e>
 8002706:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800270a:	d002      	beq.n	8002712 <ADC_ConfigureBoostMode+0x36>
 800270c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002710:	d16b      	bne.n	80027ea <ADC_ConfigureBoostMode+0x10e>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	0c1b      	lsrs	r3, r3, #16
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	60fb      	str	r3, [r7, #12]
        break;
 8002720:	e066      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	089b      	lsrs	r3, r3, #2
 8002726:	60fb      	str	r3, [r7, #12]
        break;
 8002728:	e062      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800272a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800272e:	f003 fdd3 	bl	80062d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002732:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800273c:	d051      	beq.n	80027e2 <ADC_ConfigureBoostMode+0x106>
 800273e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002742:	d854      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 8002744:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002748:	d047      	beq.n	80027da <ADC_ConfigureBoostMode+0xfe>
 800274a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800274e:	d84e      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 8002750:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002754:	d03d      	beq.n	80027d2 <ADC_ConfigureBoostMode+0xf6>
 8002756:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800275a:	d848      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 800275c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002760:	d033      	beq.n	80027ca <ADC_ConfigureBoostMode+0xee>
 8002762:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002766:	d842      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 8002768:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800276c:	d029      	beq.n	80027c2 <ADC_ConfigureBoostMode+0xe6>
 800276e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002772:	d83c      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 8002774:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002778:	d01a      	beq.n	80027b0 <ADC_ConfigureBoostMode+0xd4>
 800277a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800277e:	d836      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 8002780:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002784:	d014      	beq.n	80027b0 <ADC_ConfigureBoostMode+0xd4>
 8002786:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800278a:	d830      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 800278c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002790:	d00e      	beq.n	80027b0 <ADC_ConfigureBoostMode+0xd4>
 8002792:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002796:	d82a      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 8002798:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800279c:	d008      	beq.n	80027b0 <ADC_ConfigureBoostMode+0xd4>
 800279e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80027a2:	d824      	bhi.n	80027ee <ADC_ConfigureBoostMode+0x112>
 80027a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80027a8:	d002      	beq.n	80027b0 <ADC_ConfigureBoostMode+0xd4>
 80027aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80027ae:	d11e      	bne.n	80027ee <ADC_ConfigureBoostMode+0x112>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	0c9b      	lsrs	r3, r3, #18
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80027be:	60fb      	str	r3, [r7, #12]
        break;
 80027c0:	e016      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	60fb      	str	r3, [r7, #12]
        break;
 80027c8:	e012      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	095b      	lsrs	r3, r3, #5
 80027ce:	60fb      	str	r3, [r7, #12]
        break;
 80027d0:	e00e      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	099b      	lsrs	r3, r3, #6
 80027d6:	60fb      	str	r3, [r7, #12]
        break;
 80027d8:	e00a      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	09db      	lsrs	r3, r3, #7
 80027de:	60fb      	str	r3, [r7, #12]
        break;
 80027e0:	e006      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	0a1b      	lsrs	r3, r3, #8
 80027e6:	60fb      	str	r3, [r7, #12]
        break;
 80027e8:	e002      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
        break;
 80027ea:	bf00      	nop
 80027ec:	e000      	b.n	80027f0 <ADC_ConfigureBoostMode+0x114>
      default:
        break;
 80027ee:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	085b      	lsrs	r3, r3, #1
 80027f4:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4a1b      	ldr	r2, [pc, #108]	; (8002868 <ADC_ConfigureBoostMode+0x18c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d808      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x134>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800280c:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800280e:	e025      	b.n	800285c <ADC_ConfigureBoostMode+0x180>
  else if (freq <= 12500000UL)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4a16      	ldr	r2, [pc, #88]	; (800286c <ADC_ConfigureBoostMode+0x190>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d80a      	bhi.n	800282e <ADC_ConfigureBoostMode+0x152>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800282a:	609a      	str	r2, [r3, #8]
}
 800282c:	e016      	b.n	800285c <ADC_ConfigureBoostMode+0x180>
  else if (freq <= 25000000UL)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	4a0f      	ldr	r2, [pc, #60]	; (8002870 <ADC_ConfigureBoostMode+0x194>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d80a      	bhi.n	800284c <ADC_ConfigureBoostMode+0x170>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002848:	609a      	str	r2, [r3, #8]
}
 800284a:	e007      	b.n	800285c <ADC_ConfigureBoostMode+0x180>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800285a:	609a      	str	r2, [r3, #8]
}
 800285c:	bf00      	nop
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40022300 	.word	0x40022300
 8002868:	005f5e10 	.word	0x005f5e10
 800286c:	00bebc20 	.word	0x00bebc20
 8002870:	017d7840 	.word	0x017d7840

08002874 <LL_ADC_IsEnabled>:
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <LL_ADC_IsEnabled+0x18>
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <LL_ADC_IsEnabled+0x1a>
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LL_ADC_REG_IsConversionOngoing>:
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d101      	bne.n	80028b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028ae:	2301      	movs	r3, #1
 80028b0:	e000      	b.n	80028b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b09f      	sub	sp, #124	; 0x7c
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028da:	2302      	movs	r3, #2
 80028dc:	e080      	b.n	80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x120>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80028e6:	2300      	movs	r3, #0
 80028e8:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80028ea:	2300      	movs	r3, #0
 80028ec:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a3d      	ldr	r2, [pc, #244]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d102      	bne.n	80028fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028f8:	4b3c      	ldr	r3, [pc, #240]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	e001      	b.n	8002902 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10b      	bne.n	8002920 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800290c:	f043 0220 	orr.w	r2, r3, #32
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e05f      	b.n	80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x120>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff ffb9 	bl	800289a <LL_ADC_REG_IsConversionOngoing>
 8002928:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ffb3 	bl	800289a <LL_ADC_REG_IsConversionOngoing>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d141      	bne.n	80029be <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800293a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800293c:	2b00      	cmp	r3, #0
 800293e:	d13e      	bne.n	80029be <HAL_ADCEx_MultiModeConfigChannel+0xfe>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002940:	4b2b      	ldr	r3, [pc, #172]	; (80029f0 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 8002942:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d020      	beq.n	800298e <HAL_ADCEx_MultiModeConfigChannel+0xce>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800294c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	431a      	orrs	r2, r3
 800295a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800295c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800295e:	4822      	ldr	r0, [pc, #136]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002960:	f7ff ff88 	bl	8002874 <LL_ADC_IsEnabled>
 8002964:	4604      	mov	r4, r0
 8002966:	4821      	ldr	r0, [pc, #132]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002968:	f7ff ff84 	bl	8002874 <LL_ADC_IsEnabled>
 800296c:	4603      	mov	r3, r0
 800296e:	4323      	orrs	r3, r4
 8002970:	2b00      	cmp	r3, #0
 8002972:	d12e      	bne.n	80029d2 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002974:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	4b1e      	ldr	r3, [pc, #120]	; (80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 800297a:	4013      	ands	r3, r2
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	6811      	ldr	r1, [r2, #0]
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	6892      	ldr	r2, [r2, #8]
 8002984:	430a      	orrs	r2, r1
 8002986:	431a      	orrs	r2, r3
 8002988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800298a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800298c:	e021      	b.n	80029d2 <HAL_ADCEx_MultiModeConfigChannel+0x112>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800298e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002998:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800299a:	4813      	ldr	r0, [pc, #76]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 800299c:	f7ff ff6a 	bl	8002874 <LL_ADC_IsEnabled>
 80029a0:	4604      	mov	r4, r0
 80029a2:	4812      	ldr	r0, [pc, #72]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 80029a4:	f7ff ff66 	bl	8002874 <LL_ADC_IsEnabled>
 80029a8:	4603      	mov	r3, r0
 80029aa:	4323      	orrs	r3, r4
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d110      	bne.n	80029d2 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80029b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	4b0f      	ldr	r3, [pc, #60]	; (80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80029ba:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029bc:	e009      	b.n	80029d2 <HAL_ADCEx_MultiModeConfigChannel+0x112>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c2:	f043 0220 	orr.w	r2, r3, #32
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80029d0:	e000      	b.n	80029d4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029d2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80029dc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	377c      	adds	r7, #124	; 0x7c
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd90      	pop	{r4, r7, pc}
 80029e8:	40022000 	.word	0x40022000
 80029ec:	40022100 	.word	0x40022100
 80029f0:	40022300 	.word	0x40022300
 80029f4:	fffff0e0 	.word	0xfffff0e0

080029f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a08:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <__NVIC_SetPriorityGrouping+0x40>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a14:	4013      	ands	r3, r2
 8002a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <__NVIC_SetPriorityGrouping+0x44>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a26:	4a04      	ldr	r2, [pc, #16]	; (8002a38 <__NVIC_SetPriorityGrouping+0x40>)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	60d3      	str	r3, [r2, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000ed00 	.word	0xe000ed00
 8002a3c:	05fa0000 	.word	0x05fa0000

08002a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a44:	4b04      	ldr	r3, [pc, #16]	; (8002a58 <__NVIC_GetPriorityGrouping+0x18>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	f003 0307 	and.w	r3, r3, #7
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	6039      	str	r1, [r7, #0]
 8002a66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002a68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	db0a      	blt.n	8002a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	490c      	ldr	r1, [pc, #48]	; (8002aa8 <__NVIC_SetPriority+0x4c>)
 8002a76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a7a:	0112      	lsls	r2, r2, #4
 8002a7c:	b2d2      	uxtb	r2, r2
 8002a7e:	440b      	add	r3, r1
 8002a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a84:	e00a      	b.n	8002a9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	4908      	ldr	r1, [pc, #32]	; (8002aac <__NVIC_SetPriority+0x50>)
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	3b04      	subs	r3, #4
 8002a94:	0112      	lsls	r2, r2, #4
 8002a96:	b2d2      	uxtb	r2, r2
 8002a98:	440b      	add	r3, r1
 8002a9a:	761a      	strb	r2, [r3, #24]
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	e000e100 	.word	0xe000e100
 8002aac:	e000ed00 	.word	0xe000ed00

08002ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b089      	sub	sp, #36	; 0x24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	f1c3 0307 	rsb	r3, r3, #7
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	bf28      	it	cs
 8002ace:	2304      	movcs	r3, #4
 8002ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	2b06      	cmp	r3, #6
 8002ad8:	d902      	bls.n	8002ae0 <NVIC_EncodePriority+0x30>
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3b03      	subs	r3, #3
 8002ade:	e000      	b.n	8002ae2 <NVIC_EncodePriority+0x32>
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43da      	mvns	r2, r3
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	401a      	ands	r2, r3
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002af8:	f04f 31ff 	mov.w	r1, #4294967295
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	fa01 f303 	lsl.w	r3, r1, r3
 8002b02:	43d9      	mvns	r1, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b08:	4313      	orrs	r3, r2
         );
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3724      	adds	r7, #36	; 0x24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
	...

08002b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b28:	d301      	bcc.n	8002b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e00f      	b.n	8002b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	; (8002b58 <SysTick_Config+0x40>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3b01      	subs	r3, #1
 8002b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b36:	210f      	movs	r1, #15
 8002b38:	f04f 30ff 	mov.w	r0, #4294967295
 8002b3c:	f7ff ff8e 	bl	8002a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b40:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <SysTick_Config+0x40>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b46:	4b04      	ldr	r3, [pc, #16]	; (8002b58 <SysTick_Config+0x40>)
 8002b48:	2207      	movs	r2, #7
 8002b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	e000e010 	.word	0xe000e010

08002b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff ff47 	bl	80029f8 <__NVIC_SetPriorityGrouping>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
 8002b7e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b80:	f7ff ff5e 	bl	8002a40 <__NVIC_GetPriorityGrouping>
 8002b84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	68b9      	ldr	r1, [r7, #8]
 8002b8a:	6978      	ldr	r0, [r7, #20]
 8002b8c:	f7ff ff90 	bl	8002ab0 <NVIC_EncodePriority>
 8002b90:	4602      	mov	r2, r0
 8002b92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff ff5f 	bl	8002a5c <__NVIC_SetPriority>
}
 8002b9e:	bf00      	nop
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7ff ffb2 	bl	8002b18 <SysTick_Config>
 8002bb4:	4603      	mov	r3, r0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
	...

08002bc0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b098      	sub	sp, #96	; 0x60
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002bc8:	4a84      	ldr	r2, [pc, #528]	; (8002ddc <HAL_FDCAN_Init+0x21c>)
 8002bca:	f107 030c 	add.w	r3, r7, #12
 8002bce:	4611      	mov	r1, r2
 8002bd0:	224c      	movs	r2, #76	; 0x4c
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f005 feae 	bl	8008934 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e1ca      	b.n	8002f78 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a7e      	ldr	r2, [pc, #504]	; (8002de0 <HAL_FDCAN_Init+0x220>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d106      	bne.n	8002bfa <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d106      	bne.n	8002c14 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fd feda 	bl	80009c8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699a      	ldr	r2, [r3, #24]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f022 0210 	bic.w	r2, r2, #16
 8002c22:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c24:	f7fe fcec 	bl	8001600 <HAL_GetTick>
 8002c28:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002c2a:	e014      	b.n	8002c56 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c2c:	f7fe fce8 	bl	8001600 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b0a      	cmp	r3, #10
 8002c38:	d90d      	bls.n	8002c56 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c40:	f043 0201 	orr.w	r2, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e190      	b.n	8002f78 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d0e3      	beq.n	8002c2c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699a      	ldr	r2, [r3, #24]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c74:	f7fe fcc4 	bl	8001600 <HAL_GetTick>
 8002c78:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c7a:	e014      	b.n	8002ca6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c7c:	f7fe fcc0 	bl	8001600 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b0a      	cmp	r3, #10
 8002c88:	d90d      	bls.n	8002ca6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c90:	f043 0201 	orr.w	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e168      	b.n	8002f78 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d0e3      	beq.n	8002c7c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	699a      	ldr	r2, [r3, #24]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f042 0202 	orr.w	r2, r2, #2
 8002cc2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	7c1b      	ldrb	r3, [r3, #16]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d108      	bne.n	8002cde <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cda:	619a      	str	r2, [r3, #24]
 8002cdc:	e007      	b.n	8002cee <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	699a      	ldr	r2, [r3, #24]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cec:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	7c5b      	ldrb	r3, [r3, #17]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d108      	bne.n	8002d08 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	699a      	ldr	r2, [r3, #24]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d04:	619a      	str	r2, [r3, #24]
 8002d06:	e007      	b.n	8002d18 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699a      	ldr	r2, [r3, #24]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d16:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	7c9b      	ldrb	r3, [r3, #18]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d108      	bne.n	8002d32 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d2e:	619a      	str	r2, [r3, #24]
 8002d30:	e007      	b.n	8002d42 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699a      	ldr	r2, [r3, #24]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d40:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699a      	ldr	r2, [r3, #24]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002d66:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	691a      	ldr	r2, [r3, #16]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 0210 	bic.w	r2, r2, #16
 8002d76:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d108      	bne.n	8002d92 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0204 	orr.w	r2, r2, #4
 8002d8e:	619a      	str	r2, [r3, #24]
 8002d90:	e030      	b.n	8002df4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d02c      	beq.n	8002df4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d020      	beq.n	8002de4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	699a      	ldr	r2, [r3, #24]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002db0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0210 	orr.w	r2, r2, #16
 8002dc0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	2b03      	cmp	r3, #3
 8002dc8:	d114      	bne.n	8002df4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699a      	ldr	r2, [r3, #24]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0220 	orr.w	r2, r2, #32
 8002dd8:	619a      	str	r2, [r3, #24]
 8002dda:	e00b      	b.n	8002df4 <HAL_FDCAN_Init+0x234>
 8002ddc:	080091c0 	.word	0x080091c0
 8002de0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699a      	ldr	r2, [r3, #24]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0220 	orr.w	r2, r2, #32
 8002df2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e04:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002e0c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e1c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e1e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e28:	d115      	bne.n	8002e56 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	3b01      	subs	r3, #1
 8002e36:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002e38:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8002e42:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8002e52:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002e54:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00a      	beq.n	8002e74 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e7c:	4413      	add	r3, r2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d012      	beq.n	8002ea8 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002e8a:	f023 0107 	bic.w	r1, r3, #7
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002e98:	4413      	add	r3, r2
 8002e9a:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d012      	beq.n	8002ed6 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002eb8:	f023 0107 	bic.w	r1, r3, #7
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002ec6:	4413      	add	r3, r2
 8002ec8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d013      	beq.n	8002f06 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002ee6:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002efa:	011a      	lsls	r2, r3, #4
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d013      	beq.n	8002f36 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002f16:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002f24:	4413      	add	r3, r2
 8002f26:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002f2a:	021a      	lsls	r2, r3, #8
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a11      	ldr	r2, [pc, #68]	; (8002f80 <HAL_FDCAN_Init+0x3c0>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d107      	bne.n	8002f50 <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f022 0203 	bic.w	r2, r2, #3
 8002f4e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f981 	bl	8003270 <FDCAN_CalcultateRamBlockAddresses>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8002f74:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3760      	adds	r7, #96	; 0x60
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	4000a000 	.word	0x4000a000

08002f84 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002f94:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d002      	beq.n	8002fa2 <HAL_FDCAN_ConfigFilter+0x1e>
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d157      	bne.n	8003052 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d12b      	bne.n	8003002 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	2b07      	cmp	r3, #7
 8002fb0:	d10d      	bne.n	8002fce <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002fbe:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002fc4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002fc6:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	e00e      	b.n	8002fec <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002fda:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002fe2:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	e025      	b.n	800304e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	075a      	lsls	r2, r3, #29
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	4313      	orrs	r3, r2
 800300e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	2b07      	cmp	r3, #7
 8003016:	d103      	bne.n	8003020 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	e006      	b.n	800302e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	079a      	lsls	r2, r3, #30
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	4313      	orrs	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4413      	add	r3, r2
 800303a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	3304      	adds	r3, #4
 8003046:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800304e:	2300      	movs	r3, #0
 8003050:	e008      	b.n	8003064 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003058:	f043 0202 	orr.w	r2, r3, #2
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
  }
}
 8003064:	4618      	mov	r0, r3
 8003066:	371c      	adds	r7, #28
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b01      	cmp	r3, #1
 8003082:	d111      	bne.n	80030a8 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699a      	ldr	r2, [r3, #24]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0201 	bic.w	r2, r2, #1
 800309a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 80030a4:	2300      	movs	r3, #0
 80030a6:	e008      	b.n	80030ba <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030ae:	f043 0204 	orr.w	r2, r3, #4
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
  }
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	60f8      	str	r0, [r7, #12]
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d141      	bne.n	8003162 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80030e6:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d109      	bne.n	8003102 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030f4:	f043 0220 	orr.w	r2, r3, #32
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e038      	b.n	8003174 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800310a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d009      	beq.n	8003126 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003118:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e026      	b.n	8003174 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800312e:	0c1b      	lsrs	r3, r3, #16
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	68b9      	ldr	r1, [r7, #8]
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 fa1d 	bl	800357c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2101      	movs	r1, #1
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	fa01 f202 	lsl.w	r2, r1, r2
 800314e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003152:	2201      	movs	r2, #1
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	409a      	lsls	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	e008      	b.n	8003174 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003168:	f043 0208 	orr.w	r2, r3, #8
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
  }
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 800317c:	b480      	push	{r7}
 800317e:	b087      	sub	sp, #28
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800318e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003190:	7dfb      	ldrb	r3, [r7, #23]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d002      	beq.n	800319c <HAL_FDCAN_ActivateNotification+0x20>
 8003196:	7dfb      	ldrb	r3, [r7, #23]
 8003198:	2b02      	cmp	r3, #2
 800319a:	d155      	bne.n	8003248 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d108      	bne.n	80031bc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f042 0201 	orr.w	r2, r2, #1
 80031b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80031ba:	e014      	b.n	80031e6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	4013      	ands	r3, r2
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d108      	bne.n	80031de <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0202 	orr.w	r2, r2, #2
 80031da:	65da      	str	r2, [r3, #92]	; 0x5c
 80031dc:	e003      	b.n	80031e6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2203      	movs	r2, #3
 80031e4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d009      	beq.n	8003204 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	430a      	orrs	r2, r1
 8003200:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800320a:	2b00      	cmp	r3, #0
 800320c:	d009      	beq.n	8003222 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	430a      	orrs	r2, r1
 800321e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <HAL_FDCAN_ActivateNotification+0xec>)
 800322c:	4013      	ands	r3, r2
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	6812      	ldr	r2, [r2, #0]
 8003232:	430b      	orrs	r3, r1
 8003234:	6553      	str	r3, [r2, #84]	; 0x54
 8003236:	4b0d      	ldr	r3, [pc, #52]	; (800326c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003238:	695a      	ldr	r2, [r3, #20]
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	0f9b      	lsrs	r3, r3, #30
 800323e:	490b      	ldr	r1, [pc, #44]	; (800326c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003240:	4313      	orrs	r3, r2
 8003242:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003244:	2300      	movs	r3, #0
 8003246:	e008      	b.n	800325a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800324e:	f043 0202 	orr.w	r2, r3, #2
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
  }
}
 800325a:	4618      	mov	r0, r3
 800325c:	371c      	adds	r7, #28
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	3fcfffff 	.word	0x3fcfffff
 800326c:	4000a800 	.word	0x4000a800

08003270 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800327c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003286:	4ba7      	ldr	r3, [pc, #668]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003288:	4013      	ands	r3, r2
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	0091      	lsls	r1, r2, #2
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	430b      	orrs	r3, r1
 8003294:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032a0:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	041a      	lsls	r2, r3, #16
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	4413      	add	r3, r2
 80032bc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80032c6:	4b97      	ldr	r3, [pc, #604]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80032c8:	4013      	ands	r3, r2
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	0091      	lsls	r1, r2, #2
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6812      	ldr	r2, [r2, #0]
 80032d2:	430b      	orrs	r3, r1
 80032d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e0:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e8:	041a      	lsls	r2, r3, #16
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	4413      	add	r3, r2
 80032fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003308:	4b86      	ldr	r3, [pc, #536]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800330a:	4013      	ands	r3, r2
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	0091      	lsls	r1, r2, #2
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	430b      	orrs	r3, r1
 8003316:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003322:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	041a      	lsls	r2, r3, #16
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	430a      	orrs	r2, r1
 8003332:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800333e:	fb02 f303 	mul.w	r3, r2, r3
 8003342:	68ba      	ldr	r2, [r7, #8]
 8003344:	4413      	add	r3, r2
 8003346:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003350:	4b74      	ldr	r3, [pc, #464]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003352:	4013      	ands	r3, r2
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	0091      	lsls	r1, r2, #2
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	430b      	orrs	r3, r1
 800335e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800336a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003372:	041a      	lsls	r2, r3, #16
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003386:	fb02 f303 	mul.w	r3, r2, r3
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	4413      	add	r3, r2
 800338e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003398:	4b62      	ldr	r3, [pc, #392]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800339a:	4013      	ands	r3, r2
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	0091      	lsls	r1, r2, #2
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	430b      	orrs	r3, r1
 80033a6:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80033b2:	fb02 f303 	mul.w	r3, r2, r3
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	4413      	add	r3, r2
 80033ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80033c4:	4b57      	ldr	r3, [pc, #348]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	0091      	lsls	r1, r2, #2
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	430b      	orrs	r3, r1
 80033d2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80033de:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e6:	041a      	lsls	r2, r3, #16
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	4413      	add	r3, r2
 80033fc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003406:	4b47      	ldr	r3, [pc, #284]	; (8003524 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003408:	4013      	ands	r3, r2
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	0091      	lsls	r1, r2, #2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	430b      	orrs	r3, r1
 8003414:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003420:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003428:	041a      	lsls	r2, r3, #16
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800343c:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003444:	061a      	lsls	r2, r3, #24
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003454:	4b34      	ldr	r3, [pc, #208]	; (8003528 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003456:	4413      	add	r3, r2
 8003458:	009a      	lsls	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	441a      	add	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	441a      	add	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800348a:	fb01 f303 	mul.w	r3, r1, r3
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	441a      	add	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80034a2:	fb01 f303 	mul.w	r3, r1, r3
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	441a      	add	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80034ba:	fb01 f303 	mul.w	r3, r1, r3
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	441a      	add	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	441a      	add	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80034ea:	fb01 f303 	mul.w	r3, r1, r3
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	441a      	add	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8003506:	fb01 f303 	mul.w	r3, r1, r3
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	441a      	add	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800351a:	4a04      	ldr	r2, [pc, #16]	; (800352c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d915      	bls.n	800354c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003520:	e006      	b.n	8003530 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003522:	bf00      	nop
 8003524:	ffff0003 	.word	0xffff0003
 8003528:	10002b00 	.word	0x10002b00
 800352c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003536:	f043 0220 	orr.w	r2, r3, #32
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2203      	movs	r2, #3
 8003544:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e010      	b.n	800356e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	e005      	b.n	8003560 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	3304      	adds	r3, #4
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	429a      	cmp	r2, r3
 800356a:	d3f3      	bcc.n	8003554 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop

0800357c <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 800357c:	b480      	push	{r7}
 800357e:	b089      	sub	sp, #36	; 0x24
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
 8003588:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10a      	bne.n	80035a8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800359a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80035a2:	4313      	orrs	r3, r2
 80035a4:	61fb      	str	r3, [r7, #28]
 80035a6:	e00a      	b.n	80035be <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80035b0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80035b6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80035b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80035bc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80035c8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80035ce:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80035d4:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035e8:	6839      	ldr	r1, [r7, #0]
 80035ea:	fb01 f303 	mul.w	r3, r1, r3
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4413      	add	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	3304      	adds	r3, #4
 80035fe:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	3304      	adds	r3, #4
 800360a:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	e020      	b.n	8003654 <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	3303      	adds	r3, #3
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	4413      	add	r3, r2
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	3302      	adds	r3, #2
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	440b      	add	r3, r1
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800362a:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	3301      	adds	r3, #1
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	440b      	add	r3, r1
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8003638:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	697a      	ldr	r2, [r7, #20]
 800363e:	440a      	add	r2, r1
 8003640:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8003642:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	3304      	adds	r3, #4
 800364c:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	3304      	adds	r3, #4
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	0c1b      	lsrs	r3, r3, #16
 800365a:	4a06      	ldr	r2, [pc, #24]	; (8003674 <FDCAN_CopyMessageToRAM+0xf8>)
 800365c:	5cd3      	ldrb	r3, [r2, r3]
 800365e:	461a      	mov	r2, r3
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	4293      	cmp	r3, r2
 8003664:	d3d5      	bcc.n	8003612 <FDCAN_CopyMessageToRAM+0x96>
  }
}
 8003666:	bf00      	nop
 8003668:	bf00      	nop
 800366a:	3724      	adds	r7, #36	; 0x24
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	0800921c 	.word	0x0800921c

08003678 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003678:	b480      	push	{r7}
 800367a:	b089      	sub	sp, #36	; 0x24
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003682:	2300      	movs	r3, #0
 8003684:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003686:	4b89      	ldr	r3, [pc, #548]	; (80038ac <HAL_GPIO_Init+0x234>)
 8003688:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800368a:	e194      	b.n	80039b6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	2101      	movs	r1, #1
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	fa01 f303 	lsl.w	r3, r1, r3
 8003698:	4013      	ands	r3, r2
 800369a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 8186 	beq.w	80039b0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d005      	beq.n	80036bc <HAL_GPIO_Init+0x44>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f003 0303 	and.w	r3, r3, #3
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d130      	bne.n	800371e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	2203      	movs	r2, #3
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	43db      	mvns	r3, r3
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4013      	ands	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036f2:	2201      	movs	r2, #1
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	43db      	mvns	r3, r3
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4013      	ands	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	091b      	lsrs	r3, r3, #4
 8003708:	f003 0201 	and.w	r2, r3, #1
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	2b03      	cmp	r3, #3
 8003728:	d017      	beq.n	800375a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	2203      	movs	r2, #3
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43db      	mvns	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	689a      	ldr	r2, [r3, #8]
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	4313      	orrs	r3, r2
 8003752:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f003 0303 	and.w	r3, r3, #3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d123      	bne.n	80037ae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	08da      	lsrs	r2, r3, #3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	3208      	adds	r2, #8
 800376e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	220f      	movs	r2, #15
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4013      	ands	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	691a      	ldr	r2, [r3, #16]
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4313      	orrs	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	08da      	lsrs	r2, r3, #3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3208      	adds	r2, #8
 80037a8:	69b9      	ldr	r1, [r7, #24]
 80037aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	2203      	movs	r2, #3
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	43db      	mvns	r3, r3
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4013      	ands	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 0203 	and.w	r2, r3, #3
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4313      	orrs	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 80e0 	beq.w	80039b0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037f0:	4b2f      	ldr	r3, [pc, #188]	; (80038b0 <HAL_GPIO_Init+0x238>)
 80037f2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80037f6:	4a2e      	ldr	r2, [pc, #184]	; (80038b0 <HAL_GPIO_Init+0x238>)
 80037f8:	f043 0302 	orr.w	r3, r3, #2
 80037fc:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8003800:	4b2b      	ldr	r3, [pc, #172]	; (80038b0 <HAL_GPIO_Init+0x238>)
 8003802:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800380e:	4a29      	ldr	r2, [pc, #164]	; (80038b4 <HAL_GPIO_Init+0x23c>)
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	089b      	lsrs	r3, r3, #2
 8003814:	3302      	adds	r3, #2
 8003816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800381a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f003 0303 	and.w	r3, r3, #3
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	220f      	movs	r2, #15
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	43db      	mvns	r3, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4013      	ands	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a20      	ldr	r2, [pc, #128]	; (80038b8 <HAL_GPIO_Init+0x240>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d052      	beq.n	80038e0 <HAL_GPIO_Init+0x268>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a1f      	ldr	r2, [pc, #124]	; (80038bc <HAL_GPIO_Init+0x244>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d031      	beq.n	80038a6 <HAL_GPIO_Init+0x22e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a1e      	ldr	r2, [pc, #120]	; (80038c0 <HAL_GPIO_Init+0x248>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d02b      	beq.n	80038a2 <HAL_GPIO_Init+0x22a>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a1d      	ldr	r2, [pc, #116]	; (80038c4 <HAL_GPIO_Init+0x24c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d025      	beq.n	800389e <HAL_GPIO_Init+0x226>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <HAL_GPIO_Init+0x250>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d01f      	beq.n	800389a <HAL_GPIO_Init+0x222>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a1b      	ldr	r2, [pc, #108]	; (80038cc <HAL_GPIO_Init+0x254>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d019      	beq.n	8003896 <HAL_GPIO_Init+0x21e>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a1a      	ldr	r2, [pc, #104]	; (80038d0 <HAL_GPIO_Init+0x258>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d013      	beq.n	8003892 <HAL_GPIO_Init+0x21a>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a19      	ldr	r2, [pc, #100]	; (80038d4 <HAL_GPIO_Init+0x25c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d00d      	beq.n	800388e <HAL_GPIO_Init+0x216>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a18      	ldr	r2, [pc, #96]	; (80038d8 <HAL_GPIO_Init+0x260>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d007      	beq.n	800388a <HAL_GPIO_Init+0x212>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a17      	ldr	r2, [pc, #92]	; (80038dc <HAL_GPIO_Init+0x264>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d101      	bne.n	8003886 <HAL_GPIO_Init+0x20e>
 8003882:	2309      	movs	r3, #9
 8003884:	e02d      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 8003886:	230a      	movs	r3, #10
 8003888:	e02b      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 800388a:	2308      	movs	r3, #8
 800388c:	e029      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 800388e:	2307      	movs	r3, #7
 8003890:	e027      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 8003892:	2306      	movs	r3, #6
 8003894:	e025      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 8003896:	2305      	movs	r3, #5
 8003898:	e023      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 800389a:	2304      	movs	r3, #4
 800389c:	e021      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 800389e:	2303      	movs	r3, #3
 80038a0:	e01f      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 80038a2:	2302      	movs	r3, #2
 80038a4:	e01d      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e01b      	b.n	80038e2 <HAL_GPIO_Init+0x26a>
 80038aa:	bf00      	nop
 80038ac:	58000080 	.word	0x58000080
 80038b0:	58024400 	.word	0x58024400
 80038b4:	58000400 	.word	0x58000400
 80038b8:	58020000 	.word	0x58020000
 80038bc:	58020400 	.word	0x58020400
 80038c0:	58020800 	.word	0x58020800
 80038c4:	58020c00 	.word	0x58020c00
 80038c8:	58021000 	.word	0x58021000
 80038cc:	58021400 	.word	0x58021400
 80038d0:	58021800 	.word	0x58021800
 80038d4:	58021c00 	.word	0x58021c00
 80038d8:	58022000 	.word	0x58022000
 80038dc:	58022400 	.word	0x58022400
 80038e0:	2300      	movs	r3, #0
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	f002 0203 	and.w	r2, r2, #3
 80038e8:	0092      	lsls	r2, r2, #2
 80038ea:	4093      	lsls	r3, r2
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038f2:	4938      	ldr	r1, [pc, #224]	; (80039d4 <HAL_GPIO_Init+0x35c>)
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	089b      	lsrs	r3, r3, #2
 80038f8:	3302      	adds	r3, #2
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003900:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	43db      	mvns	r3, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4013      	ands	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003926:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800392e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	43db      	mvns	r3, r3
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	4013      	ands	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003954:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	43db      	mvns	r3, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	4013      	ands	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	43db      	mvns	r3, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4013      	ands	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	3301      	adds	r3, #1
 80039b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	fa22 f303 	lsr.w	r3, r2, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f47f ae63 	bne.w	800368c <HAL_GPIO_Init+0x14>
  }
}
 80039c6:	bf00      	nop
 80039c8:	bf00      	nop
 80039ca:	3724      	adds	r7, #36	; 0x24
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	58000400 	.word	0x58000400

080039d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e07f      	b.n	8003aea <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d106      	bne.n	8003a04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7fd f8d0 	bl	8000ba4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2224      	movs	r2, #36	; 0x24
 8003a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0201 	bic.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d107      	bne.n	8003a52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a4e:	609a      	str	r2, [r3, #8]
 8003a50:	e006      	b.n	8003a60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003a5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d104      	bne.n	8003a72 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6859      	ldr	r1, [r3, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4b1d      	ldr	r3, [pc, #116]	; (8003af4 <HAL_I2C_Init+0x11c>)
 8003a7e:	430b      	orrs	r3, r1
 8003a80:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68da      	ldr	r2, [r3, #12]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	691a      	ldr	r2, [r3, #16]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	69d9      	ldr	r1, [r3, #28]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1a      	ldr	r2, [r3, #32]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	02008000 	.word	0x02008000

08003af8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b088      	sub	sp, #32
 8003afc:	af02      	add	r7, sp, #8
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	607a      	str	r2, [r7, #4]
 8003b02:	461a      	mov	r2, r3
 8003b04:	460b      	mov	r3, r1
 8003b06:	817b      	strh	r3, [r7, #10]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b20      	cmp	r3, #32
 8003b16:	f040 80da 	bne.w	8003cce <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d101      	bne.n	8003b28 <HAL_I2C_Master_Transmit+0x30>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e0d3      	b.n	8003cd0 <HAL_I2C_Master_Transmit+0x1d8>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b30:	f7fd fd66 	bl	8001600 <HAL_GetTick>
 8003b34:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	2319      	movs	r3, #25
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 f9e6 	bl	8003f14 <I2C_WaitOnFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e0be      	b.n	8003cd0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2221      	movs	r2, #33	; 0x21
 8003b56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	893a      	ldrh	r2, [r7, #8]
 8003b72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2bff      	cmp	r3, #255	; 0xff
 8003b82:	d90e      	bls.n	8003ba2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	22ff      	movs	r2, #255	; 0xff
 8003b88:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b8e:	b2da      	uxtb	r2, r3
 8003b90:	8979      	ldrh	r1, [r7, #10]
 8003b92:	4b51      	ldr	r3, [pc, #324]	; (8003cd8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 fbdc 	bl	8004358 <I2C_TransferConfig>
 8003ba0:	e06c      	b.n	8003c7c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba6:	b29a      	uxth	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	8979      	ldrh	r1, [r7, #10]
 8003bb4:	4b48      	ldr	r3, [pc, #288]	; (8003cd8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fbcb 	bl	8004358 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003bc2:	e05b      	b.n	8003c7c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	6a39      	ldr	r1, [r7, #32]
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 f9e3 	bl	8003f94 <I2C_WaitOnTXISFlagUntilTimeout>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e07b      	b.n	8003cd0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	781a      	ldrb	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d034      	beq.n	8003c7c <HAL_I2C_Master_Transmit+0x184>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d130      	bne.n	8003c7c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	6a3b      	ldr	r3, [r7, #32]
 8003c20:	2200      	movs	r2, #0
 8003c22:	2180      	movs	r1, #128	; 0x80
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f975 	bl	8003f14 <I2C_WaitOnFlagUntilTimeout>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d001      	beq.n	8003c34 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e04d      	b.n	8003cd0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	2bff      	cmp	r3, #255	; 0xff
 8003c3c:	d90e      	bls.n	8003c5c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	22ff      	movs	r2, #255	; 0xff
 8003c42:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	8979      	ldrh	r1, [r7, #10]
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 fb7f 	bl	8004358 <I2C_TransferConfig>
 8003c5a:	e00f      	b.n	8003c7c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	8979      	ldrh	r1, [r7, #10]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 fb6e 	bl	8004358 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d19e      	bne.n	8003bc4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	6a39      	ldr	r1, [r7, #32]
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f000 f9c2 	bl	8004014 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e01a      	b.n	8003cd0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	6859      	ldr	r1, [r3, #4]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <HAL_I2C_Master_Transmit+0x1e4>)
 8003cae:	400b      	ands	r3, r1
 8003cb0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	e000      	b.n	8003cd0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003cce:	2302      	movs	r3, #2
  }
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3718      	adds	r7, #24
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	80002000 	.word	0x80002000
 8003cdc:	fe00e800 	.word	0xfe00e800

08003ce0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	607a      	str	r2, [r7, #4]
 8003cea:	461a      	mov	r2, r3
 8003cec:	460b      	mov	r3, r1
 8003cee:	817b      	strh	r3, [r7, #10]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b20      	cmp	r3, #32
 8003cfe:	f040 80db 	bne.w	8003eb8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_I2C_Master_Receive+0x30>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e0d4      	b.n	8003eba <HAL_I2C_Master_Receive+0x1da>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d18:	f7fd fc72 	bl	8001600 <HAL_GetTick>
 8003d1c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	2319      	movs	r3, #25
 8003d24:	2201      	movs	r2, #1
 8003d26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 f8f2 	bl	8003f14 <I2C_WaitOnFlagUntilTimeout>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0bf      	b.n	8003eba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2222      	movs	r2, #34	; 0x22
 8003d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2210      	movs	r2, #16
 8003d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	893a      	ldrh	r2, [r7, #8]
 8003d5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	2bff      	cmp	r3, #255	; 0xff
 8003d6a:	d90e      	bls.n	8003d8a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	22ff      	movs	r2, #255	; 0xff
 8003d70:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	8979      	ldrh	r1, [r7, #10]
 8003d7a:	4b52      	ldr	r3, [pc, #328]	; (8003ec4 <HAL_I2C_Master_Receive+0x1e4>)
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	f000 fae8 	bl	8004358 <I2C_TransferConfig>
 8003d88:	e06d      	b.n	8003e66 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	8979      	ldrh	r1, [r7, #10]
 8003d9c:	4b49      	ldr	r3, [pc, #292]	; (8003ec4 <HAL_I2C_Master_Receive+0x1e4>)
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 fad7 	bl	8004358 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003daa:	e05c      	b.n	8003e66 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	6a39      	ldr	r1, [r7, #32]
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f96b 	bl	800408c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e07c      	b.n	8003eba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dca:	b2d2      	uxtb	r2, r2
 8003dcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd2:	1c5a      	adds	r2, r3, #1
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d034      	beq.n	8003e66 <HAL_I2C_Master_Receive+0x186>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d130      	bne.n	8003e66 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	6a3b      	ldr	r3, [r7, #32]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	2180      	movs	r1, #128	; 0x80
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f880 	bl	8003f14 <I2C_WaitOnFlagUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e04d      	b.n	8003eba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	2bff      	cmp	r3, #255	; 0xff
 8003e26:	d90e      	bls.n	8003e46 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	22ff      	movs	r2, #255	; 0xff
 8003e2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	8979      	ldrh	r1, [r7, #10]
 8003e36:	2300      	movs	r3, #0
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 fa8a 	bl	8004358 <I2C_TransferConfig>
 8003e44:	e00f      	b.n	8003e66 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	8979      	ldrh	r1, [r7, #10]
 8003e58:	2300      	movs	r3, #0
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fa79 	bl	8004358 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d19d      	bne.n	8003dac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	6a39      	ldr	r1, [r7, #32]
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f000 f8cd 	bl	8004014 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d001      	beq.n	8003e84 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e01a      	b.n	8003eba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6859      	ldr	r1, [r3, #4]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <HAL_I2C_Master_Receive+0x1e8>)
 8003e98:	400b      	ands	r3, r1
 8003e9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	e000      	b.n	8003eba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003eb8:	2302      	movs	r3, #2
  }
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3718      	adds	r7, #24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	80002400 	.word	0x80002400
 8003ec8:	fe00e800 	.word	0xfe00e800

08003ecc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d103      	bne.n	8003eea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d007      	beq.n	8003f08 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699a      	ldr	r2, [r3, #24]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0201 	orr.w	r2, r2, #1
 8003f06:	619a      	str	r2, [r3, #24]
  }
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	603b      	str	r3, [r7, #0]
 8003f20:	4613      	mov	r3, r2
 8003f22:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f24:	e022      	b.n	8003f6c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2c:	d01e      	beq.n	8003f6c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f2e:	f7fd fb67 	bl	8001600 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d302      	bcc.n	8003f44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d113      	bne.n	8003f6c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f48:	f043 0220 	orr.w	r2, r3, #32
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e00f      	b.n	8003f8c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699a      	ldr	r2, [r3, #24]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	4013      	ands	r3, r2
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	bf0c      	ite	eq
 8003f7c:	2301      	moveq	r3, #1
 8003f7e:	2300      	movne	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	461a      	mov	r2, r3
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d0cd      	beq.n	8003f26 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fa0:	e02c      	b.n	8003ffc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	68b9      	ldr	r1, [r7, #8]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 f8ea 	bl	8004180 <I2C_IsErrorOccurred>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e02a      	b.n	800400c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbc:	d01e      	beq.n	8003ffc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fbe:	f7fd fb1f 	bl	8001600 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	68ba      	ldr	r2, [r7, #8]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d302      	bcc.n	8003fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d113      	bne.n	8003ffc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd8:	f043 0220 	orr.w	r2, r3, #32
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e007      	b.n	800400c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b02      	cmp	r3, #2
 8004008:	d1cb      	bne.n	8003fa2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004020:	e028      	b.n	8004074 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f8aa 	bl	8004180 <I2C_IsErrorOccurred>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e026      	b.n	8004084 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004036:	f7fd fae3 	bl	8001600 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	429a      	cmp	r2, r3
 8004044:	d302      	bcc.n	800404c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d113      	bne.n	8004074 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e007      	b.n	8004084 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b20      	cmp	r3, #32
 8004080:	d1cf      	bne.n	8004022 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004098:	e064      	b.n	8004164 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	68b9      	ldr	r1, [r7, #8]
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 f86e 	bl	8004180 <I2C_IsErrorOccurred>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e062      	b.n	8004174 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	f003 0320 	and.w	r3, r3, #32
 80040b8:	2b20      	cmp	r3, #32
 80040ba:	d138      	bne.n	800412e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	f003 0304 	and.w	r3, r3, #4
 80040c6:	2b04      	cmp	r3, #4
 80040c8:	d105      	bne.n	80040d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	e04e      	b.n	8004174 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	f003 0310 	and.w	r3, r3, #16
 80040e0:	2b10      	cmp	r3, #16
 80040e2:	d107      	bne.n	80040f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2210      	movs	r2, #16
 80040ea:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2204      	movs	r2, #4
 80040f0:	645a      	str	r2, [r3, #68]	; 0x44
 80040f2:	e002      	b.n	80040fa <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2220      	movs	r2, #32
 8004100:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6859      	ldr	r1, [r3, #4]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	4b1b      	ldr	r3, [pc, #108]	; (800417c <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800410e:	400b      	ands	r3, r1
 8004110:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2220      	movs	r2, #32
 8004116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e022      	b.n	8004174 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800412e:	f7fd fa67 	bl	8001600 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	68ba      	ldr	r2, [r7, #8]
 800413a:	429a      	cmp	r2, r3
 800413c:	d302      	bcc.n	8004144 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10f      	bne.n	8004164 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004148:	f043 0220 	orr.w	r2, r3, #32
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e007      	b.n	8004174 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	f003 0304 	and.w	r3, r3, #4
 800416e:	2b04      	cmp	r3, #4
 8004170:	d193      	bne.n	800409a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	fe00e800 	.word	0xfe00e800

08004180 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08a      	sub	sp, #40	; 0x28
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800418c:	2300      	movs	r3, #0
 800418e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800419a:	2300      	movs	r3, #0
 800419c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	f003 0310 	and.w	r3, r3, #16
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d075      	beq.n	8004298 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2210      	movs	r2, #16
 80041b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041b4:	e056      	b.n	8004264 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041bc:	d052      	beq.n	8004264 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041be:	f7fd fa1f 	bl	8001600 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d302      	bcc.n	80041d4 <I2C_IsErrorOccurred+0x54>
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d147      	bne.n	8004264 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041f6:	d12e      	bne.n	8004256 <I2C_IsErrorOccurred+0xd6>
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041fe:	d02a      	beq.n	8004256 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004200:	7cfb      	ldrb	r3, [r7, #19]
 8004202:	2b20      	cmp	r3, #32
 8004204:	d027      	beq.n	8004256 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004214:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004216:	f7fd f9f3 	bl	8001600 <HAL_GetTick>
 800421a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800421c:	e01b      	b.n	8004256 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800421e:	f7fd f9ef 	bl	8001600 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b19      	cmp	r3, #25
 800422a:	d914      	bls.n	8004256 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b20      	cmp	r3, #32
 8004262:	d1dc      	bne.n	800421e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	f003 0320 	and.w	r3, r3, #32
 800426e:	2b20      	cmp	r3, #32
 8004270:	d003      	beq.n	800427a <I2C_IsErrorOccurred+0xfa>
 8004272:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004276:	2b00      	cmp	r3, #0
 8004278:	d09d      	beq.n	80041b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800427a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800427e:	2b00      	cmp	r3, #0
 8004280:	d103      	bne.n	800428a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2220      	movs	r2, #32
 8004288:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800428a:	6a3b      	ldr	r3, [r7, #32]
 800428c:	f043 0304 	orr.w	r3, r3, #4
 8004290:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00b      	beq.n	80042c2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	f043 0301 	orr.w	r3, r3, #1
 80042b0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00b      	beq.n	80042e4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80042cc:	6a3b      	ldr	r3, [r7, #32]
 80042ce:	f043 0308 	orr.w	r3, r3, #8
 80042d2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00b      	beq.n	8004306 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80042ee:	6a3b      	ldr	r3, [r7, #32]
 80042f0:	f043 0302 	orr.w	r3, r3, #2
 80042f4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004306:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800430a:	2b00      	cmp	r3, #0
 800430c:	d01c      	beq.n	8004348 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f7ff fddc 	bl	8003ecc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6859      	ldr	r1, [r3, #4]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	4b0d      	ldr	r3, [pc, #52]	; (8004354 <I2C_IsErrorOccurred+0x1d4>)
 8004320:	400b      	ands	r3, r1
 8004322:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004328:	6a3b      	ldr	r3, [r7, #32]
 800432a:	431a      	orrs	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004348:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800434c:	4618      	mov	r0, r3
 800434e:	3728      	adds	r7, #40	; 0x28
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	fe00e800 	.word	0xfe00e800

08004358 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004358:	b480      	push	{r7}
 800435a:	b087      	sub	sp, #28
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	607b      	str	r3, [r7, #4]
 8004362:	460b      	mov	r3, r1
 8004364:	817b      	strh	r3, [r7, #10]
 8004366:	4613      	mov	r3, r2
 8004368:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800436a:	897b      	ldrh	r3, [r7, #10]
 800436c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004370:	7a7b      	ldrb	r3, [r7, #9]
 8004372:	041b      	lsls	r3, r3, #16
 8004374:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004378:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	4313      	orrs	r3, r2
 8004382:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004386:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	0d5b      	lsrs	r3, r3, #21
 8004392:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004396:	4b08      	ldr	r3, [pc, #32]	; (80043b8 <I2C_TransferConfig+0x60>)
 8004398:	430b      	orrs	r3, r1
 800439a:	43db      	mvns	r3, r3
 800439c:	ea02 0103 	and.w	r1, r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80043aa:	bf00      	nop
 80043ac:	371c      	adds	r7, #28
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	03ff63ff 	.word	0x03ff63ff

080043bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b20      	cmp	r3, #32
 80043d0:	d138      	bne.n	8004444 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d101      	bne.n	80043e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80043dc:	2302      	movs	r3, #2
 80043de:	e032      	b.n	8004446 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2224      	movs	r2, #36	; 0x24
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0201 	bic.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800440e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	6819      	ldr	r1, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0201 	orr.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004440:	2300      	movs	r3, #0
 8004442:	e000      	b.n	8004446 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004444:	2302      	movs	r3, #2
  }
}
 8004446:	4618      	mov	r0, r3
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr

08004452 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004452:	b480      	push	{r7}
 8004454:	b085      	sub	sp, #20
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
 800445a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b20      	cmp	r3, #32
 8004466:	d139      	bne.n	80044dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004472:	2302      	movs	r3, #2
 8004474:	e033      	b.n	80044de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2224      	movs	r2, #36	; 0x24
 8004482:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0201 	bic.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	021b      	lsls	r3, r3, #8
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	e000      	b.n	80044de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80044dc:	2302      	movs	r3, #2
  }
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
	...

080044ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80044f4:	4b29      	ldr	r3, [pc, #164]	; (800459c <HAL_PWREx_ConfigSupply+0xb0>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f003 0307 	and.w	r3, r3, #7
 80044fc:	2b06      	cmp	r3, #6
 80044fe:	d00a      	beq.n	8004516 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004500:	4b26      	ldr	r3, [pc, #152]	; (800459c <HAL_PWREx_ConfigSupply+0xb0>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	429a      	cmp	r2, r3
 800450c:	d001      	beq.n	8004512 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e040      	b.n	8004594 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	e03e      	b.n	8004594 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004516:	4b21      	ldr	r3, [pc, #132]	; (800459c <HAL_PWREx_ConfigSupply+0xb0>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800451e:	491f      	ldr	r1, [pc, #124]	; (800459c <HAL_PWREx_ConfigSupply+0xb0>)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4313      	orrs	r3, r2
 8004524:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004526:	f7fd f86b 	bl	8001600 <HAL_GetTick>
 800452a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800452c:	e009      	b.n	8004542 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800452e:	f7fd f867 	bl	8001600 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800453c:	d901      	bls.n	8004542 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e028      	b.n	8004594 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004542:	4b16      	ldr	r3, [pc, #88]	; (800459c <HAL_PWREx_ConfigSupply+0xb0>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800454a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800454e:	d1ee      	bne.n	800452e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b1e      	cmp	r3, #30
 8004554:	d008      	beq.n	8004568 <HAL_PWREx_ConfigSupply+0x7c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b2e      	cmp	r3, #46	; 0x2e
 800455a:	d005      	beq.n	8004568 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b1d      	cmp	r3, #29
 8004560:	d002      	beq.n	8004568 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b2d      	cmp	r3, #45	; 0x2d
 8004566:	d114      	bne.n	8004592 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004568:	f7fd f84a 	bl	8001600 <HAL_GetTick>
 800456c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800456e:	e009      	b.n	8004584 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004570:	f7fd f846 	bl	8001600 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800457e:	d901      	bls.n	8004584 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e007      	b.n	8004594 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004584:	4b05      	ldr	r3, [pc, #20]	; (800459c <HAL_PWREx_ConfigSupply+0xb0>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800458c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004590:	d1ee      	bne.n	8004570 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	58024800 	.word	0x58024800

080045a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b08c      	sub	sp, #48	; 0x30
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e3f3      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 80b3 	beq.w	8004726 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045c0:	4b9e      	ldr	r3, [pc, #632]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80045ca:	4b9c      	ldr	r3, [pc, #624]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80045cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ce:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80045d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d2:	2b10      	cmp	r3, #16
 80045d4:	d007      	beq.n	80045e6 <HAL_RCC_OscConfig+0x46>
 80045d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d8:	2b18      	cmp	r3, #24
 80045da:	d112      	bne.n	8004602 <HAL_RCC_OscConfig+0x62>
 80045dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d10d      	bne.n	8004602 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045e6:	4b95      	ldr	r3, [pc, #596]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 8098 	beq.w	8004724 <HAL_RCC_OscConfig+0x184>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f040 8093 	bne.w	8004724 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e3cb      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800460a:	d106      	bne.n	800461a <HAL_RCC_OscConfig+0x7a>
 800460c:	4b8b      	ldr	r3, [pc, #556]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a8a      	ldr	r2, [pc, #552]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004616:	6013      	str	r3, [r2, #0]
 8004618:	e058      	b.n	80046cc <HAL_RCC_OscConfig+0x12c>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d112      	bne.n	8004648 <HAL_RCC_OscConfig+0xa8>
 8004622:	4b86      	ldr	r3, [pc, #536]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a85      	ldr	r2, [pc, #532]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004628:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800462c:	6013      	str	r3, [r2, #0]
 800462e:	4b83      	ldr	r3, [pc, #524]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a82      	ldr	r2, [pc, #520]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004634:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b80      	ldr	r3, [pc, #512]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a7f      	ldr	r2, [pc, #508]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004640:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	e041      	b.n	80046cc <HAL_RCC_OscConfig+0x12c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004650:	d112      	bne.n	8004678 <HAL_RCC_OscConfig+0xd8>
 8004652:	4b7a      	ldr	r3, [pc, #488]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a79      	ldr	r2, [pc, #484]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004658:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800465c:	6013      	str	r3, [r2, #0]
 800465e:	4b77      	ldr	r3, [pc, #476]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a76      	ldr	r2, [pc, #472]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004664:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b74      	ldr	r3, [pc, #464]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a73      	ldr	r2, [pc, #460]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	e029      	b.n	80046cc <HAL_RCC_OscConfig+0x12c>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8004680:	d112      	bne.n	80046a8 <HAL_RCC_OscConfig+0x108>
 8004682:	4b6e      	ldr	r3, [pc, #440]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a6d      	ldr	r2, [pc, #436]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004688:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800468c:	6013      	str	r3, [r2, #0]
 800468e:	4b6b      	ldr	r3, [pc, #428]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a6a      	ldr	r2, [pc, #424]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	4b68      	ldr	r3, [pc, #416]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a67      	ldr	r2, [pc, #412]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	e011      	b.n	80046cc <HAL_RCC_OscConfig+0x12c>
 80046a8:	4b64      	ldr	r3, [pc, #400]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a63      	ldr	r2, [pc, #396]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046b2:	6013      	str	r3, [r2, #0]
 80046b4:	4b61      	ldr	r3, [pc, #388]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a60      	ldr	r2, [pc, #384]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	4b5e      	ldr	r3, [pc, #376]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a5d      	ldr	r2, [pc, #372]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046c6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80046ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d013      	beq.n	80046fc <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d4:	f7fc ff94 	bl	8001600 <HAL_GetTick>
 80046d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046dc:	f7fc ff90 	bl	8001600 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b64      	cmp	r3, #100	; 0x64
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e355      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046ee:	4b53      	ldr	r3, [pc, #332]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCC_OscConfig+0x13c>
 80046fa:	e014      	b.n	8004726 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7fc ff80 	bl	8001600 <HAL_GetTick>
 8004700:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004704:	f7fc ff7c 	bl	8001600 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	; 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e341      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004716:	4b49      	ldr	r3, [pc, #292]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x164>
 8004722:	e000      	b.n	8004726 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 808c 	beq.w	800484c <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004734:	4b41      	ldr	r3, [pc, #260]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800473c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800473e:	4b3f      	ldr	r3, [pc, #252]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004742:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004744:	6a3b      	ldr	r3, [r7, #32]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d007      	beq.n	800475a <HAL_RCC_OscConfig+0x1ba>
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	2b18      	cmp	r3, #24
 800474e:	d137      	bne.n	80047c0 <HAL_RCC_OscConfig+0x220>
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d132      	bne.n	80047c0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800475a:	4b38      	ldr	r3, [pc, #224]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	d005      	beq.n	8004772 <HAL_RCC_OscConfig+0x1d2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e313      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004772:	4b32      	ldr	r3, [pc, #200]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f023 0219 	bic.w	r2, r3, #25
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	492f      	ldr	r1, [pc, #188]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004780:	4313      	orrs	r3, r2
 8004782:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004784:	f7fc ff3c 	bl	8001600 <HAL_GetTick>
 8004788:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800478c:	f7fc ff38 	bl	8001600 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e2fd      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800479e:	4b27      	ldr	r3, [pc, #156]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0304 	and.w	r3, r3, #4
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047aa:	4b24      	ldr	r3, [pc, #144]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	061b      	lsls	r3, r3, #24
 80047b8:	4920      	ldr	r1, [pc, #128]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047be:	e045      	b.n	800484c <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d026      	beq.n	8004816 <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80047c8:	4b1c      	ldr	r3, [pc, #112]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f023 0219 	bic.w	r2, r3, #25
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4919      	ldr	r1, [pc, #100]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047da:	f7fc ff11 	bl	8001600 <HAL_GetTick>
 80047de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047e2:	f7fc ff0d 	bl	8001600 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e2d2      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047f4:	4b11      	ldr	r3, [pc, #68]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d0f0      	beq.n	80047e2 <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004800:	4b0e      	ldr	r3, [pc, #56]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	061b      	lsls	r3, r3, #24
 800480e:	490b      	ldr	r1, [pc, #44]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004810:	4313      	orrs	r3, r2
 8004812:	604b      	str	r3, [r1, #4]
 8004814:	e01a      	b.n	800484c <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004816:	4b09      	ldr	r3, [pc, #36]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a08      	ldr	r2, [pc, #32]	; (800483c <HAL_RCC_OscConfig+0x29c>)
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004822:	f7fc feed 	bl	8001600 <HAL_GetTick>
 8004826:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004828:	e00a      	b.n	8004840 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800482a:	f7fc fee9 	bl	8001600 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d903      	bls.n	8004840 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e2ae      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
 800483c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004840:	4b99      	ldr	r3, [pc, #612]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1ee      	bne.n	800482a <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0310 	and.w	r3, r3, #16
 8004854:	2b00      	cmp	r3, #0
 8004856:	d06a      	beq.n	800492e <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004858:	4b93      	ldr	r3, [pc, #588]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004860:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004862:	4b91      	ldr	r3, [pc, #580]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004866:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	2b08      	cmp	r3, #8
 800486c:	d007      	beq.n	800487e <HAL_RCC_OscConfig+0x2de>
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	2b18      	cmp	r3, #24
 8004872:	d11b      	bne.n	80048ac <HAL_RCC_OscConfig+0x30c>
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	2b01      	cmp	r3, #1
 800487c:	d116      	bne.n	80048ac <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800487e:	4b8a      	ldr	r3, [pc, #552]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004886:	2b00      	cmp	r3, #0
 8004888:	d005      	beq.n	8004896 <HAL_RCC_OscConfig+0x2f6>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	2b80      	cmp	r3, #128	; 0x80
 8004890:	d001      	beq.n	8004896 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e281      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004896:	4b84      	ldr	r3, [pc, #528]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	061b      	lsls	r3, r3, #24
 80048a4:	4980      	ldr	r1, [pc, #512]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80048aa:	e040      	b.n	800492e <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d023      	beq.n	80048fc <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80048b4:	4b7c      	ldr	r3, [pc, #496]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a7b      	ldr	r2, [pc, #492]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c0:	f7fc fe9e 	bl	8001600 <HAL_GetTick>
 80048c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80048c8:	f7fc fe9a 	bl	8001600 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e25f      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048da:	4b73      	ldr	r3, [pc, #460]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80048e6:	4b70      	ldr	r3, [pc, #448]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	061b      	lsls	r3, r3, #24
 80048f4:	496c      	ldr	r1, [pc, #432]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60cb      	str	r3, [r1, #12]
 80048fa:	e018      	b.n	800492e <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80048fc:	4b6a      	ldr	r3, [pc, #424]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a69      	ldr	r2, [pc, #420]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fc fe7a 	bl	8001600 <HAL_GetTick>
 800490c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004910:	f7fc fe76 	bl	8001600 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e23b      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004922:	4b61      	ldr	r3, [pc, #388]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b00      	cmp	r3, #0
 8004938:	d036      	beq.n	80049a8 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d019      	beq.n	8004976 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004942:	4b59      	ldr	r3, [pc, #356]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004946:	4a58      	ldr	r2, [pc, #352]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004948:	f043 0301 	orr.w	r3, r3, #1
 800494c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800494e:	f7fc fe57 	bl	8001600 <HAL_GetTick>
 8004952:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004956:	f7fc fe53 	bl	8001600 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e218      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004968:	4b4f      	ldr	r3, [pc, #316]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 800496a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0f0      	beq.n	8004956 <HAL_RCC_OscConfig+0x3b6>
 8004974:	e018      	b.n	80049a8 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004976:	4b4c      	ldr	r3, [pc, #304]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800497a:	4a4b      	ldr	r2, [pc, #300]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 800497c:	f023 0301 	bic.w	r3, r3, #1
 8004980:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004982:	f7fc fe3d 	bl	8001600 <HAL_GetTick>
 8004986:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004988:	e008      	b.n	800499c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800498a:	f7fc fe39 	bl	8001600 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d901      	bls.n	800499c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e1fe      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800499c:	4b42      	ldr	r3, [pc, #264]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 800499e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a0:	f003 0302 	and.w	r3, r3, #2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1f0      	bne.n	800498a <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0320 	and.w	r3, r3, #32
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d036      	beq.n	8004a22 <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d019      	beq.n	80049f0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049bc:	4b3a      	ldr	r3, [pc, #232]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a39      	ldr	r2, [pc, #228]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80049c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80049c8:	f7fc fe1a 	bl	8001600 <HAL_GetTick>
 80049cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80049d0:	f7fc fe16 	bl	8001600 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e1db      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80049e2:	4b31      	ldr	r3, [pc, #196]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d0f0      	beq.n	80049d0 <HAL_RCC_OscConfig+0x430>
 80049ee:	e018      	b.n	8004a22 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049f0:	4b2d      	ldr	r3, [pc, #180]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a2c      	ldr	r2, [pc, #176]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 80049f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80049fc:	f7fc fe00 	bl	8001600 <HAL_GetTick>
 8004a00:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004a04:	f7fc fdfc 	bl	8001600 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e1c1      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a16:	4b24      	ldr	r3, [pc, #144]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f0      	bne.n	8004a04 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0304 	and.w	r3, r3, #4
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 80af 	beq.w	8004b8e <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a30:	4b1e      	ldr	r3, [pc, #120]	; (8004aac <HAL_RCC_OscConfig+0x50c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a1d      	ldr	r2, [pc, #116]	; (8004aac <HAL_RCC_OscConfig+0x50c>)
 8004a36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a3c:	f7fc fde0 	bl	8001600 <HAL_GetTick>
 8004a40:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004a44:	f7fc fddc 	bl	8001600 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b64      	cmp	r3, #100	; 0x64
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e1a1      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a56:	4b15      	ldr	r3, [pc, #84]	; (8004aac <HAL_RCC_OscConfig+0x50c>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0f0      	beq.n	8004a44 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d106      	bne.n	8004a78 <HAL_RCC_OscConfig+0x4d8>
 8004a6a:	4b0f      	ldr	r3, [pc, #60]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6e:	4a0e      	ldr	r2, [pc, #56]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a70:	f043 0301 	orr.w	r3, r3, #1
 8004a74:	6713      	str	r3, [r2, #112]	; 0x70
 8004a76:	e05b      	b.n	8004b30 <HAL_RCC_OscConfig+0x590>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d117      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x510>
 8004a80:	4b09      	ldr	r3, [pc, #36]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a84:	4a08      	ldr	r2, [pc, #32]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a8c:	4b06      	ldr	r3, [pc, #24]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a90:	4a05      	ldr	r2, [pc, #20]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a96:	6713      	str	r3, [r2, #112]	; 0x70
 8004a98:	4b03      	ldr	r3, [pc, #12]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9c:	4a02      	ldr	r2, [pc, #8]	; (8004aa8 <HAL_RCC_OscConfig+0x508>)
 8004a9e:	f023 0304 	bic.w	r3, r3, #4
 8004aa2:	6713      	str	r3, [r2, #112]	; 0x70
 8004aa4:	e044      	b.n	8004b30 <HAL_RCC_OscConfig+0x590>
 8004aa6:	bf00      	nop
 8004aa8:	58024400 	.word	0x58024400
 8004aac:	58024800 	.word	0x58024800
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b05      	cmp	r3, #5
 8004ab6:	d112      	bne.n	8004ade <HAL_RCC_OscConfig+0x53e>
 8004ab8:	4b95      	ldr	r3, [pc, #596]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004abc:	4a94      	ldr	r2, [pc, #592]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004abe:	f043 0304 	orr.w	r3, r3, #4
 8004ac2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ac4:	4b92      	ldr	r3, [pc, #584]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac8:	4a91      	ldr	r2, [pc, #580]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004aca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ace:	6713      	str	r3, [r2, #112]	; 0x70
 8004ad0:	4b8f      	ldr	r3, [pc, #572]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad4:	4a8e      	ldr	r2, [pc, #568]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6713      	str	r3, [r2, #112]	; 0x70
 8004adc:	e028      	b.n	8004b30 <HAL_RCC_OscConfig+0x590>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b85      	cmp	r3, #133	; 0x85
 8004ae4:	d112      	bne.n	8004b0c <HAL_RCC_OscConfig+0x56c>
 8004ae6:	4b8a      	ldr	r3, [pc, #552]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aea:	4a89      	ldr	r2, [pc, #548]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004aec:	f043 0304 	orr.w	r3, r3, #4
 8004af0:	6713      	str	r3, [r2, #112]	; 0x70
 8004af2:	4b87      	ldr	r3, [pc, #540]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af6:	4a86      	ldr	r2, [pc, #536]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004afc:	6713      	str	r3, [r2, #112]	; 0x70
 8004afe:	4b84      	ldr	r3, [pc, #528]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b02:	4a83      	ldr	r2, [pc, #524]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b04:	f043 0301 	orr.w	r3, r3, #1
 8004b08:	6713      	str	r3, [r2, #112]	; 0x70
 8004b0a:	e011      	b.n	8004b30 <HAL_RCC_OscConfig+0x590>
 8004b0c:	4b80      	ldr	r3, [pc, #512]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b10:	4a7f      	ldr	r2, [pc, #508]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b12:	f023 0301 	bic.w	r3, r3, #1
 8004b16:	6713      	str	r3, [r2, #112]	; 0x70
 8004b18:	4b7d      	ldr	r3, [pc, #500]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1c:	4a7c      	ldr	r2, [pc, #496]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b1e:	f023 0304 	bic.w	r3, r3, #4
 8004b22:	6713      	str	r3, [r2, #112]	; 0x70
 8004b24:	4b7a      	ldr	r3, [pc, #488]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b28:	4a79      	ldr	r2, [pc, #484]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d015      	beq.n	8004b64 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b38:	f7fc fd62 	bl	8001600 <HAL_GetTick>
 8004b3c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b3e:	e00a      	b.n	8004b56 <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b40:	f7fc fd5e 	bl	8001600 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e121      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b56:	4b6e      	ldr	r3, [pc, #440]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0ee      	beq.n	8004b40 <HAL_RCC_OscConfig+0x5a0>
 8004b62:	e014      	b.n	8004b8e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b64:	f7fc fd4c 	bl	8001600 <HAL_GetTick>
 8004b68:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b6c:	f7fc fd48 	bl	8001600 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e10b      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b82:	4b63      	ldr	r3, [pc, #396]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1ee      	bne.n	8004b6c <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 8100 	beq.w	8004d98 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004b98:	4b5d      	ldr	r3, [pc, #372]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ba0:	2b18      	cmp	r3, #24
 8004ba2:	f000 80bb 	beq.w	8004d1c <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	f040 8095 	bne.w	8004cda <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb0:	4b57      	ldr	r3, [pc, #348]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a56      	ldr	r2, [pc, #344]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004bb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbc:	f7fc fd20 	bl	8001600 <HAL_GetTick>
 8004bc0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bc4:	f7fc fd1c 	bl	8001600 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e0e1      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004bd6:	4b4e      	ldr	r3, [pc, #312]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004be2:	4b4b      	ldr	r3, [pc, #300]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004be4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004be6:	4b4b      	ldr	r3, [pc, #300]	; (8004d14 <HAL_RCC_OscConfig+0x774>)
 8004be8:	4013      	ands	r3, r2
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004bf2:	0112      	lsls	r2, r2, #4
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	4946      	ldr	r1, [pc, #280]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	628b      	str	r3, [r1, #40]	; 0x28
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	3b01      	subs	r3, #1
 8004c02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	025b      	lsls	r3, r3, #9
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	3b01      	subs	r3, #1
 8004c18:	041b      	lsls	r3, r3, #16
 8004c1a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c24:	3b01      	subs	r3, #1
 8004c26:	061b      	lsls	r3, r3, #24
 8004c28:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004c2c:	4938      	ldr	r1, [pc, #224]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004c32:	4b37      	ldr	r3, [pc, #220]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c36:	4a36      	ldr	r2, [pc, #216]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c38:	f023 0301 	bic.w	r3, r3, #1
 8004c3c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004c3e:	4b34      	ldr	r3, [pc, #208]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c42:	4b35      	ldr	r3, [pc, #212]	; (8004d18 <HAL_RCC_OscConfig+0x778>)
 8004c44:	4013      	ands	r3, r2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004c4a:	00d2      	lsls	r2, r2, #3
 8004c4c:	4930      	ldr	r1, [pc, #192]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004c52:	4b2f      	ldr	r3, [pc, #188]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c56:	f023 020c 	bic.w	r2, r3, #12
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	492c      	ldr	r1, [pc, #176]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004c64:	4b2a      	ldr	r3, [pc, #168]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	f023 0202 	bic.w	r2, r3, #2
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c70:	4927      	ldr	r1, [pc, #156]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004c76:	4b26      	ldr	r3, [pc, #152]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	4a25      	ldr	r2, [pc, #148]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c80:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c82:	4b23      	ldr	r3, [pc, #140]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c86:	4a22      	ldr	r2, [pc, #136]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c8c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004c8e:	4b20      	ldr	r3, [pc, #128]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	4a1f      	ldr	r2, [pc, #124]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c98:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004c9a:	4b1d      	ldr	r3, [pc, #116]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9e:	4a1c      	ldr	r2, [pc, #112]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ca0:	f043 0301 	orr.w	r3, r3, #1
 8004ca4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ca6:	4b1a      	ldr	r3, [pc, #104]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a19      	ldr	r2, [pc, #100]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004cac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb2:	f7fc fca5 	bl	8001600 <HAL_GetTick>
 8004cb6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cba:	f7fc fca1 	bl	8001600 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e066      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ccc:	4b10      	ldr	r3, [pc, #64]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d0f0      	beq.n	8004cba <HAL_RCC_OscConfig+0x71a>
 8004cd8:	e05e      	b.n	8004d98 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cda:	4b0d      	ldr	r3, [pc, #52]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a0c      	ldr	r2, [pc, #48]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004ce0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ce4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce6:	f7fc fc8b 	bl	8001600 <HAL_GetTick>
 8004cea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004cec:	e008      	b.n	8004d00 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cee:	f7fc fc87 	bl	8001600 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e04c      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d00:	4b03      	ldr	r3, [pc, #12]	; (8004d10 <HAL_RCC_OscConfig+0x770>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1f0      	bne.n	8004cee <HAL_RCC_OscConfig+0x74e>
 8004d0c:	e044      	b.n	8004d98 <HAL_RCC_OscConfig+0x7f8>
 8004d0e:	bf00      	nop
 8004d10:	58024400 	.word	0x58024400
 8004d14:	fffffc0c 	.word	0xfffffc0c
 8004d18:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004d1c:	4b21      	ldr	r3, [pc, #132]	; (8004da4 <HAL_RCC_OscConfig+0x804>)
 8004d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d20:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004d22:	4b20      	ldr	r3, [pc, #128]	; (8004da4 <HAL_RCC_OscConfig+0x804>)
 8004d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d26:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d031      	beq.n	8004d94 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	f003 0203 	and.w	r2, r3, #3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d12a      	bne.n	8004d94 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	091b      	lsrs	r3, r3, #4
 8004d42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d122      	bne.n	8004d94 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d58:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d11a      	bne.n	8004d94 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	0a5b      	lsrs	r3, r3, #9
 8004d62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d111      	bne.n	8004d94 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	0c1b      	lsrs	r3, r3, #16
 8004d74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d108      	bne.n	8004d94 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	0e1b      	lsrs	r3, r3, #24
 8004d86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d001      	beq.n	8004d98 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3730      	adds	r7, #48	; 0x30
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	58024400 	.word	0x58024400

08004da8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e19c      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004dbc:	4b8a      	ldr	r3, [pc, #552]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d910      	bls.n	8004dec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dca:	4b87      	ldr	r3, [pc, #540]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f023 020f 	bic.w	r2, r3, #15
 8004dd2:	4985      	ldr	r1, [pc, #532]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dda:	4b83      	ldr	r3, [pc, #524]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 030f 	and.w	r3, r3, #15
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d001      	beq.n	8004dec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e184      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d010      	beq.n	8004e1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	691a      	ldr	r2, [r3, #16]
 8004dfc:	4b7b      	ldr	r3, [pc, #492]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d908      	bls.n	8004e1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004e08:	4b78      	ldr	r3, [pc, #480]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	4975      	ldr	r1, [pc, #468]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0308 	and.w	r3, r3, #8
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d010      	beq.n	8004e48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	695a      	ldr	r2, [r3, #20]
 8004e2a:	4b70      	ldr	r3, [pc, #448]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d908      	bls.n	8004e48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e36:	4b6d      	ldr	r3, [pc, #436]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	496a      	ldr	r1, [pc, #424]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d010      	beq.n	8004e76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699a      	ldr	r2, [r3, #24]
 8004e58:	4b64      	ldr	r3, [pc, #400]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d908      	bls.n	8004e76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e64:	4b61      	ldr	r3, [pc, #388]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e66:	69db      	ldr	r3, [r3, #28]
 8004e68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	495e      	ldr	r1, [pc, #376]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0320 	and.w	r3, r3, #32
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d010      	beq.n	8004ea4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69da      	ldr	r2, [r3, #28]
 8004e86:	4b59      	ldr	r3, [pc, #356]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d908      	bls.n	8004ea4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004e92:	4b56      	ldr	r3, [pc, #344]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	4953      	ldr	r1, [pc, #332]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0302 	and.w	r3, r3, #2
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d010      	beq.n	8004ed2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	4b4d      	ldr	r3, [pc, #308]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	f003 030f 	and.w	r3, r3, #15
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d908      	bls.n	8004ed2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ec0:	4b4a      	ldr	r3, [pc, #296]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	f023 020f 	bic.w	r2, r3, #15
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	4947      	ldr	r1, [pc, #284]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d055      	beq.n	8004f8a <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004ede:	4b43      	ldr	r3, [pc, #268]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	4940      	ldr	r1, [pc, #256]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d107      	bne.n	8004f08 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ef8:	4b3c      	ldr	r3, [pc, #240]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d121      	bne.n	8004f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0f6      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b03      	cmp	r3, #3
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f10:	4b36      	ldr	r3, [pc, #216]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d115      	bne.n	8004f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0ea      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d107      	bne.n	8004f38 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004f28:	4b30      	ldr	r3, [pc, #192]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d109      	bne.n	8004f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e0de      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f38:	4b2c      	ldr	r3, [pc, #176]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0d6      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f48:	4b28      	ldr	r3, [pc, #160]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	f023 0207 	bic.w	r2, r3, #7
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	4925      	ldr	r1, [pc, #148]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5a:	f7fc fb51 	bl	8001600 <HAL_GetTick>
 8004f5e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f60:	e00a      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f62:	f7fc fb4d 	bl	8001600 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d901      	bls.n	8004f78 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e0be      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f78:	4b1c      	ldr	r3, [pc, #112]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	00db      	lsls	r3, r3, #3
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d1eb      	bne.n	8004f62 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d010      	beq.n	8004fb8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68da      	ldr	r2, [r3, #12]
 8004f9a:	4b14      	ldr	r3, [pc, #80]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	f003 030f 	and.w	r3, r3, #15
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d208      	bcs.n	8004fb8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fa6:	4b11      	ldr	r3, [pc, #68]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004fa8:	699b      	ldr	r3, [r3, #24]
 8004faa:	f023 020f 	bic.w	r2, r3, #15
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	490e      	ldr	r1, [pc, #56]	; (8004fec <HAL_RCC_ClockConfig+0x244>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fb8:	4b0b      	ldr	r3, [pc, #44]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d214      	bcs.n	8004ff0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc6:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f023 020f 	bic.w	r2, r3, #15
 8004fce:	4906      	ldr	r1, [pc, #24]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fd6:	4b04      	ldr	r3, [pc, #16]	; (8004fe8 <HAL_RCC_ClockConfig+0x240>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d005      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e086      	b.n	80050f6 <HAL_RCC_ClockConfig+0x34e>
 8004fe8:	52002000 	.word	0x52002000
 8004fec:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d010      	beq.n	800501e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	4b3f      	ldr	r3, [pc, #252]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005008:	429a      	cmp	r2, r3
 800500a:	d208      	bcs.n	800501e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800500c:	4b3c      	ldr	r3, [pc, #240]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	4939      	ldr	r1, [pc, #228]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 800501a:	4313      	orrs	r3, r2
 800501c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0308 	and.w	r3, r3, #8
 8005026:	2b00      	cmp	r3, #0
 8005028:	d010      	beq.n	800504c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	695a      	ldr	r2, [r3, #20]
 800502e:	4b34      	ldr	r3, [pc, #208]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005036:	429a      	cmp	r2, r3
 8005038:	d208      	bcs.n	800504c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800503a:	4b31      	ldr	r3, [pc, #196]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	492e      	ldr	r1, [pc, #184]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 8005048:	4313      	orrs	r3, r2
 800504a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0310 	and.w	r3, r3, #16
 8005054:	2b00      	cmp	r3, #0
 8005056:	d010      	beq.n	800507a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699a      	ldr	r2, [r3, #24]
 800505c:	4b28      	ldr	r3, [pc, #160]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005064:	429a      	cmp	r2, r3
 8005066:	d208      	bcs.n	800507a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005068:	4b25      	ldr	r3, [pc, #148]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	4922      	ldr	r1, [pc, #136]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 8005076:	4313      	orrs	r3, r2
 8005078:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0320 	and.w	r3, r3, #32
 8005082:	2b00      	cmp	r3, #0
 8005084:	d010      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	69da      	ldr	r2, [r3, #28]
 800508a:	4b1d      	ldr	r3, [pc, #116]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005092:	429a      	cmp	r2, r3
 8005094:	d208      	bcs.n	80050a8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005096:	4b1a      	ldr	r3, [pc, #104]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	4917      	ldr	r1, [pc, #92]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80050a8:	f000 f834 	bl	8005114 <HAL_RCC_GetSysClockFreq>
 80050ac:	4602      	mov	r2, r0
 80050ae:	4b14      	ldr	r3, [pc, #80]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	0a1b      	lsrs	r3, r3, #8
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	4912      	ldr	r1, [pc, #72]	; (8005104 <HAL_RCC_ClockConfig+0x35c>)
 80050ba:	5ccb      	ldrb	r3, [r1, r3]
 80050bc:	f003 031f 	and.w	r3, r3, #31
 80050c0:	fa22 f303 	lsr.w	r3, r2, r3
 80050c4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80050c6:	4b0e      	ldr	r3, [pc, #56]	; (8005100 <HAL_RCC_ClockConfig+0x358>)
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f003 030f 	and.w	r3, r3, #15
 80050ce:	4a0d      	ldr	r2, [pc, #52]	; (8005104 <HAL_RCC_ClockConfig+0x35c>)
 80050d0:	5cd3      	ldrb	r3, [r2, r3]
 80050d2:	f003 031f 	and.w	r3, r3, #31
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	fa22 f303 	lsr.w	r3, r2, r3
 80050dc:	4a0a      	ldr	r2, [pc, #40]	; (8005108 <HAL_RCC_ClockConfig+0x360>)
 80050de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80050e0:	4a0a      	ldr	r2, [pc, #40]	; (800510c <HAL_RCC_ClockConfig+0x364>)
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80050e6:	4b0a      	ldr	r3, [pc, #40]	; (8005110 <HAL_RCC_ClockConfig+0x368>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fc fa3e 	bl	800156c <HAL_InitTick>
 80050f0:	4603      	mov	r3, r0
 80050f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3718      	adds	r7, #24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	58024400 	.word	0x58024400
 8005104:	0800920c 	.word	0x0800920c
 8005108:	24000008 	.word	0x24000008
 800510c:	24000004 	.word	0x24000004
 8005110:	2400000c 	.word	0x2400000c

08005114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005114:	b480      	push	{r7}
 8005116:	b089      	sub	sp, #36	; 0x24
 8005118:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800511a:	4bb3      	ldr	r3, [pc, #716]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005122:	2b18      	cmp	r3, #24
 8005124:	f200 8155 	bhi.w	80053d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005128:	a201      	add	r2, pc, #4	; (adr r2, 8005130 <HAL_RCC_GetSysClockFreq+0x1c>)
 800512a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512e:	bf00      	nop
 8005130:	08005195 	.word	0x08005195
 8005134:	080053d3 	.word	0x080053d3
 8005138:	080053d3 	.word	0x080053d3
 800513c:	080053d3 	.word	0x080053d3
 8005140:	080053d3 	.word	0x080053d3
 8005144:	080053d3 	.word	0x080053d3
 8005148:	080053d3 	.word	0x080053d3
 800514c:	080053d3 	.word	0x080053d3
 8005150:	080051bb 	.word	0x080051bb
 8005154:	080053d3 	.word	0x080053d3
 8005158:	080053d3 	.word	0x080053d3
 800515c:	080053d3 	.word	0x080053d3
 8005160:	080053d3 	.word	0x080053d3
 8005164:	080053d3 	.word	0x080053d3
 8005168:	080053d3 	.word	0x080053d3
 800516c:	080053d3 	.word	0x080053d3
 8005170:	080051c1 	.word	0x080051c1
 8005174:	080053d3 	.word	0x080053d3
 8005178:	080053d3 	.word	0x080053d3
 800517c:	080053d3 	.word	0x080053d3
 8005180:	080053d3 	.word	0x080053d3
 8005184:	080053d3 	.word	0x080053d3
 8005188:	080053d3 	.word	0x080053d3
 800518c:	080053d3 	.word	0x080053d3
 8005190:	080051c7 	.word	0x080051c7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005194:	4b94      	ldr	r3, [pc, #592]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0320 	and.w	r3, r3, #32
 800519c:	2b00      	cmp	r3, #0
 800519e:	d009      	beq.n	80051b4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80051a0:	4b91      	ldr	r3, [pc, #580]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	08db      	lsrs	r3, r3, #3
 80051a6:	f003 0303 	and.w	r3, r3, #3
 80051aa:	4a90      	ldr	r2, [pc, #576]	; (80053ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80051ac:	fa22 f303 	lsr.w	r3, r2, r3
 80051b0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80051b2:	e111      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80051b4:	4b8d      	ldr	r3, [pc, #564]	; (80053ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80051b6:	61bb      	str	r3, [r7, #24]
    break;
 80051b8:	e10e      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80051ba:	4b8d      	ldr	r3, [pc, #564]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80051bc:	61bb      	str	r3, [r7, #24]
    break;
 80051be:	e10b      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80051c0:	4b8c      	ldr	r3, [pc, #560]	; (80053f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80051c2:	61bb      	str	r3, [r7, #24]
    break;
 80051c4:	e108      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80051c6:	4b88      	ldr	r3, [pc, #544]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80051d0:	4b85      	ldr	r3, [pc, #532]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d4:	091b      	lsrs	r3, r3, #4
 80051d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051da:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80051dc:	4b82      	ldr	r3, [pc, #520]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80051e6:	4b80      	ldr	r3, [pc, #512]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ea:	08db      	lsrs	r3, r3, #3
 80051ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	fb02 f303 	mul.w	r3, r2, r3
 80051f6:	ee07 3a90 	vmov	s15, r3
 80051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fe:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	2b00      	cmp	r3, #0
 8005206:	f000 80e1 	beq.w	80053cc <HAL_RCC_GetSysClockFreq+0x2b8>
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2b02      	cmp	r3, #2
 800520e:	f000 8083 	beq.w	8005318 <HAL_RCC_GetSysClockFreq+0x204>
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2b02      	cmp	r3, #2
 8005216:	f200 80a1 	bhi.w	800535c <HAL_RCC_GetSysClockFreq+0x248>
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d003      	beq.n	8005228 <HAL_RCC_GetSysClockFreq+0x114>
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d056      	beq.n	80052d4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005226:	e099      	b.n	800535c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005228:	4b6f      	ldr	r3, [pc, #444]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0320 	and.w	r3, r3, #32
 8005230:	2b00      	cmp	r3, #0
 8005232:	d02d      	beq.n	8005290 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005234:	4b6c      	ldr	r3, [pc, #432]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	08db      	lsrs	r3, r3, #3
 800523a:	f003 0303 	and.w	r3, r3, #3
 800523e:	4a6b      	ldr	r2, [pc, #428]	; (80053ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005240:	fa22 f303 	lsr.w	r3, r2, r3
 8005244:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	ee07 3a90 	vmov	s15, r3
 800524c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	ee07 3a90 	vmov	s15, r3
 8005256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800525a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800525e:	4b62      	ldr	r3, [pc, #392]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005266:	ee07 3a90 	vmov	s15, r3
 800526a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800526e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005272:	eddf 5a61 	vldr	s11, [pc, #388]	; 80053f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800527a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800527e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800528a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800528e:	e087      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	ee07 3a90 	vmov	s15, r3
 8005296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800529a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80053fc <HAL_RCC_GetSysClockFreq+0x2e8>
 800529e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052a2:	4b51      	ldr	r3, [pc, #324]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052aa:	ee07 3a90 	vmov	s15, r3
 80052ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80052b6:	eddf 5a50 	vldr	s11, [pc, #320]	; 80053f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80052ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80052c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052d2:	e065      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	ee07 3a90 	vmov	s15, r3
 80052da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052de:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005400 <HAL_RCC_GetSysClockFreq+0x2ec>
 80052e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052e6:	4b40      	ldr	r3, [pc, #256]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ee:	ee07 3a90 	vmov	s15, r3
 80052f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80052fa:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80053f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80052fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005306:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800530a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800530e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005316:	e043      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	ee07 3a90 	vmov	s15, r3
 800531e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005322:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005404 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800532a:	4b2f      	ldr	r3, [pc, #188]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800532c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005332:	ee07 3a90 	vmov	s15, r3
 8005336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800533a:	ed97 6a02 	vldr	s12, [r7, #8]
 800533e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80053f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800534a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800534e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800535a:	e021      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	ee07 3a90 	vmov	s15, r3
 8005362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005366:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005400 <HAL_RCC_GetSysClockFreq+0x2ec>
 800536a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800536e:	4b1e      	ldr	r3, [pc, #120]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005376:	ee07 3a90 	vmov	s15, r3
 800537a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800537e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005382:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80053f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800538a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800538e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800539a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800539e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80053a0:	4b11      	ldr	r3, [pc, #68]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a4:	0a5b      	lsrs	r3, r3, #9
 80053a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053aa:	3301      	adds	r3, #1
 80053ac:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	ee07 3a90 	vmov	s15, r3
 80053b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80053bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053c4:	ee17 3a90 	vmov	r3, s15
 80053c8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80053ca:	e005      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61bb      	str	r3, [r7, #24]
    break;
 80053d0:	e002      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80053d2:	4b07      	ldr	r3, [pc, #28]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80053d4:	61bb      	str	r3, [r7, #24]
    break;
 80053d6:	bf00      	nop
  }

  return sysclockfreq;
 80053d8:	69bb      	ldr	r3, [r7, #24]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3724      	adds	r7, #36	; 0x24
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	58024400 	.word	0x58024400
 80053ec:	03d09000 	.word	0x03d09000
 80053f0:	003d0900 	.word	0x003d0900
 80053f4:	016e3600 	.word	0x016e3600
 80053f8:	46000000 	.word	0x46000000
 80053fc:	4c742400 	.word	0x4c742400
 8005400:	4a742400 	.word	0x4a742400
 8005404:	4bb71b00 	.word	0x4bb71b00

08005408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800540e:	f7ff fe81 	bl	8005114 <HAL_RCC_GetSysClockFreq>
 8005412:	4602      	mov	r2, r0
 8005414:	4b10      	ldr	r3, [pc, #64]	; (8005458 <HAL_RCC_GetHCLKFreq+0x50>)
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	0a1b      	lsrs	r3, r3, #8
 800541a:	f003 030f 	and.w	r3, r3, #15
 800541e:	490f      	ldr	r1, [pc, #60]	; (800545c <HAL_RCC_GetHCLKFreq+0x54>)
 8005420:	5ccb      	ldrb	r3, [r1, r3]
 8005422:	f003 031f 	and.w	r3, r3, #31
 8005426:	fa22 f303 	lsr.w	r3, r2, r3
 800542a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800542c:	4b0a      	ldr	r3, [pc, #40]	; (8005458 <HAL_RCC_GetHCLKFreq+0x50>)
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	f003 030f 	and.w	r3, r3, #15
 8005434:	4a09      	ldr	r2, [pc, #36]	; (800545c <HAL_RCC_GetHCLKFreq+0x54>)
 8005436:	5cd3      	ldrb	r3, [r2, r3]
 8005438:	f003 031f 	and.w	r3, r3, #31
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	fa22 f303 	lsr.w	r3, r2, r3
 8005442:	4a07      	ldr	r2, [pc, #28]	; (8005460 <HAL_RCC_GetHCLKFreq+0x58>)
 8005444:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005446:	4a07      	ldr	r2, [pc, #28]	; (8005464 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800544c:	4b04      	ldr	r3, [pc, #16]	; (8005460 <HAL_RCC_GetHCLKFreq+0x58>)
 800544e:	681b      	ldr	r3, [r3, #0]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	58024400 	.word	0x58024400
 800545c:	0800920c 	.word	0x0800920c
 8005460:	24000008 	.word	0x24000008
 8005464:	24000004 	.word	0x24000004

08005468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800546c:	f7ff ffcc 	bl	8005408 <HAL_RCC_GetHCLKFreq>
 8005470:	4602      	mov	r2, r0
 8005472:	4b06      	ldr	r3, [pc, #24]	; (800548c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	091b      	lsrs	r3, r3, #4
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	4904      	ldr	r1, [pc, #16]	; (8005490 <HAL_RCC_GetPCLK1Freq+0x28>)
 800547e:	5ccb      	ldrb	r3, [r1, r3]
 8005480:	f003 031f 	and.w	r3, r3, #31
 8005484:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005488:	4618      	mov	r0, r3
 800548a:	bd80      	pop	{r7, pc}
 800548c:	58024400 	.word	0x58024400
 8005490:	0800920c 	.word	0x0800920c

08005494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8005498:	f7ff ffb6 	bl	8005408 <HAL_RCC_GetHCLKFreq>
 800549c:	4602      	mov	r2, r0
 800549e:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	0a1b      	lsrs	r3, r3, #8
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	4904      	ldr	r1, [pc, #16]	; (80054bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80054aa:	5ccb      	ldrb	r3, [r1, r3]
 80054ac:	f003 031f 	and.w	r3, r3, #31
 80054b0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	58024400 	.word	0x58024400
 80054bc:	0800920c 	.word	0x0800920c

080054c0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054c8:	2300      	movs	r3, #0
 80054ca:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054cc:	2300      	movs	r3, #0
 80054ce:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d03f      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80054e4:	d02a      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80054e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80054ea:	d824      	bhi.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80054ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80054f0:	d018      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80054f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80054f6:	d81e      	bhi.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d003      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80054fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005500:	d007      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005502:	e018      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005504:	4ba6      	ldr	r3, [pc, #664]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005508:	4aa5      	ldr	r2, [pc, #660]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800550a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800550e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005510:	e015      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3304      	adds	r3, #4
 8005516:	2102      	movs	r1, #2
 8005518:	4618      	mov	r0, r3
 800551a:	f001 ff17 	bl	800734c <RCCEx_PLL2_Config>
 800551e:	4603      	mov	r3, r0
 8005520:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005522:	e00c      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	3324      	adds	r3, #36	; 0x24
 8005528:	2102      	movs	r1, #2
 800552a:	4618      	mov	r0, r3
 800552c:	f001 ffc0 	bl	80074b0 <RCCEx_PLL3_Config>
 8005530:	4603      	mov	r3, r0
 8005532:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005534:	e003      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	75fb      	strb	r3, [r7, #23]
      break;
 800553a:	e000      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800553c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800553e:	7dfb      	ldrb	r3, [r7, #23]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d109      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005544:	4b96      	ldr	r3, [pc, #600]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005548:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005550:	4993      	ldr	r1, [pc, #588]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005552:	4313      	orrs	r3, r2
 8005554:	650b      	str	r3, [r1, #80]	; 0x50
 8005556:	e001      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005558:	7dfb      	ldrb	r3, [r7, #23]
 800555a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005564:	2b00      	cmp	r3, #0
 8005566:	d03d      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800556c:	2b04      	cmp	r3, #4
 800556e:	d826      	bhi.n	80055be <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005570:	a201      	add	r2, pc, #4	; (adr r2, 8005578 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005576:	bf00      	nop
 8005578:	0800558d 	.word	0x0800558d
 800557c:	0800559b 	.word	0x0800559b
 8005580:	080055ad 	.word	0x080055ad
 8005584:	080055c5 	.word	0x080055c5
 8005588:	080055c5 	.word	0x080055c5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800558c:	4b84      	ldr	r3, [pc, #528]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800558e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005590:	4a83      	ldr	r2, [pc, #524]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005592:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005596:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005598:	e015      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	3304      	adds	r3, #4
 800559e:	2100      	movs	r1, #0
 80055a0:	4618      	mov	r0, r3
 80055a2:	f001 fed3 	bl	800734c <RCCEx_PLL2_Config>
 80055a6:	4603      	mov	r3, r0
 80055a8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80055aa:	e00c      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3324      	adds	r3, #36	; 0x24
 80055b0:	2100      	movs	r1, #0
 80055b2:	4618      	mov	r0, r3
 80055b4:	f001 ff7c 	bl	80074b0 <RCCEx_PLL3_Config>
 80055b8:	4603      	mov	r3, r0
 80055ba:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80055bc:	e003      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	75fb      	strb	r3, [r7, #23]
      break;
 80055c2:	e000      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80055c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055c6:	7dfb      	ldrb	r3, [r7, #23]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d109      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055cc:	4b74      	ldr	r3, [pc, #464]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80055ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055d0:	f023 0207 	bic.w	r2, r3, #7
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d8:	4971      	ldr	r1, [pc, #452]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	650b      	str	r3, [r1, #80]	; 0x50
 80055de:	e001      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
 80055e2:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d04a      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80055f8:	d031      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80055fa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80055fe:	d82b      	bhi.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005604:	d02d      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8005606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800560a:	d825      	bhi.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800560c:	2bc0      	cmp	r3, #192	; 0xc0
 800560e:	d02a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005610:	2bc0      	cmp	r3, #192	; 0xc0
 8005612:	d821      	bhi.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005614:	2b80      	cmp	r3, #128	; 0x80
 8005616:	d016      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005618:	2b80      	cmp	r3, #128	; 0x80
 800561a:	d81d      	bhi.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005620:	2b40      	cmp	r3, #64	; 0x40
 8005622:	d007      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8005624:	e018      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005626:	4b5e      	ldr	r3, [pc, #376]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562a:	4a5d      	ldr	r2, [pc, #372]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800562c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005630:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8005632:	e019      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	3304      	adds	r3, #4
 8005638:	2100      	movs	r1, #0
 800563a:	4618      	mov	r0, r3
 800563c:	f001 fe86 	bl	800734c <RCCEx_PLL2_Config>
 8005640:	4603      	mov	r3, r0
 8005642:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8005644:	e010      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	3324      	adds	r3, #36	; 0x24
 800564a:	2100      	movs	r1, #0
 800564c:	4618      	mov	r0, r3
 800564e:	f001 ff2f 	bl	80074b0 <RCCEx_PLL3_Config>
 8005652:	4603      	mov	r3, r0
 8005654:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8005656:	e007      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	75fb      	strb	r3, [r7, #23]
      break;
 800565c:	e004      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800565e:	bf00      	nop
 8005660:	e002      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8005662:	bf00      	nop
 8005664:	e000      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8005666:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005668:	7dfb      	ldrb	r3, [r7, #23]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d109      	bne.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800566e:	4b4c      	ldr	r3, [pc, #304]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005670:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005672:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800567a:	4949      	ldr	r1, [pc, #292]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800567c:	4313      	orrs	r3, r2
 800567e:	650b      	str	r3, [r1, #80]	; 0x50
 8005680:	e001      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005682:	7dfb      	ldrb	r3, [r7, #23]
 8005684:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800568e:	2b00      	cmp	r3, #0
 8005690:	d04f      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005696:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800569a:	d036      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x24a>
 800569c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80056a0:	d830      	bhi.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x244>
 80056a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056a6:	d032      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x24e>
 80056a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ac:	d82a      	bhi.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x244>
 80056ae:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80056b2:	d02e      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x252>
 80056b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80056b8:	d824      	bhi.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x244>
 80056ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056be:	d018      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x232>
 80056c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056c4:	d81e      	bhi.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x244>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80056ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056ce:	d007      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80056d0:	e018      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056d2:	4b33      	ldr	r3, [pc, #204]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80056d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d6:	4a32      	ldr	r2, [pc, #200]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80056d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80056de:	e019      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3304      	adds	r3, #4
 80056e4:	2100      	movs	r1, #0
 80056e6:	4618      	mov	r0, r3
 80056e8:	f001 fe30 	bl	800734c <RCCEx_PLL2_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80056f0:	e010      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	3324      	adds	r3, #36	; 0x24
 80056f6:	2100      	movs	r1, #0
 80056f8:	4618      	mov	r0, r3
 80056fa:	f001 fed9 	bl	80074b0 <RCCEx_PLL3_Config>
 80056fe:	4603      	mov	r3, r0
 8005700:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8005702:	e007      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	75fb      	strb	r3, [r7, #23]
      break;
 8005708:	e004      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800570a:	bf00      	nop
 800570c:	e002      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800570e:	bf00      	nop
 8005710:	e000      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8005712:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005714:	7dfb      	ldrb	r3, [r7, #23]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d109      	bne.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800571a:	4b21      	ldr	r3, [pc, #132]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800571c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800571e:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005726:	491e      	ldr	r1, [pc, #120]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005728:	4313      	orrs	r3, r2
 800572a:	650b      	str	r3, [r1, #80]	; 0x50
 800572c:	e001      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800572e:	7dfb      	ldrb	r3, [r7, #23]
 8005730:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d034      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005742:	2b30      	cmp	r3, #48	; 0x30
 8005744:	d01c      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8005746:	2b30      	cmp	r3, #48	; 0x30
 8005748:	d817      	bhi.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800574a:	2b20      	cmp	r3, #32
 800574c:	d00c      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800574e:	2b20      	cmp	r3, #32
 8005750:	d813      	bhi.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005752:	2b00      	cmp	r3, #0
 8005754:	d016      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8005756:	2b10      	cmp	r3, #16
 8005758:	d10f      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800575a:	4b11      	ldr	r3, [pc, #68]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800575c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800575e:	4a10      	ldr	r2, [pc, #64]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005764:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8005766:	e00e      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	3304      	adds	r3, #4
 800576c:	2102      	movs	r1, #2
 800576e:	4618      	mov	r0, r3
 8005770:	f001 fdec 	bl	800734c <RCCEx_PLL2_Config>
 8005774:	4603      	mov	r3, r0
 8005776:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8005778:	e005      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	75fb      	strb	r3, [r7, #23]
      break;
 800577e:	e002      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8005780:	bf00      	nop
 8005782:	e000      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8005784:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005786:	7dfb      	ldrb	r3, [r7, #23]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d10b      	bne.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800578c:	4b04      	ldr	r3, [pc, #16]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800578e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005790:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005798:	4901      	ldr	r1, [pc, #4]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800579a:	4313      	orrs	r3, r2
 800579c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800579e:	e003      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80057a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a4:	7dfb      	ldrb	r3, [r7, #23]
 80057a6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d047      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057bc:	d030      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80057be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057c2:	d82a      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80057c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80057c8:	d02c      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x364>
 80057ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80057ce:	d824      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80057d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057d4:	d018      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057da:	d81e      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 80057e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057e4:	d007      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80057e6:	e018      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e8:	4bb0      	ldr	r3, [pc, #704]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80057ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ec:	4aaf      	ldr	r2, [pc, #700]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80057ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80057f4:	e017      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3304      	adds	r3, #4
 80057fa:	2100      	movs	r1, #0
 80057fc:	4618      	mov	r0, r3
 80057fe:	f001 fda5 	bl	800734c <RCCEx_PLL2_Config>
 8005802:	4603      	mov	r3, r0
 8005804:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005806:	e00e      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3324      	adds	r3, #36	; 0x24
 800580c:	2100      	movs	r1, #0
 800580e:	4618      	mov	r0, r3
 8005810:	f001 fe4e 	bl	80074b0 <RCCEx_PLL3_Config>
 8005814:	4603      	mov	r3, r0
 8005816:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005818:	e005      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	75fb      	strb	r3, [r7, #23]
      break;
 800581e:	e002      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8005820:	bf00      	nop
 8005822:	e000      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8005824:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005826:	7dfb      	ldrb	r3, [r7, #23]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d109      	bne.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800582c:	4b9f      	ldr	r3, [pc, #636]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800582e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005830:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005838:	499c      	ldr	r1, [pc, #624]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800583a:	4313      	orrs	r3, r2
 800583c:	650b      	str	r3, [r1, #80]	; 0x50
 800583e:	e001      	b.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005840:	7dfb      	ldrb	r3, [r7, #23]
 8005842:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d049      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005854:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005858:	d02e      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800585a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800585e:	d828      	bhi.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8005860:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005864:	d02a      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8005866:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800586a:	d822      	bhi.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800586c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005870:	d026      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8005872:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005876:	d81c      	bhi.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8005878:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800587c:	d010      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800587e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005882:	d816      	bhi.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8005884:	2b00      	cmp	r3, #0
 8005886:	d01d      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800588c:	d111      	bne.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	3304      	adds	r3, #4
 8005892:	2101      	movs	r1, #1
 8005894:	4618      	mov	r0, r3
 8005896:	f001 fd59 	bl	800734c <RCCEx_PLL2_Config>
 800589a:	4603      	mov	r3, r0
 800589c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800589e:	e012      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3324      	adds	r3, #36	; 0x24
 80058a4:	2101      	movs	r1, #1
 80058a6:	4618      	mov	r0, r3
 80058a8:	f001 fe02 	bl	80074b0 <RCCEx_PLL3_Config>
 80058ac:	4603      	mov	r3, r0
 80058ae:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80058b0:	e009      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	75fb      	strb	r3, [r7, #23]
      break;
 80058b6:	e006      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80058b8:	bf00      	nop
 80058ba:	e004      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80058bc:	bf00      	nop
 80058be:	e002      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80058c0:	bf00      	nop
 80058c2:	e000      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80058c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058c6:	7dfb      	ldrb	r3, [r7, #23]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d109      	bne.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80058cc:	4b77      	ldr	r3, [pc, #476]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80058ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058d0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058d8:	4974      	ldr	r1, [pc, #464]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	650b      	str	r3, [r1, #80]	; 0x50
 80058de:	e001      	b.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e0:	7dfb      	ldrb	r3, [r7, #23]
 80058e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d053      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80058f6:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80058fa:	d034      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80058fc:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8005900:	d82e      	bhi.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8005902:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005906:	d030      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8005908:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800590c:	d828      	bhi.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800590e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005912:	d02c      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	d822      	bhi.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800591a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800591e:	d028      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8005920:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005924:	d81c      	bhi.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8005926:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800592a:	d010      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x48e>
 800592c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005930:	d816      	bhi.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01f      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8005936:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800593a:	d111      	bne.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	3304      	adds	r3, #4
 8005940:	2101      	movs	r1, #1
 8005942:	4618      	mov	r0, r3
 8005944:	f001 fd02 	bl	800734c <RCCEx_PLL2_Config>
 8005948:	4603      	mov	r3, r0
 800594a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800594c:	e014      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	3324      	adds	r3, #36	; 0x24
 8005952:	2101      	movs	r1, #1
 8005954:	4618      	mov	r0, r3
 8005956:	f001 fdab 	bl	80074b0 <RCCEx_PLL3_Config>
 800595a:	4603      	mov	r3, r0
 800595c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800595e:	e00b      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	75fb      	strb	r3, [r7, #23]
      break;
 8005964:	e008      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8005966:	bf00      	nop
 8005968:	e006      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800596a:	bf00      	nop
 800596c:	e004      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800596e:	bf00      	nop
 8005970:	e002      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8005972:	bf00      	nop
 8005974:	e000      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8005976:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005978:	7dfb      	ldrb	r3, [r7, #23]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10a      	bne.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800597e:	4b4b      	ldr	r3, [pc, #300]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005982:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800598c:	4947      	ldr	r1, [pc, #284]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800598e:	4313      	orrs	r3, r2
 8005990:	658b      	str	r3, [r1, #88]	; 0x58
 8005992:	e001      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005994:	7dfb      	ldrb	r3, [r7, #23]
 8005996:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d02f      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059ac:	d00e      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80059ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059b2:	d814      	bhi.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d015      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80059b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059bc:	d10f      	bne.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059be:	4b3b      	ldr	r3, [pc, #236]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80059c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c2:	4a3a      	ldr	r2, [pc, #232]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80059c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80059ca:	e00c      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	3304      	adds	r3, #4
 80059d0:	2101      	movs	r1, #1
 80059d2:	4618      	mov	r0, r3
 80059d4:	f001 fcba 	bl	800734c <RCCEx_PLL2_Config>
 80059d8:	4603      	mov	r3, r0
 80059da:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80059dc:	e003      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	75fb      	strb	r3, [r7, #23]
      break;
 80059e2:	e000      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 80059e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059e6:	7dfb      	ldrb	r3, [r7, #23]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d109      	bne.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80059ec:	4b2f      	ldr	r3, [pc, #188]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80059ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059f0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059f8:	492c      	ldr	r1, [pc, #176]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	650b      	str	r3, [r1, #80]	; 0x50
 80059fe:	e001      	b.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a00:	7dfb      	ldrb	r3, [r7, #23]
 8005a02:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d032      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a14:	2b03      	cmp	r3, #3
 8005a16:	d81b      	bhi.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x590>
 8005a18:	a201      	add	r2, pc, #4	; (adr r2, 8005a20 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8005a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a1e:	bf00      	nop
 8005a20:	08005a57 	.word	0x08005a57
 8005a24:	08005a31 	.word	0x08005a31
 8005a28:	08005a3f 	.word	0x08005a3f
 8005a2c:	08005a57 	.word	0x08005a57
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a30:	4b1e      	ldr	r3, [pc, #120]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a34:	4a1d      	ldr	r2, [pc, #116]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005a36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a3a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005a3c:	e00c      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	3304      	adds	r3, #4
 8005a42:	2102      	movs	r1, #2
 8005a44:	4618      	mov	r0, r3
 8005a46:	f001 fc81 	bl	800734c <RCCEx_PLL2_Config>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005a4e:	e003      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	75fb      	strb	r3, [r7, #23]
      break;
 8005a54:	e000      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 8005a56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a58:	7dfb      	ldrb	r3, [r7, #23]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d109      	bne.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005a5e:	4b13      	ldr	r3, [pc, #76]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a62:	f023 0203 	bic.w	r2, r3, #3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a6a:	4910      	ldr	r1, [pc, #64]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005a70:	e001      	b.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
 8005a74:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 808a 	beq.w	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a84:	4b0a      	ldr	r3, [pc, #40]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a09      	ldr	r2, [pc, #36]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a90:	f7fb fdb6 	bl	8001600 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a96:	e00d      	b.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a98:	f7fb fdb2 	bl	8001600 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	; 0x64
 8005aa4:	d906      	bls.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	75fb      	strb	r3, [r7, #23]
        break;
 8005aaa:	e009      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8005aac:	58024400 	.word	0x58024400
 8005ab0:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ab4:	4bba      	ldr	r3, [pc, #744]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d0eb      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8005ac0:	7dfb      	ldrb	r3, [r7, #23]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d166      	bne.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005ac6:	4bb7      	ldr	r3, [pc, #732]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005ac8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005ad0:	4053      	eors	r3, r2
 8005ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d013      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ada:	4bb2      	ldr	r3, [pc, #712]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ade:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ae2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ae4:	4baf      	ldr	r3, [pc, #700]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae8:	4aae      	ldr	r2, [pc, #696]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aee:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005af0:	4bac      	ldr	r3, [pc, #688]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af4:	4aab      	ldr	r2, [pc, #684]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005afa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005afc:	4aa9      	ldr	r2, [pc, #676]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b0c:	d115      	bne.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b0e:	f7fb fd77 	bl	8001600 <HAL_GetTick>
 8005b12:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b14:	e00b      	b.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b16:	f7fb fd73 	bl	8001600 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d902      	bls.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	75fb      	strb	r3, [r7, #23]
            break;
 8005b2c:	e005      	b.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b2e:	4b9d      	ldr	r3, [pc, #628]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0ed      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8005b3a:	7dfb      	ldrb	r3, [r7, #23]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d126      	bne.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b4e:	d10d      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8005b50:	4b94      	ldr	r3, [pc, #592]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b5e:	0919      	lsrs	r1, r3, #4
 8005b60:	4b91      	ldr	r3, [pc, #580]	; (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b62:	400b      	ands	r3, r1
 8005b64:	498f      	ldr	r1, [pc, #572]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	610b      	str	r3, [r1, #16]
 8005b6a:	e005      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8005b6c:	4b8d      	ldr	r3, [pc, #564]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	4a8c      	ldr	r2, [pc, #560]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b72:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005b76:	6113      	str	r3, [r2, #16]
 8005b78:	4b8a      	ldr	r3, [pc, #552]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b86:	4987      	ldr	r1, [pc, #540]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	670b      	str	r3, [r1, #112]	; 0x70
 8005b8c:	e004      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b8e:	7dfb      	ldrb	r3, [r7, #23]
 8005b90:	75bb      	strb	r3, [r7, #22]
 8005b92:	e001      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b94:	7dfb      	ldrb	r3, [r7, #23]
 8005b96:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d07f      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005baa:	2b28      	cmp	r3, #40	; 0x28
 8005bac:	d866      	bhi.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8005bae:	a201      	add	r2, pc, #4	; (adr r2, 8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8005bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb4:	08005c83 	.word	0x08005c83
 8005bb8:	08005c7d 	.word	0x08005c7d
 8005bbc:	08005c7d 	.word	0x08005c7d
 8005bc0:	08005c7d 	.word	0x08005c7d
 8005bc4:	08005c7d 	.word	0x08005c7d
 8005bc8:	08005c7d 	.word	0x08005c7d
 8005bcc:	08005c7d 	.word	0x08005c7d
 8005bd0:	08005c7d 	.word	0x08005c7d
 8005bd4:	08005c59 	.word	0x08005c59
 8005bd8:	08005c7d 	.word	0x08005c7d
 8005bdc:	08005c7d 	.word	0x08005c7d
 8005be0:	08005c7d 	.word	0x08005c7d
 8005be4:	08005c7d 	.word	0x08005c7d
 8005be8:	08005c7d 	.word	0x08005c7d
 8005bec:	08005c7d 	.word	0x08005c7d
 8005bf0:	08005c7d 	.word	0x08005c7d
 8005bf4:	08005c6b 	.word	0x08005c6b
 8005bf8:	08005c7d 	.word	0x08005c7d
 8005bfc:	08005c7d 	.word	0x08005c7d
 8005c00:	08005c7d 	.word	0x08005c7d
 8005c04:	08005c7d 	.word	0x08005c7d
 8005c08:	08005c7d 	.word	0x08005c7d
 8005c0c:	08005c7d 	.word	0x08005c7d
 8005c10:	08005c7d 	.word	0x08005c7d
 8005c14:	08005c83 	.word	0x08005c83
 8005c18:	08005c7d 	.word	0x08005c7d
 8005c1c:	08005c7d 	.word	0x08005c7d
 8005c20:	08005c7d 	.word	0x08005c7d
 8005c24:	08005c7d 	.word	0x08005c7d
 8005c28:	08005c7d 	.word	0x08005c7d
 8005c2c:	08005c7d 	.word	0x08005c7d
 8005c30:	08005c7d 	.word	0x08005c7d
 8005c34:	08005c83 	.word	0x08005c83
 8005c38:	08005c7d 	.word	0x08005c7d
 8005c3c:	08005c7d 	.word	0x08005c7d
 8005c40:	08005c7d 	.word	0x08005c7d
 8005c44:	08005c7d 	.word	0x08005c7d
 8005c48:	08005c7d 	.word	0x08005c7d
 8005c4c:	08005c7d 	.word	0x08005c7d
 8005c50:	08005c7d 	.word	0x08005c7d
 8005c54:	08005c83 	.word	0x08005c83
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f001 fb74 	bl	800734c <RCCEx_PLL2_Config>
 8005c64:	4603      	mov	r3, r0
 8005c66:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005c68:	e00c      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	3324      	adds	r3, #36	; 0x24
 8005c6e:	2101      	movs	r1, #1
 8005c70:	4618      	mov	r0, r3
 8005c72:	f001 fc1d 	bl	80074b0 <RCCEx_PLL3_Config>
 8005c76:	4603      	mov	r3, r0
 8005c78:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005c7a:	e003      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005c80:	e000      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8005c82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c84:	7dfb      	ldrb	r3, [r7, #23]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10a      	bne.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c8a:	4b46      	ldr	r3, [pc, #280]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c98:	4942      	ldr	r1, [pc, #264]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	654b      	str	r3, [r1, #84]	; 0x54
 8005c9e:	e001      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca0:	7dfb      	ldrb	r3, [r7, #23]
 8005ca2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0302 	and.w	r3, r3, #2
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d038      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cb4:	2b05      	cmp	r3, #5
 8005cb6:	d821      	bhi.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005cb8:	a201      	add	r2, pc, #4	; (adr r2, 8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8005cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cbe:	bf00      	nop
 8005cc0:	08005d03 	.word	0x08005d03
 8005cc4:	08005cd9 	.word	0x08005cd9
 8005cc8:	08005ceb 	.word	0x08005ceb
 8005ccc:	08005d03 	.word	0x08005d03
 8005cd0:	08005d03 	.word	0x08005d03
 8005cd4:	08005d03 	.word	0x08005d03
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	2101      	movs	r1, #1
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f001 fb34 	bl	800734c <RCCEx_PLL2_Config>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005ce8:	e00c      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	3324      	adds	r3, #36	; 0x24
 8005cee:	2101      	movs	r1, #1
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f001 fbdd 	bl	80074b0 <RCCEx_PLL3_Config>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005cfa:	e003      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	75fb      	strb	r3, [r7, #23]
      break;
 8005d00:	e000      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8005d02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d04:	7dfb      	ldrb	r3, [r7, #23]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d109      	bne.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005d0a:	4b26      	ldr	r3, [pc, #152]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d0e:	f023 0207 	bic.w	r2, r3, #7
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d16:	4923      	ldr	r1, [pc, #140]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	654b      	str	r3, [r1, #84]	; 0x54
 8005d1c:	e001      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1e:	7dfb      	ldrb	r3, [r7, #23]
 8005d20:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0304 	and.w	r3, r3, #4
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d040      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d34:	2b05      	cmp	r3, #5
 8005d36:	d821      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005d38:	a201      	add	r2, pc, #4	; (adr r2, 8005d40 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3e:	bf00      	nop
 8005d40:	08005d83 	.word	0x08005d83
 8005d44:	08005d59 	.word	0x08005d59
 8005d48:	08005d6b 	.word	0x08005d6b
 8005d4c:	08005d83 	.word	0x08005d83
 8005d50:	08005d83 	.word	0x08005d83
 8005d54:	08005d83 	.word	0x08005d83
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	2101      	movs	r1, #1
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f001 faf4 	bl	800734c <RCCEx_PLL2_Config>
 8005d64:	4603      	mov	r3, r0
 8005d66:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005d68:	e00c      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	3324      	adds	r3, #36	; 0x24
 8005d6e:	2101      	movs	r1, #1
 8005d70:	4618      	mov	r0, r3
 8005d72:	f001 fb9d 	bl	80074b0 <RCCEx_PLL3_Config>
 8005d76:	4603      	mov	r3, r0
 8005d78:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005d7a:	e003      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005d80:	e000      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8005d82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d110      	bne.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d8a:	4b06      	ldr	r3, [pc, #24]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d8e:	f023 0207 	bic.w	r2, r3, #7
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d98:	4902      	ldr	r1, [pc, #8]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	658b      	str	r3, [r1, #88]	; 0x58
 8005d9e:	e007      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8005da0:	58024800 	.word	0x58024800
 8005da4:	58024400 	.word	0x58024400
 8005da8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dac:	7dfb      	ldrb	r3, [r7, #23]
 8005dae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0320 	and.w	r3, r3, #32
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d04b      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005dc6:	d02e      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8005dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005dcc:	d828      	bhi.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd2:	d02a      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8005dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd8:	d822      	bhi.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005dda:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005dde:	d026      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005de0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005de4:	d81c      	bhi.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005de6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dea:	d010      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8005dec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005df0:	d816      	bhi.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d01d      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8005df6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005dfa:	d111      	bne.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	2100      	movs	r1, #0
 8005e02:	4618      	mov	r0, r3
 8005e04:	f001 faa2 	bl	800734c <RCCEx_PLL2_Config>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005e0c:	e012      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	3324      	adds	r3, #36	; 0x24
 8005e12:	2102      	movs	r1, #2
 8005e14:	4618      	mov	r0, r3
 8005e16:	f001 fb4b 	bl	80074b0 <RCCEx_PLL3_Config>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005e1e:	e009      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	75fb      	strb	r3, [r7, #23]
      break;
 8005e24:	e006      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005e26:	bf00      	nop
 8005e28:	e004      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005e2a:	bf00      	nop
 8005e2c:	e002      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005e2e:	bf00      	nop
 8005e30:	e000      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005e32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e34:	7dfb      	ldrb	r3, [r7, #23]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10a      	bne.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e3a:	4bb3      	ldr	r3, [pc, #716]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e48:	49af      	ldr	r1, [pc, #700]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	654b      	str	r3, [r1, #84]	; 0x54
 8005e4e:	e001      	b.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e50:	7dfb      	ldrb	r3, [r7, #23]
 8005e52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d04b      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005e66:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005e6a:	d02e      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8005e6c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005e70:	d828      	bhi.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e76:	d02a      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8005e78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e7c:	d822      	bhi.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005e7e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e82:	d026      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8005e84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e88:	d81c      	bhi.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005e8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e8e:	d010      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8005e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e94:	d816      	bhi.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d01d      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8005e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e9e:	d111      	bne.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f001 fa50 	bl	800734c <RCCEx_PLL2_Config>
 8005eac:	4603      	mov	r3, r0
 8005eae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005eb0:	e012      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	3324      	adds	r3, #36	; 0x24
 8005eb6:	2102      	movs	r1, #2
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f001 faf9 	bl	80074b0 <RCCEx_PLL3_Config>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005ec2:	e009      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ec8:	e006      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005eca:	bf00      	nop
 8005ecc:	e004      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005ece:	bf00      	nop
 8005ed0:	e002      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005ed2:	bf00      	nop
 8005ed4:	e000      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005ed6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ed8:	7dfb      	ldrb	r3, [r7, #23]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d10a      	bne.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ede:	4b8a      	ldr	r3, [pc, #552]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ee2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005eec:	4986      	ldr	r1, [pc, #536]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	658b      	str	r3, [r1, #88]	; 0x58
 8005ef2:	e001      	b.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef4:	7dfb      	ldrb	r3, [r7, #23]
 8005ef6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d04b      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005f0a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005f0e:	d02e      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8005f10:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005f14:	d828      	bhi.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005f16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f1a:	d02a      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8005f1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f20:	d822      	bhi.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005f22:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005f26:	d026      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8005f28:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005f2c:	d81c      	bhi.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005f2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f32:	d010      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8005f34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f38:	d816      	bhi.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d01d      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8005f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f42:	d111      	bne.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	3304      	adds	r3, #4
 8005f48:	2100      	movs	r1, #0
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f001 f9fe 	bl	800734c <RCCEx_PLL2_Config>
 8005f50:	4603      	mov	r3, r0
 8005f52:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005f54:	e012      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	3324      	adds	r3, #36	; 0x24
 8005f5a:	2102      	movs	r1, #2
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f001 faa7 	bl	80074b0 <RCCEx_PLL3_Config>
 8005f62:	4603      	mov	r3, r0
 8005f64:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005f66:	e009      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f6c:	e006      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005f6e:	bf00      	nop
 8005f70:	e004      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005f72:	bf00      	nop
 8005f74:	e002      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005f76:	bf00      	nop
 8005f78:	e000      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005f7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f7c:	7dfb      	ldrb	r3, [r7, #23]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10a      	bne.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005f82:	4b61      	ldr	r3, [pc, #388]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005f90:	495d      	ldr	r1, [pc, #372]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005f92:	4313      	orrs	r3, r2
 8005f94:	658b      	str	r3, [r1, #88]	; 0x58
 8005f96:	e001      	b.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
 8005f9a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01a      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fb2:	d10a      	bne.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	3324      	adds	r3, #36	; 0x24
 8005fb8:	2102      	movs	r1, #2
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f001 fa78 	bl	80074b0 <RCCEx_PLL3_Config>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d001      	beq.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005fca:	4b4f      	ldr	r3, [pc, #316]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fd8:	494b      	ldr	r1, [pc, #300]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0310 	and.w	r3, r3, #16
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d01a      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ff0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ff4:	d10a      	bne.n	800600c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	3324      	adds	r3, #36	; 0x24
 8005ffa:	2102      	movs	r1, #2
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f001 fa57 	bl	80074b0 <RCCEx_PLL3_Config>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d001      	beq.n	800600c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800600c:	4b3e      	ldr	r3, [pc, #248]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800600e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800601a:	493b      	ldr	r1, [pc, #236]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800601c:	4313      	orrs	r3, r2
 800601e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d034      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006032:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006036:	d01d      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8006038:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800603c:	d817      	bhi.n	800606e <HAL_RCCEx_PeriphCLKConfig+0xbae>
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8006042:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006046:	d009      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006048:	e011      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3304      	adds	r3, #4
 800604e:	2100      	movs	r1, #0
 8006050:	4618      	mov	r0, r3
 8006052:	f001 f97b 	bl	800734c <RCCEx_PLL2_Config>
 8006056:	4603      	mov	r3, r0
 8006058:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800605a:	e00c      	b.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3324      	adds	r3, #36	; 0x24
 8006060:	2102      	movs	r1, #2
 8006062:	4618      	mov	r0, r3
 8006064:	f001 fa24 	bl	80074b0 <RCCEx_PLL3_Config>
 8006068:	4603      	mov	r3, r0
 800606a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800606c:	e003      	b.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	75fb      	strb	r3, [r7, #23]
      break;
 8006072:	e000      	b.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8006074:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006076:	7dfb      	ldrb	r3, [r7, #23]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10a      	bne.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800607c:	4b22      	ldr	r3, [pc, #136]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800607e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006080:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800608a:	491f      	ldr	r1, [pc, #124]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800608c:	4313      	orrs	r3, r2
 800608e:	658b      	str	r3, [r1, #88]	; 0x58
 8006090:	e001      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006092:	7dfb      	ldrb	r3, [r7, #23]
 8006094:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d036      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060a8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80060ac:	d01c      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80060ae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80060b2:	d816      	bhi.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80060b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060b8:	d003      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80060ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80060be:	d007      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80060c0:	e00f      	b.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060c2:	4b11      	ldr	r3, [pc, #68]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80060c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c6:	4a10      	ldr	r2, [pc, #64]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80060c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060cc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80060ce:	e00c      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3324      	adds	r3, #36	; 0x24
 80060d4:	2101      	movs	r1, #1
 80060d6:	4618      	mov	r0, r3
 80060d8:	f001 f9ea 	bl	80074b0 <RCCEx_PLL3_Config>
 80060dc:	4603      	mov	r3, r0
 80060de:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80060e0:	e003      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	75fb      	strb	r3, [r7, #23]
      break;
 80060e6:	e000      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80060e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10d      	bne.n	800610c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060f0:	4b05      	ldr	r3, [pc, #20]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80060f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060fe:	4902      	ldr	r1, [pc, #8]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8006100:	4313      	orrs	r3, r2
 8006102:	654b      	str	r3, [r1, #84]	; 0x54
 8006104:	e004      	b.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8006106:	bf00      	nop
 8006108:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610c:	7dfb      	ldrb	r3, [r7, #23]
 800610e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d029      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006128:	d007      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 800612a:	e00f      	b.n	800614c <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800612c:	4b69      	ldr	r3, [pc, #420]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800612e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006130:	4a68      	ldr	r2, [pc, #416]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006132:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006136:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006138:	e00b      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3304      	adds	r3, #4
 800613e:	2102      	movs	r1, #2
 8006140:	4618      	mov	r0, r3
 8006142:	f001 f903 	bl	800734c <RCCEx_PLL2_Config>
 8006146:	4603      	mov	r3, r0
 8006148:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800614a:	e002      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	75fb      	strb	r3, [r7, #23]
      break;
 8006150:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006152:	7dfb      	ldrb	r3, [r7, #23]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d109      	bne.n	800616c <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006158:	4b5e      	ldr	r3, [pc, #376]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800615a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800615c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006164:	495b      	ldr	r1, [pc, #364]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006166:	4313      	orrs	r3, r2
 8006168:	64cb      	str	r3, [r1, #76]	; 0x4c
 800616a:	e001      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800616c:	7dfb      	ldrb	r3, [r7, #23]
 800616e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00a      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	3324      	adds	r3, #36	; 0x24
 8006180:	2102      	movs	r1, #2
 8006182:	4618      	mov	r0, r3
 8006184:	f001 f994 	bl	80074b0 <RCCEx_PLL3_Config>
 8006188:	4603      	mov	r3, r0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d001      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d032      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061a8:	d017      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 80061aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ae:	d811      	bhi.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80061b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061b4:	d013      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 80061b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061ba:	d80b      	bhi.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d010      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 80061c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061c4:	d106      	bne.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061c6:	4b43      	ldr	r3, [pc, #268]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80061c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ca:	4a42      	ldr	r2, [pc, #264]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80061cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80061d2:	e007      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	75fb      	strb	r3, [r7, #23]
      break;
 80061d8:	e004      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80061da:	bf00      	nop
 80061dc:	e002      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80061de:	bf00      	nop
 80061e0:	e000      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80061e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061e4:	7dfb      	ldrb	r3, [r7, #23]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10a      	bne.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061ea:	4b3a      	ldr	r3, [pc, #232]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80061ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061f8:	4936      	ldr	r1, [pc, #216]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	654b      	str	r3, [r1, #84]	; 0x54
 80061fe:	e001      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006200:	7dfb      	ldrb	r3, [r7, #23]
 8006202:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d008      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006210:	4b30      	ldr	r3, [pc, #192]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006214:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800621c:	492d      	ldr	r1, [pc, #180]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800621e:	4313      	orrs	r3, r2
 8006220:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d008      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800622e:	4b29      	ldr	r3, [pc, #164]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006232:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800623a:	4926      	ldr	r1, [pc, #152]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800623c:	4313      	orrs	r3, r2
 800623e:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800624c:	4b21      	ldr	r3, [pc, #132]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800624e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006250:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006258:	491e      	ldr	r1, [pc, #120]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800625a:	4313      	orrs	r3, r2
 800625c:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00d      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800626a:	4b1a      	ldr	r3, [pc, #104]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	4a19      	ldr	r2, [pc, #100]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006270:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006274:	6113      	str	r3, [r2, #16]
 8006276:	4b17      	ldr	r3, [pc, #92]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006278:	691a      	ldr	r2, [r3, #16]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006280:	4914      	ldr	r1, [pc, #80]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006282:	4313      	orrs	r3, r2
 8006284:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	da08      	bge.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800628e:	4b11      	ldr	r3, [pc, #68]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8006290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006292:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629a:	490e      	ldr	r1, [pc, #56]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800629c:	4313      	orrs	r3, r2
 800629e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d009      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80062ac:	4b09      	ldr	r3, [pc, #36]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80062ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ba:	4906      	ldr	r1, [pc, #24]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80062c0:	7dbb      	ldrb	r3, [r7, #22]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	e000      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3718      	adds	r7, #24
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	58024400 	.word	0x58024400

080062d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b090      	sub	sp, #64	; 0x40
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e6:	f040 8089 	bne.w	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80062ea:	4ba8      	ldr	r3, [pc, #672]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062ee:	f003 0307 	and.w	r3, r3, #7
 80062f2:	633b      	str	r3, [r7, #48]	; 0x30
 80062f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	d87d      	bhi.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 80062fa:	a201      	add	r2, pc, #4	; (adr r2, 8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 80062fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006300:	08006315 	.word	0x08006315
 8006304:	08006339 	.word	0x08006339
 8006308:	0800635d 	.word	0x0800635d
 800630c:	080063f1 	.word	0x080063f1
 8006310:	08006381 	.word	0x08006381

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006314:	4b9d      	ldr	r3, [pc, #628]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800631c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006320:	d107      	bne.n	8006332 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006322:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006326:	4618      	mov	r0, r3
 8006328:	f000 febe 	bl	80070a8 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800632c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006330:	e3f5      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006332:	2300      	movs	r3, #0
 8006334:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006336:	e3f2      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006338:	4b94      	ldr	r3, [pc, #592]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006340:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006344:	d107      	bne.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006346:	f107 0318 	add.w	r3, r7, #24
 800634a:	4618      	mov	r0, r3
 800634c:	f000 fc04 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006354:	e3e3      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006356:	2300      	movs	r3, #0
 8006358:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800635a:	e3e0      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800635c:	4b8b      	ldr	r3, [pc, #556]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006364:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006368:	d107      	bne.n	800637a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800636a:	f107 030c 	add.w	r3, r7, #12
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fd46 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006378:	e3d1      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 800637a:	2300      	movs	r3, #0
 800637c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800637e:	e3ce      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006380:	4b82      	ldr	r3, [pc, #520]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006384:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006388:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800638a:	4b80      	ldr	r3, [pc, #512]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0304 	and.w	r3, r3, #4
 8006392:	2b04      	cmp	r3, #4
 8006394:	d10c      	bne.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006398:	2b00      	cmp	r3, #0
 800639a:	d109      	bne.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800639c:	4b7b      	ldr	r3, [pc, #492]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	08db      	lsrs	r3, r3, #3
 80063a2:	f003 0303 	and.w	r3, r3, #3
 80063a6:	4a7a      	ldr	r2, [pc, #488]	; (8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80063a8:	fa22 f303 	lsr.w	r3, r2, r3
 80063ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063ae:	e01e      	b.n	80063ee <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80063b0:	4b76      	ldr	r3, [pc, #472]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063bc:	d106      	bne.n	80063cc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80063be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063c4:	d102      	bne.n	80063cc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80063c6:	4b73      	ldr	r3, [pc, #460]	; (8006594 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80063c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063ca:	e010      	b.n	80063ee <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80063cc:	4b6f      	ldr	r3, [pc, #444]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063d8:	d106      	bne.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80063da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80063e0:	d102      	bne.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80063e2:	4b6d      	ldr	r3, [pc, #436]	; (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80063e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063e6:	e002      	b.n	80063ee <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80063e8:	2300      	movs	r3, #0
 80063ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80063ec:	e397      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 80063ee:	e396      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80063f0:	4b6a      	ldr	r3, [pc, #424]	; (800659c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80063f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80063f4:	e393      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      default :
        {
          frequency = 0;
 80063f6:	2300      	movs	r3, #0
 80063f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80063fa:	e390      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006402:	f040 8095 	bne.w	8006530 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 8006406:	4b61      	ldr	r3, [pc, #388]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006408:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800640a:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800640e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006416:	d04d      	beq.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8006418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800641e:	f200 8084 	bhi.w	800652a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8006422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006424:	2bc0      	cmp	r3, #192	; 0xc0
 8006426:	d07d      	beq.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
 8006428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642a:	2bc0      	cmp	r3, #192	; 0xc0
 800642c:	d87d      	bhi.n	800652a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800642e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006430:	2b80      	cmp	r3, #128	; 0x80
 8006432:	d02d      	beq.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8006434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006436:	2b80      	cmp	r3, #128	; 0x80
 8006438:	d877      	bhi.n	800652a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800643a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8006440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006442:	2b40      	cmp	r3, #64	; 0x40
 8006444:	d012      	beq.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8006446:	e070      	b.n	800652a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
      {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006448:	4b50      	ldr	r3, [pc, #320]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006450:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006454:	d107      	bne.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006456:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fe24 	bl	80070a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006462:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006464:	e35b      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006466:	2300      	movs	r3, #0
 8006468:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800646a:	e358      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800646c:	4b47      	ldr	r3, [pc, #284]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006474:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006478:	d107      	bne.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800647a:	f107 0318 	add.w	r3, r7, #24
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fb6a 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006488:	e349      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 800648a:	2300      	movs	r3, #0
 800648c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800648e:	e346      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006490:	4b3e      	ldr	r3, [pc, #248]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006498:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800649c:	d107      	bne.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800649e:	f107 030c 	add.w	r3, r7, #12
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fcac 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80064ac:	e337      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80064b2:	e334      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80064b4:	4b35      	ldr	r3, [pc, #212]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80064bc:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80064be:	4b33      	ldr	r3, [pc, #204]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0304 	and.w	r3, r3, #4
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d10c      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 80064ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d109      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80064d0:	4b2e      	ldr	r3, [pc, #184]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	08db      	lsrs	r3, r3, #3
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	4a2d      	ldr	r2, [pc, #180]	; (8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80064dc:	fa22 f303 	lsr.w	r3, r2, r3
 80064e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064e2:	e01e      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80064e4:	4b29      	ldr	r3, [pc, #164]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064f0:	d106      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 80064f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064f8:	d102      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80064fa:	4b26      	ldr	r3, [pc, #152]	; (8006594 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80064fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064fe:	e010      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006500:	4b22      	ldr	r3, [pc, #136]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006508:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800650c:	d106      	bne.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800650e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006510:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006514:	d102      	bne.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006516:	4b20      	ldr	r3, [pc, #128]	; (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006518:	63fb      	str	r3, [r7, #60]	; 0x3c
 800651a:	e002      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800651c:	2300      	movs	r3, #0
 800651e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006520:	e2fd      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8006522:	e2fc      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006524:	4b1d      	ldr	r3, [pc, #116]	; (800659c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006526:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006528:	e2f9      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      default :
        {
          frequency = 0;
 800652a:	2300      	movs	r3, #0
 800652c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800652e:	e2f6      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006536:	f040 80a7 	bne.w	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 800653a:	4b14      	ldr	r3, [pc, #80]	; (800658c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800653c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653e:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 8006542:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006546:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800654a:	d05f      	beq.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x334>
 800654c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006552:	f200 8096 	bhi.w	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8006556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006558:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800655c:	f000 808e 	beq.w	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8006560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006562:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006566:	f200 808c 	bhi.w	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800656a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006570:	d03a      	beq.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8006572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006574:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006578:	f200 8083 	bhi.w	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800657c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00e      	beq.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
 8006582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006588:	d01c      	beq.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
 800658a:	e07a      	b.n	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800658c:	58024400 	.word	0x58024400
 8006590:	03d09000 	.word	0x03d09000
 8006594:	003d0900 	.word	0x003d0900
 8006598:	016e3600 	.word	0x016e3600
 800659c:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065a0:	4ba8      	ldr	r3, [pc, #672]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065ac:	d107      	bne.n	80065be <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 fd78 	bl	80070a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80065bc:	e2af      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 80065be:	2300      	movs	r3, #0
 80065c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065c2:	e2ac      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065c4:	4b9f      	ldr	r3, [pc, #636]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065d0:	d107      	bne.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x30a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065d2:	f107 0318 	add.w	r3, r7, #24
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 fabe 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80065e0:	e29d      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 80065e2:	2300      	movs	r3, #0
 80065e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065e6:	e29a      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80065e8:	4b96      	ldr	r3, [pc, #600]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065f4:	d107      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065f6:	f107 030c 	add.w	r3, r7, #12
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fc00 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006604:	e28b      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006606:	2300      	movs	r3, #0
 8006608:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800660a:	e288      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800660c:	4b8d      	ldr	r3, [pc, #564]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800660e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006610:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006614:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006616:	4b8b      	ldr	r3, [pc, #556]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0304 	and.w	r3, r3, #4
 800661e:	2b04      	cmp	r3, #4
 8006620:	d10c      	bne.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8006622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006624:	2b00      	cmp	r3, #0
 8006626:	d109      	bne.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006628:	4b86      	ldr	r3, [pc, #536]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	08db      	lsrs	r3, r3, #3
 800662e:	f003 0303 	and.w	r3, r3, #3
 8006632:	4a85      	ldr	r2, [pc, #532]	; (8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006634:	fa22 f303 	lsr.w	r3, r2, r3
 8006638:	63fb      	str	r3, [r7, #60]	; 0x3c
 800663a:	e01e      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800663c:	4b81      	ldr	r3, [pc, #516]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006644:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006648:	d106      	bne.n	8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
 800664a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800664c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006650:	d102      	bne.n	8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006652:	4b7e      	ldr	r3, [pc, #504]	; (800684c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006654:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006656:	e010      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006658:	4b7a      	ldr	r3, [pc, #488]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006660:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006664:	d106      	bne.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8006666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006668:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800666c:	d102      	bne.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800666e:	4b78      	ldr	r3, [pc, #480]	; (8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006670:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006672:	e002      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006674:	2300      	movs	r3, #0
 8006676:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
          break;
 8006678:	e251      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 800667a:	e250      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800667c:	4b75      	ldr	r3, [pc, #468]	; (8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800667e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006680:	e24d      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      default :
        {
          frequency = 0;
 8006682:	2300      	movs	r3, #0
 8006684:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006686:	e24a      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800668e:	f040 809c 	bne.w	80067ca <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006692:	4b6c      	ldr	r3, [pc, #432]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8006694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006696:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800669a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800669c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800669e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066a2:	d054      	beq.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80066a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066aa:	f200 808b 	bhi.w	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80066ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80066b4:	f000 8083 	beq.w	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
 80066b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80066be:	f200 8081 	bhi.w	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80066c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066c8:	d02f      	beq.n	800672a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 80066ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066d0:	d878      	bhi.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80066d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x40a>
 80066d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066de:	d012      	beq.n	8006706 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
 80066e0:	e070      	b.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066e2:	4b58      	ldr	r3, [pc, #352]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80066ee:	d107      	bne.n	8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066f4:	4618      	mov	r0, r3
 80066f6:	f000 fcd7 	bl	80070a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80066fe:	e20e      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006700:	2300      	movs	r3, #0
 8006702:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006704:	e20b      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006706:	4b4f      	ldr	r3, [pc, #316]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800670e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006712:	d107      	bne.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006714:	f107 0318 	add.w	r3, r7, #24
 8006718:	4618      	mov	r0, r3
 800671a:	f000 fa1d 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006722:	e1fc      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006724:	2300      	movs	r3, #0
 8006726:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006728:	e1f9      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800672a:	4b46      	ldr	r3, [pc, #280]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006732:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006736:	d107      	bne.n	8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006738:	f107 030c 	add.w	r3, r7, #12
 800673c:	4618      	mov	r0, r3
 800673e:	f000 fb5f 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006746:	e1ea      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006748:	2300      	movs	r3, #0
 800674a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800674c:	e1e7      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800674e:	4b3d      	ldr	r3, [pc, #244]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8006750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006752:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006756:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006758:	4b3a      	ldr	r3, [pc, #232]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b04      	cmp	r3, #4
 8006762:	d10c      	bne.n	800677e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8006764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006766:	2b00      	cmp	r3, #0
 8006768:	d109      	bne.n	800677e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800676a:	4b36      	ldr	r3, [pc, #216]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	08db      	lsrs	r3, r3, #3
 8006770:	f003 0303 	and.w	r3, r3, #3
 8006774:	4a34      	ldr	r2, [pc, #208]	; (8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006776:	fa22 f303 	lsr.w	r3, r2, r3
 800677a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800677c:	e01e      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800677e:	4b31      	ldr	r3, [pc, #196]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006786:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800678a:	d106      	bne.n	800679a <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 800678c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800678e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006792:	d102      	bne.n	800679a <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006794:	4b2d      	ldr	r3, [pc, #180]	; (800684c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006796:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006798:	e010      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800679a:	4b2a      	ldr	r3, [pc, #168]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067a6:	d106      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80067a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067ae:	d102      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80067b0:	4b27      	ldr	r3, [pc, #156]	; (8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80067b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067b4:	e002      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80067b6:	2300      	movs	r3, #0
 80067b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80067ba:	e1b0      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 80067bc:	e1af      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80067be:	4b25      	ldr	r3, [pc, #148]	; (8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80067c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067c2:	e1ac      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      default :
        {
          frequency = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067c8:	e1a9      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80067d0:	d17d      	bne.n	80068ce <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80067d2:	4b1c      	ldr	r3, [pc, #112]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80067d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80067da:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80067dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067e2:	d039      	beq.n	8006858 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 80067e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067ea:	d86d      	bhi.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80067ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d004      	beq.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x524>
 80067f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067f8:	d012      	beq.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 80067fa:	e065      	b.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067fc:	4b11      	ldr	r3, [pc, #68]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006804:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006808:	d107      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x542>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800680a:	f107 0318 	add.w	r3, r7, #24
 800680e:	4618      	mov	r0, r3
 8006810:	f000 f9a2 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006818:	e181      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 800681a:	2300      	movs	r3, #0
 800681c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800681e:	e17e      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006820:	4b08      	ldr	r3, [pc, #32]	; (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006828:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800682c:	d107      	bne.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x566>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800682e:	f107 030c 	add.w	r3, r7, #12
 8006832:	4618      	mov	r0, r3
 8006834:	f000 fae4 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800683c:	e16f      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006842:	e16c      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8006844:	58024400 	.word	0x58024400
 8006848:	03d09000 	.word	0x03d09000
 800684c:	003d0900 	.word	0x003d0900
 8006850:	016e3600 	.word	0x016e3600
 8006854:	00bb8000 	.word	0x00bb8000
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006858:	4ba0      	ldr	r3, [pc, #640]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800685a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800685c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006860:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006862:	4b9e      	ldr	r3, [pc, #632]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0304 	and.w	r3, r3, #4
 800686a:	2b04      	cmp	r3, #4
 800686c:	d10c      	bne.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 800686e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006870:	2b00      	cmp	r3, #0
 8006872:	d109      	bne.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006874:	4b99      	ldr	r3, [pc, #612]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	08db      	lsrs	r3, r3, #3
 800687a:	f003 0303 	and.w	r3, r3, #3
 800687e:	4a98      	ldr	r2, [pc, #608]	; (8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006880:	fa22 f303 	lsr.w	r3, r2, r3
 8006884:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006886:	e01e      	b.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006888:	4b94      	ldr	r3, [pc, #592]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006890:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006894:	d106      	bne.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006898:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800689c:	d102      	bne.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800689e:	4b91      	ldr	r3, [pc, #580]	; (8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80068a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068a2:	e010      	b.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80068a4:	4b8d      	ldr	r3, [pc, #564]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068b0:	d106      	bne.n	80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 80068b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068b8:	d102      	bne.n	80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80068ba:	4b8b      	ldr	r3, [pc, #556]	; (8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80068bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068be:	e002      	b.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80068c0:	2300      	movs	r3, #0
 80068c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80068c4:	e12b      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 80068c6:	e12a      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      default :
        {
          frequency = 0;
 80068c8:	2300      	movs	r3, #0
 80068ca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068cc:	e127      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068d4:	d133      	bne.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x666>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80068d6:	4b81      	ldr	r3, [pc, #516]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80068d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068de:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80068e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d004      	beq.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 80068e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068ec:	d012      	beq.n	8006914 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80068ee:	e023      	b.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80068f0:	4b7a      	ldr	r3, [pc, #488]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80068fc:	d107      	bne.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006902:	4618      	mov	r0, r3
 8006904:	f000 fbd0 	bl	80070a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800690a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800690c:	e107      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 800690e:	2300      	movs	r3, #0
 8006910:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006912:	e104      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006914:	4b71      	ldr	r3, [pc, #452]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800691c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006920:	d107      	bne.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006922:	f107 0318 	add.w	r3, r7, #24
 8006926:	4618      	mov	r0, r3
 8006928:	f000 f916 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006930:	e0f5      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 8006932:	2300      	movs	r3, #0
 8006934:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006936:	e0f2      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }

      default :
        {
          frequency = 0;
 8006938:	2300      	movs	r3, #0
 800693a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800693c:	e0ef      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006944:	f040 8091 	bne.w	8006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x792>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8006948:	4b64      	ldr	r3, [pc, #400]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800694a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800694c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8006950:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006954:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8006958:	f000 8081 	beq.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 800695c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800695e:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8006962:	d87f      	bhi.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8006964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006966:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800696a:	d06b      	beq.n	8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800696c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800696e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006972:	d877      	bhi.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8006974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800697a:	d056      	beq.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 800697c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800697e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006982:	d86f      	bhi.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8006984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006986:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800698a:	d03b      	beq.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 800698c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800698e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006992:	d867      	bhi.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8006994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006996:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800699a:	d021      	beq.n	80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x708>
 800699c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800699e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069a2:	d85f      	bhi.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 80069a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d004      	beq.n	80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 80069aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069b0:	d004      	beq.n	80069bc <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 80069b2:	e057      	b.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80069b4:	f000 f8ba 	bl	8006b2c <HAL_RCCEx_GetD3PCLK1Freq>
 80069b8:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80069ba:	e0b0      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80069bc:	4b47      	ldr	r3, [pc, #284]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069c8:	d107      	bne.n	80069da <HAL_RCCEx_GetPeriphCLKFreq+0x702>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069ca:	f107 0318 	add.w	r3, r7, #24
 80069ce:	4618      	mov	r0, r3
 80069d0:	f000 f8c2 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80069d8:	e0a1      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 80069da:	2300      	movs	r3, #0
 80069dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069de:	e09e      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80069e0:	4b3e      	ldr	r3, [pc, #248]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80069e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069ec:	d107      	bne.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0x726>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069ee:	f107 030c 	add.w	r3, r7, #12
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 fa04 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80069fc:	e08f      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 80069fe:	2300      	movs	r3, #0
 8006a00:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a02:	e08c      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a04:	4b35      	ldr	r3, [pc, #212]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0304 	and.w	r3, r3, #4
 8006a0c:	2b04      	cmp	r3, #4
 8006a0e:	d109      	bne.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006a10:	4b32      	ldr	r3, [pc, #200]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	08db      	lsrs	r3, r3, #3
 8006a16:	f003 0303 	and.w	r3, r3, #3
 8006a1a:	4a31      	ldr	r2, [pc, #196]	; (8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a20:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006a22:	e07c      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 8006a24:	2300      	movs	r3, #0
 8006a26:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a28:	e079      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006a2a:	4b2c      	ldr	r3, [pc, #176]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a36:	d102      	bne.n	8006a3e <HAL_RCCEx_GetPeriphCLKFreq+0x766>
         {
          frequency = CSI_VALUE;
 8006a38:	4b2a      	ldr	r3, [pc, #168]	; (8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006a3c:	e06f      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
           frequency = 0;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a42:	e06c      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006a44:	4b25      	ldr	r3, [pc, #148]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006a50:	d102      	bne.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x780>
         {
          frequency = HSE_VALUE;
 8006a52:	4b25      	ldr	r3, [pc, #148]	; (8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006a54:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006a56:	e062      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a5c:	e05f      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006a5e:	4b23      	ldr	r3, [pc, #140]	; (8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8006a60:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a62:	e05c      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8006a64:	2300      	movs	r3, #0
 8006a66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a68:	e059      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a70:	d153      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8006a72:	4b1a      	ldr	r3, [pc, #104]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006a74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a76:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006a7a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a82:	d035      	beq.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 8006a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a8a:	d843      	bhi.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d004      	beq.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8006a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a98:	d00d      	beq.n	8006ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8006a9a:	e03b      	b.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006a9c:	4b0f      	ldr	r3, [pc, #60]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aa4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006aa8:	d102      	bne.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
         {
          frequency = HSE_VALUE;
 8006aaa:	4b0f      	ldr	r3, [pc, #60]	; (8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006aac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006aae:	e036      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ab4:	e033      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ab6:	4b09      	ldr	r3, [pc, #36]	; (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006abe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ac2:	d107      	bne.n	8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f000 faed 	bl	80070a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006ad2:	e024      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ad8:	e021      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8006ada:	bf00      	nop
 8006adc:	58024400 	.word	0x58024400
 8006ae0:	03d09000 	.word	0x03d09000
 8006ae4:	003d0900 	.word	0x003d0900
 8006ae8:	016e3600 	.word	0x016e3600
 8006aec:	00bb8000 	.word	0x00bb8000
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006af0:	4b0d      	ldr	r3, [pc, #52]	; (8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006af8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006afc:	d107      	bne.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006afe:	f107 0318 	add.w	r3, r7, #24
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 f828 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006b0c:	e007      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b12:	e004      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      default :
        {
          frequency = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b18:	e001      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        }
      }
    }
  else
    {
      frequency = 0;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8006b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3740      	adds	r7, #64	; 0x40
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	58024400 	.word	0x58024400

08006b2c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8006b30:	f7fe fc6a 	bl	8005408 <HAL_RCC_GetHCLKFreq>
 8006b34:	4602      	mov	r2, r0
 8006b36:	4b06      	ldr	r3, [pc, #24]	; (8006b50 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	091b      	lsrs	r3, r3, #4
 8006b3c:	f003 0307 	and.w	r3, r3, #7
 8006b40:	4904      	ldr	r1, [pc, #16]	; (8006b54 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006b42:	5ccb      	ldrb	r3, [r1, r3]
 8006b44:	f003 031f 	and.w	r3, r3, #31
 8006b48:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	58024400 	.word	0x58024400
 8006b54:	0800920c 	.word	0x0800920c

08006b58 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b089      	sub	sp, #36	; 0x24
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006b60:	4ba1      	ldr	r3, [pc, #644]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b64:	f003 0303 	and.w	r3, r3, #3
 8006b68:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006b6a:	4b9f      	ldr	r3, [pc, #636]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b6e:	0b1b      	lsrs	r3, r3, #12
 8006b70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b74:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006b76:	4b9c      	ldr	r3, [pc, #624]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b7a:	091b      	lsrs	r3, r3, #4
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006b82:	4b99      	ldr	r3, [pc, #612]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b86:	08db      	lsrs	r3, r3, #3
 8006b88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b8c:	693a      	ldr	r2, [r7, #16]
 8006b8e:	fb02 f303 	mul.w	r3, r2, r3
 8006b92:	ee07 3a90 	vmov	s15, r3
 8006b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b9a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 8111 	beq.w	8006dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	f000 8083 	beq.w	8006cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	f200 80a1 	bhi.w	8006cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d003      	beq.n	8006bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d056      	beq.n	8006c70 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006bc2:	e099      	b.n	8006cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006bc4:	4b88      	ldr	r3, [pc, #544]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0320 	and.w	r3, r3, #32
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d02d      	beq.n	8006c2c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006bd0:	4b85      	ldr	r3, [pc, #532]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	08db      	lsrs	r3, r3, #3
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	4a84      	ldr	r2, [pc, #528]	; (8006dec <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8006be0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	ee07 3a90 	vmov	s15, r3
 8006be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	ee07 3a90 	vmov	s15, r3
 8006bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bfa:	4b7b      	ldr	r3, [pc, #492]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c02:	ee07 3a90 	vmov	s15, r3
 8006c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c0e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c26:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006c2a:	e087      	b.n	8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	ee07 3a90 	vmov	s15, r3
 8006c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c36:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006df4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c3e:	4b6a      	ldr	r3, [pc, #424]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c46:	ee07 3a90 	vmov	s15, r3
 8006c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c52:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c6a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c6e:	e065      	b.n	8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	ee07 3a90 	vmov	s15, r3
 8006c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c7a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006df8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c82:	4b59      	ldr	r3, [pc, #356]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c8a:	ee07 3a90 	vmov	s15, r3
 8006c8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c92:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c96:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ca2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006cb2:	e043      	b.n	8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	ee07 3a90 	vmov	s15, r3
 8006cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cbe:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006dfc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cc6:	4b48      	ldr	r3, [pc, #288]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cce:	ee07 3a90 	vmov	s15, r3
 8006cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cda:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ce6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cf2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006cf6:	e021      	b.n	8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	ee07 3a90 	vmov	s15, r3
 8006cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d02:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006df8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d0a:	4b37      	ldr	r3, [pc, #220]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d12:	ee07 3a90 	vmov	s15, r3
 8006d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d1e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d36:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d3a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8006d3c:	4b2a      	ldr	r3, [pc, #168]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d40:	0a5b      	lsrs	r3, r3, #9
 8006d42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d46:	ee07 3a90 	vmov	s15, r3
 8006d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006d52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d56:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d62:	ee17 2a90 	vmov	r2, s15
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8006d6a:	4b1f      	ldr	r3, [pc, #124]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6e:	0c1b      	lsrs	r3, r3, #16
 8006d70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d74:	ee07 3a90 	vmov	s15, r3
 8006d78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006d80:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d84:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d90:	ee17 2a90 	vmov	r2, s15
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006d98:	4b13      	ldr	r3, [pc, #76]	; (8006de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9c:	0e1b      	lsrs	r3, r3, #24
 8006d9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006da2:	ee07 3a90 	vmov	s15, r3
 8006da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006daa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006dae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006db2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006db6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dbe:	ee17 2a90 	vmov	r2, s15
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006dc6:	e008      	b.n	8006dda <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	609a      	str	r2, [r3, #8]
}
 8006dda:	bf00      	nop
 8006ddc:	3724      	adds	r7, #36	; 0x24
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	58024400 	.word	0x58024400
 8006dec:	03d09000 	.word	0x03d09000
 8006df0:	46000000 	.word	0x46000000
 8006df4:	4c742400 	.word	0x4c742400
 8006df8:	4a742400 	.word	0x4a742400
 8006dfc:	4bb71b00 	.word	0x4bb71b00

08006e00 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b089      	sub	sp, #36	; 0x24
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e08:	4ba1      	ldr	r3, [pc, #644]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e0c:	f003 0303 	and.w	r3, r3, #3
 8006e10:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006e12:	4b9f      	ldr	r3, [pc, #636]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e16:	0d1b      	lsrs	r3, r3, #20
 8006e18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e1c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006e1e:	4b9c      	ldr	r3, [pc, #624]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e22:	0a1b      	lsrs	r3, r3, #8
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006e2a:	4b99      	ldr	r3, [pc, #612]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e2e:	08db      	lsrs	r3, r3, #3
 8006e30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	fb02 f303 	mul.w	r3, r2, r3
 8006e3a:	ee07 3a90 	vmov	s15, r3
 8006e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e42:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f000 8111 	beq.w	8007070 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	2b02      	cmp	r3, #2
 8006e52:	f000 8083 	beq.w	8006f5c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	f200 80a1 	bhi.w	8006fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d003      	beq.n	8006e6c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d056      	beq.n	8006f18 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006e6a:	e099      	b.n	8006fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e6c:	4b88      	ldr	r3, [pc, #544]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0320 	and.w	r3, r3, #32
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d02d      	beq.n	8006ed4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006e78:	4b85      	ldr	r3, [pc, #532]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	08db      	lsrs	r3, r3, #3
 8006e7e:	f003 0303 	and.w	r3, r3, #3
 8006e82:	4a84      	ldr	r2, [pc, #528]	; (8007094 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006e84:	fa22 f303 	lsr.w	r3, r2, r3
 8006e88:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	ee07 3a90 	vmov	s15, r3
 8006e90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	ee07 3a90 	vmov	s15, r3
 8006e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ea2:	4b7b      	ldr	r3, [pc, #492]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eaa:	ee07 3a90 	vmov	s15, r3
 8006eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006eb6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ec2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ece:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006ed2:	e087      	b.n	8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	ee07 3a90 	vmov	s15, r3
 8006eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ede:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800709c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ee6:	4b6a      	ldr	r3, [pc, #424]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eee:	ee07 3a90 	vmov	s15, r3
 8006ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ef6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006efa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f16:	e065      	b.n	8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	ee07 3a90 	vmov	s15, r3
 8006f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f22:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80070a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f2a:	4b59      	ldr	r3, [pc, #356]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f32:	ee07 3a90 	vmov	s15, r3
 8006f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f3e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f5a:	e043      	b.n	8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	ee07 3a90 	vmov	s15, r3
 8006f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f66:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80070a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f6e:	4b48      	ldr	r3, [pc, #288]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f76:	ee07 3a90 	vmov	s15, r3
 8006f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f82:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f9a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f9e:	e021      	b.n	8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	ee07 3a90 	vmov	s15, r3
 8006fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006faa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80070a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fb2:	4b37      	ldr	r3, [pc, #220]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fba:	ee07 3a90 	vmov	s15, r3
 8006fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fc6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fde:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006fe2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006fe4:	4b2a      	ldr	r3, [pc, #168]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe8:	0a5b      	lsrs	r3, r3, #9
 8006fea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fee:	ee07 3a90 	vmov	s15, r3
 8006ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ff6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ffa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ffe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007002:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007006:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800700a:	ee17 2a90 	vmov	r2, s15
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007012:	4b1f      	ldr	r3, [pc, #124]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007016:	0c1b      	lsrs	r3, r3, #16
 8007018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800701c:	ee07 3a90 	vmov	s15, r3
 8007020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007024:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007028:	ee37 7a87 	vadd.f32	s14, s15, s14
 800702c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007034:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007038:	ee17 2a90 	vmov	r2, s15
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007040:	4b13      	ldr	r3, [pc, #76]	; (8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007044:	0e1b      	lsrs	r3, r3, #24
 8007046:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800704a:	ee07 3a90 	vmov	s15, r3
 800704e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007052:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007056:	ee37 7a87 	vadd.f32	s14, s15, s14
 800705a:	edd7 6a07 	vldr	s13, [r7, #28]
 800705e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007062:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007066:	ee17 2a90 	vmov	r2, s15
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800706e:	e008      	b.n	8007082 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	609a      	str	r2, [r3, #8]
}
 8007082:	bf00      	nop
 8007084:	3724      	adds	r7, #36	; 0x24
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	58024400 	.word	0x58024400
 8007094:	03d09000 	.word	0x03d09000
 8007098:	46000000 	.word	0x46000000
 800709c:	4c742400 	.word	0x4c742400
 80070a0:	4a742400 	.word	0x4a742400
 80070a4:	4bb71b00 	.word	0x4bb71b00

080070a8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b089      	sub	sp, #36	; 0x24
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80070b0:	4ba0      	ldr	r3, [pc, #640]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80070ba:	4b9e      	ldr	r3, [pc, #632]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070be:	091b      	lsrs	r3, r3, #4
 80070c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070c4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80070c6:	4b9b      	ldr	r3, [pc, #620]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80070d0:	4b98      	ldr	r3, [pc, #608]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070d4:	08db      	lsrs	r3, r3, #3
 80070d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	fb02 f303 	mul.w	r3, r2, r3
 80070e0:	ee07 3a90 	vmov	s15, r3
 80070e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070e8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f000 8111 	beq.w	8007316 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	f000 8083 	beq.w	8007202 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	2b02      	cmp	r3, #2
 8007100:	f200 80a1 	bhi.w	8007246 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d056      	beq.n	80071be <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007110:	e099      	b.n	8007246 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007112:	4b88      	ldr	r3, [pc, #544]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b00      	cmp	r3, #0
 800711c:	d02d      	beq.n	800717a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800711e:	4b85      	ldr	r3, [pc, #532]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	08db      	lsrs	r3, r3, #3
 8007124:	f003 0303 	and.w	r3, r3, #3
 8007128:	4a83      	ldr	r2, [pc, #524]	; (8007338 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800712a:	fa22 f303 	lsr.w	r3, r2, r3
 800712e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	ee07 3a90 	vmov	s15, r3
 8007136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	ee07 3a90 	vmov	s15, r3
 8007140:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007144:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007148:	4b7a      	ldr	r3, [pc, #488]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800714a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007150:	ee07 3a90 	vmov	s15, r3
 8007154:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007158:	ed97 6a03 	vldr	s12, [r7, #12]
 800715c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800733c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007160:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007164:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007168:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800716c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007174:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007178:	e087      	b.n	800728a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	ee07 3a90 	vmov	s15, r3
 8007180:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007184:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007340 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007188:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800718c:	4b69      	ldr	r3, [pc, #420]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800718e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007194:	ee07 3a90 	vmov	s15, r3
 8007198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800719c:	ed97 6a03 	vldr	s12, [r7, #12]
 80071a0:	eddf 5a66 	vldr	s11, [pc, #408]	; 800733c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80071a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071ac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80071bc:	e065      	b.n	800728a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	ee07 3a90 	vmov	s15, r3
 80071c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007344 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80071cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071d0:	4b58      	ldr	r3, [pc, #352]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071d8:	ee07 3a90 	vmov	s15, r3
 80071dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071e0:	ed97 6a03 	vldr	s12, [r7, #12]
 80071e4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800733c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80071e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071f0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071fc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007200:	e043      	b.n	800728a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	ee07 3a90 	vmov	s15, r3
 8007208:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800720c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007348 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007210:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007214:	4b47      	ldr	r3, [pc, #284]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007218:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800721c:	ee07 3a90 	vmov	s15, r3
 8007220:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007224:	ed97 6a03 	vldr	s12, [r7, #12]
 8007228:	eddf 5a44 	vldr	s11, [pc, #272]	; 800733c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800722c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007230:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007234:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007238:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800723c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007240:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007244:	e021      	b.n	800728a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	ee07 3a90 	vmov	s15, r3
 800724c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007250:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8007340 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007254:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007258:	4b36      	ldr	r3, [pc, #216]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800725a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800725c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007260:	ee07 3a90 	vmov	s15, r3
 8007264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007268:	ed97 6a03 	vldr	s12, [r7, #12]
 800726c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800733c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007270:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007274:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007278:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800727c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007284:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007288:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800728a:	4b2a      	ldr	r3, [pc, #168]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800728c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728e:	0a5b      	lsrs	r3, r3, #9
 8007290:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007294:	ee07 3a90 	vmov	s15, r3
 8007298:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800729c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80072a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072b0:	ee17 2a90 	vmov	r2, s15
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80072b8:	4b1e      	ldr	r3, [pc, #120]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072bc:	0c1b      	lsrs	r3, r3, #16
 80072be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072c2:	ee07 3a90 	vmov	s15, r3
 80072c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80072d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072de:	ee17 2a90 	vmov	r2, s15
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80072e6:	4b13      	ldr	r3, [pc, #76]	; (8007334 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ea:	0e1b      	lsrs	r3, r3, #24
 80072ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072f0:	ee07 3a90 	vmov	s15, r3
 80072f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007300:	edd7 6a07 	vldr	s13, [r7, #28]
 8007304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007308:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800730c:	ee17 2a90 	vmov	r2, s15
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007314:	e008      	b.n	8007328 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	609a      	str	r2, [r3, #8]
}
 8007328:	bf00      	nop
 800732a:	3724      	adds	r7, #36	; 0x24
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr
 8007334:	58024400 	.word	0x58024400
 8007338:	03d09000 	.word	0x03d09000
 800733c:	46000000 	.word	0x46000000
 8007340:	4c742400 	.word	0x4c742400
 8007344:	4a742400 	.word	0x4a742400
 8007348:	4bb71b00 	.word	0x4bb71b00

0800734c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007356:	2300      	movs	r3, #0
 8007358:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800735a:	4b53      	ldr	r3, [pc, #332]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800735c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735e:	f003 0303 	and.w	r3, r3, #3
 8007362:	2b03      	cmp	r3, #3
 8007364:	d101      	bne.n	800736a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e099      	b.n	800749e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800736a:	4b4f      	ldr	r3, [pc, #316]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a4e      	ldr	r2, [pc, #312]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007370:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007374:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007376:	f7fa f943 	bl	8001600 <HAL_GetTick>
 800737a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800737c:	e008      	b.n	8007390 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800737e:	f7fa f93f 	bl	8001600 <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	2b02      	cmp	r3, #2
 800738a:	d901      	bls.n	8007390 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e086      	b.n	800749e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007390:	4b45      	ldr	r3, [pc, #276]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1f0      	bne.n	800737e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800739c:	4b42      	ldr	r3, [pc, #264]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800739e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	031b      	lsls	r3, r3, #12
 80073aa:	493f      	ldr	r1, [pc, #252]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 80073ac:	4313      	orrs	r3, r2
 80073ae:	628b      	str	r3, [r1, #40]	; 0x28
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	3b01      	subs	r3, #1
 80073b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	3b01      	subs	r3, #1
 80073c0:	025b      	lsls	r3, r3, #9
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	431a      	orrs	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	041b      	lsls	r3, r3, #16
 80073ce:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80073d2:	431a      	orrs	r2, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	3b01      	subs	r3, #1
 80073da:	061b      	lsls	r3, r3, #24
 80073dc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80073e0:	4931      	ldr	r1, [pc, #196]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 80073e2:	4313      	orrs	r3, r2
 80073e4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80073e6:	4b30      	ldr	r3, [pc, #192]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 80073e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	492d      	ldr	r1, [pc, #180]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 80073f4:	4313      	orrs	r3, r2
 80073f6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80073f8:	4b2b      	ldr	r3, [pc, #172]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 80073fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fc:	f023 0220 	bic.w	r2, r3, #32
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	4928      	ldr	r1, [pc, #160]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007406:	4313      	orrs	r3, r2
 8007408:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800740a:	4b27      	ldr	r3, [pc, #156]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800740c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740e:	4a26      	ldr	r2, [pc, #152]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007410:	f023 0310 	bic.w	r3, r3, #16
 8007414:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007416:	4b24      	ldr	r3, [pc, #144]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007418:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800741a:	4b24      	ldr	r3, [pc, #144]	; (80074ac <RCCEx_PLL2_Config+0x160>)
 800741c:	4013      	ands	r3, r2
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	69d2      	ldr	r2, [r2, #28]
 8007422:	00d2      	lsls	r2, r2, #3
 8007424:	4920      	ldr	r1, [pc, #128]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007426:	4313      	orrs	r3, r2
 8007428:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800742a:	4b1f      	ldr	r3, [pc, #124]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800742c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742e:	4a1e      	ldr	r2, [pc, #120]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007430:	f043 0310 	orr.w	r3, r3, #16
 8007434:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d106      	bne.n	800744a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800743c:	4b1a      	ldr	r3, [pc, #104]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800743e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007440:	4a19      	ldr	r2, [pc, #100]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007442:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007446:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007448:	e00f      	b.n	800746a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d106      	bne.n	800745e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007450:	4b15      	ldr	r3, [pc, #84]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007454:	4a14      	ldr	r2, [pc, #80]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007456:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800745a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800745c:	e005      	b.n	800746a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800745e:	4b12      	ldr	r3, [pc, #72]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007462:	4a11      	ldr	r2, [pc, #68]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007464:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007468:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800746a:	4b0f      	ldr	r3, [pc, #60]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a0e      	ldr	r2, [pc, #56]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007470:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007474:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007476:	f7fa f8c3 	bl	8001600 <HAL_GetTick>
 800747a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800747c:	e008      	b.n	8007490 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800747e:	f7fa f8bf 	bl	8001600 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b02      	cmp	r3, #2
 800748a:	d901      	bls.n	8007490 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e006      	b.n	800749e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007490:	4b05      	ldr	r3, [pc, #20]	; (80074a8 <RCCEx_PLL2_Config+0x15c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d0f0      	beq.n	800747e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800749c:	7bfb      	ldrb	r3, [r7, #15]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	58024400 	.word	0x58024400
 80074ac:	ffff0007 	.word	0xffff0007

080074b0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80074ba:	2300      	movs	r3, #0
 80074bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80074be:	4b53      	ldr	r3, [pc, #332]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80074c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074c2:	f003 0303 	and.w	r3, r3, #3
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d101      	bne.n	80074ce <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e099      	b.n	8007602 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80074ce:	4b4f      	ldr	r3, [pc, #316]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a4e      	ldr	r2, [pc, #312]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80074d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074da:	f7fa f891 	bl	8001600 <HAL_GetTick>
 80074de:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074e0:	e008      	b.n	80074f4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80074e2:	f7fa f88d 	bl	8001600 <HAL_GetTick>
 80074e6:	4602      	mov	r2, r0
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d901      	bls.n	80074f4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e086      	b.n	8007602 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074f4:	4b45      	ldr	r3, [pc, #276]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1f0      	bne.n	80074e2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007500:	4b42      	ldr	r3, [pc, #264]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007504:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	051b      	lsls	r3, r3, #20
 800750e:	493f      	ldr	r1, [pc, #252]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007510:	4313      	orrs	r3, r2
 8007512:	628b      	str	r3, [r1, #40]	; 0x28
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	3b01      	subs	r3, #1
 800751a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	3b01      	subs	r3, #1
 8007524:	025b      	lsls	r3, r3, #9
 8007526:	b29b      	uxth	r3, r3
 8007528:	431a      	orrs	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	3b01      	subs	r3, #1
 8007530:	041b      	lsls	r3, r3, #16
 8007532:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007536:	431a      	orrs	r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	3b01      	subs	r3, #1
 800753e:	061b      	lsls	r3, r3, #24
 8007540:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007544:	4931      	ldr	r1, [pc, #196]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007546:	4313      	orrs	r3, r2
 8007548:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800754a:	4b30      	ldr	r3, [pc, #192]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 800754c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	492d      	ldr	r1, [pc, #180]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007558:	4313      	orrs	r3, r2
 800755a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800755c:	4b2b      	ldr	r3, [pc, #172]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 800755e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007560:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	699b      	ldr	r3, [r3, #24]
 8007568:	4928      	ldr	r1, [pc, #160]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 800756a:	4313      	orrs	r3, r2
 800756c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800756e:	4b27      	ldr	r3, [pc, #156]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007572:	4a26      	ldr	r2, [pc, #152]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007574:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007578:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800757a:	4b24      	ldr	r3, [pc, #144]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 800757c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800757e:	4b24      	ldr	r3, [pc, #144]	; (8007610 <RCCEx_PLL3_Config+0x160>)
 8007580:	4013      	ands	r3, r2
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	69d2      	ldr	r2, [r2, #28]
 8007586:	00d2      	lsls	r2, r2, #3
 8007588:	4920      	ldr	r1, [pc, #128]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 800758a:	4313      	orrs	r3, r2
 800758c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800758e:	4b1f      	ldr	r3, [pc, #124]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007592:	4a1e      	ldr	r2, [pc, #120]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 8007594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007598:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d106      	bne.n	80075ae <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80075a0:	4b1a      	ldr	r3, [pc, #104]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075a4:	4a19      	ldr	r2, [pc, #100]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075a6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80075aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80075ac:	e00f      	b.n	80075ce <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d106      	bne.n	80075c2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80075b4:	4b15      	ldr	r3, [pc, #84]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b8:	4a14      	ldr	r2, [pc, #80]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075ba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80075be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80075c0:	e005      	b.n	80075ce <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80075c2:	4b12      	ldr	r3, [pc, #72]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c6:	4a11      	ldr	r2, [pc, #68]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80075cc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80075ce:	4b0f      	ldr	r3, [pc, #60]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a0e      	ldr	r2, [pc, #56]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075da:	f7fa f811 	bl	8001600 <HAL_GetTick>
 80075de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075e0:	e008      	b.n	80075f4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80075e2:	f7fa f80d 	bl	8001600 <HAL_GetTick>
 80075e6:	4602      	mov	r2, r0
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d901      	bls.n	80075f4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80075f0:	2303      	movs	r3, #3
 80075f2:	e006      	b.n	8007602 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075f4:	4b05      	ldr	r3, [pc, #20]	; (800760c <RCCEx_PLL3_Config+0x15c>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d0f0      	beq.n	80075e2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007600:	7bfb      	ldrb	r3, [r7, #15]
}
 8007602:	4618      	mov	r0, r3
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	58024400 	.word	0x58024400
 8007610:	ffff0007 	.word	0xffff0007

08007614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d101      	bne.n	8007626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e042      	b.n	80076ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800762c:	2b00      	cmp	r3, #0
 800762e:	d106      	bne.n	800763e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f7f9 fecb 	bl	80013d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2224      	movs	r2, #36	; 0x24
 8007642:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0201 	bic.w	r2, r2, #1
 8007654:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 f82c 	bl	80076b4 <UART_SetConfig>
 800765c:	4603      	mov	r3, r0
 800765e:	2b01      	cmp	r3, #1
 8007660:	d101      	bne.n	8007666 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e022      	b.n	80076ac <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800766a:	2b00      	cmp	r3, #0
 800766c:	d002      	beq.n	8007674 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 fe7e 	bl	8008370 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689a      	ldr	r2, [r3, #8]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0201 	orr.w	r2, r2, #1
 80076a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 ff05 	bl	80084b4 <UART_CheckIdleState>
 80076aa:	4603      	mov	r3, r0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3708      	adds	r7, #8
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076b4:	b5b0      	push	{r4, r5, r7, lr}
 80076b6:	b08e      	sub	sp, #56	; 0x38
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076bc:	2300      	movs	r3, #0
 80076be:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	689a      	ldr	r2, [r3, #8]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	431a      	orrs	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	431a      	orrs	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	69db      	ldr	r3, [r3, #28]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	4bbf      	ldr	r3, [pc, #764]	; (80079e0 <UART_SetConfig+0x32c>)
 80076e2:	4013      	ands	r3, r2
 80076e4:	687a      	ldr	r2, [r7, #4]
 80076e6:	6812      	ldr	r2, [r2, #0]
 80076e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80076ea:	430b      	orrs	r3, r1
 80076ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	430a      	orrs	r2, r1
 8007702:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4ab5      	ldr	r2, [pc, #724]	; (80079e4 <UART_SetConfig+0x330>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d004      	beq.n	800771e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a1b      	ldr	r3, [r3, #32]
 8007718:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800771a:	4313      	orrs	r3, r2
 800771c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	4bb0      	ldr	r3, [pc, #704]	; (80079e8 <UART_SetConfig+0x334>)
 8007726:	4013      	ands	r3, r2
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	6812      	ldr	r2, [r2, #0]
 800772c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800772e:	430b      	orrs	r3, r1
 8007730:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007738:	f023 010f 	bic.w	r1, r3, #15
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	430a      	orrs	r2, r1
 8007746:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4aa7      	ldr	r2, [pc, #668]	; (80079ec <UART_SetConfig+0x338>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d176      	bne.n	8007840 <UART_SetConfig+0x18c>
 8007752:	4ba7      	ldr	r3, [pc, #668]	; (80079f0 <UART_SetConfig+0x33c>)
 8007754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007756:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800775a:	2b28      	cmp	r3, #40	; 0x28
 800775c:	d86c      	bhi.n	8007838 <UART_SetConfig+0x184>
 800775e:	a201      	add	r2, pc, #4	; (adr r2, 8007764 <UART_SetConfig+0xb0>)
 8007760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007764:	08007809 	.word	0x08007809
 8007768:	08007839 	.word	0x08007839
 800776c:	08007839 	.word	0x08007839
 8007770:	08007839 	.word	0x08007839
 8007774:	08007839 	.word	0x08007839
 8007778:	08007839 	.word	0x08007839
 800777c:	08007839 	.word	0x08007839
 8007780:	08007839 	.word	0x08007839
 8007784:	08007811 	.word	0x08007811
 8007788:	08007839 	.word	0x08007839
 800778c:	08007839 	.word	0x08007839
 8007790:	08007839 	.word	0x08007839
 8007794:	08007839 	.word	0x08007839
 8007798:	08007839 	.word	0x08007839
 800779c:	08007839 	.word	0x08007839
 80077a0:	08007839 	.word	0x08007839
 80077a4:	08007819 	.word	0x08007819
 80077a8:	08007839 	.word	0x08007839
 80077ac:	08007839 	.word	0x08007839
 80077b0:	08007839 	.word	0x08007839
 80077b4:	08007839 	.word	0x08007839
 80077b8:	08007839 	.word	0x08007839
 80077bc:	08007839 	.word	0x08007839
 80077c0:	08007839 	.word	0x08007839
 80077c4:	08007821 	.word	0x08007821
 80077c8:	08007839 	.word	0x08007839
 80077cc:	08007839 	.word	0x08007839
 80077d0:	08007839 	.word	0x08007839
 80077d4:	08007839 	.word	0x08007839
 80077d8:	08007839 	.word	0x08007839
 80077dc:	08007839 	.word	0x08007839
 80077e0:	08007839 	.word	0x08007839
 80077e4:	08007829 	.word	0x08007829
 80077e8:	08007839 	.word	0x08007839
 80077ec:	08007839 	.word	0x08007839
 80077f0:	08007839 	.word	0x08007839
 80077f4:	08007839 	.word	0x08007839
 80077f8:	08007839 	.word	0x08007839
 80077fc:	08007839 	.word	0x08007839
 8007800:	08007839 	.word	0x08007839
 8007804:	08007831 	.word	0x08007831
 8007808:	2301      	movs	r3, #1
 800780a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800780e:	e326      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007810:	2304      	movs	r3, #4
 8007812:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007816:	e322      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007818:	2308      	movs	r3, #8
 800781a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800781e:	e31e      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007820:	2310      	movs	r3, #16
 8007822:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007826:	e31a      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007828:	2320      	movs	r3, #32
 800782a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800782e:	e316      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007830:	2340      	movs	r3, #64	; 0x40
 8007832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007836:	e312      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007838:	2380      	movs	r3, #128	; 0x80
 800783a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800783e:	e30e      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a6b      	ldr	r2, [pc, #428]	; (80079f4 <UART_SetConfig+0x340>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d130      	bne.n	80078ac <UART_SetConfig+0x1f8>
 800784a:	4b69      	ldr	r3, [pc, #420]	; (80079f0 <UART_SetConfig+0x33c>)
 800784c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800784e:	f003 0307 	and.w	r3, r3, #7
 8007852:	2b05      	cmp	r3, #5
 8007854:	d826      	bhi.n	80078a4 <UART_SetConfig+0x1f0>
 8007856:	a201      	add	r2, pc, #4	; (adr r2, 800785c <UART_SetConfig+0x1a8>)
 8007858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785c:	08007875 	.word	0x08007875
 8007860:	0800787d 	.word	0x0800787d
 8007864:	08007885 	.word	0x08007885
 8007868:	0800788d 	.word	0x0800788d
 800786c:	08007895 	.word	0x08007895
 8007870:	0800789d 	.word	0x0800789d
 8007874:	2300      	movs	r3, #0
 8007876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800787a:	e2f0      	b.n	8007e5e <UART_SetConfig+0x7aa>
 800787c:	2304      	movs	r3, #4
 800787e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007882:	e2ec      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007884:	2308      	movs	r3, #8
 8007886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800788a:	e2e8      	b.n	8007e5e <UART_SetConfig+0x7aa>
 800788c:	2310      	movs	r3, #16
 800788e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007892:	e2e4      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007894:	2320      	movs	r3, #32
 8007896:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800789a:	e2e0      	b.n	8007e5e <UART_SetConfig+0x7aa>
 800789c:	2340      	movs	r3, #64	; 0x40
 800789e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078a2:	e2dc      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80078a4:	2380      	movs	r3, #128	; 0x80
 80078a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078aa:	e2d8      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a51      	ldr	r2, [pc, #324]	; (80079f8 <UART_SetConfig+0x344>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d130      	bne.n	8007918 <UART_SetConfig+0x264>
 80078b6:	4b4e      	ldr	r3, [pc, #312]	; (80079f0 <UART_SetConfig+0x33c>)
 80078b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ba:	f003 0307 	and.w	r3, r3, #7
 80078be:	2b05      	cmp	r3, #5
 80078c0:	d826      	bhi.n	8007910 <UART_SetConfig+0x25c>
 80078c2:	a201      	add	r2, pc, #4	; (adr r2, 80078c8 <UART_SetConfig+0x214>)
 80078c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c8:	080078e1 	.word	0x080078e1
 80078cc:	080078e9 	.word	0x080078e9
 80078d0:	080078f1 	.word	0x080078f1
 80078d4:	080078f9 	.word	0x080078f9
 80078d8:	08007901 	.word	0x08007901
 80078dc:	08007909 	.word	0x08007909
 80078e0:	2300      	movs	r3, #0
 80078e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078e6:	e2ba      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80078e8:	2304      	movs	r3, #4
 80078ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078ee:	e2b6      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80078f0:	2308      	movs	r3, #8
 80078f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078f6:	e2b2      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80078f8:	2310      	movs	r3, #16
 80078fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80078fe:	e2ae      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007900:	2320      	movs	r3, #32
 8007902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007906:	e2aa      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007908:	2340      	movs	r3, #64	; 0x40
 800790a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800790e:	e2a6      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007910:	2380      	movs	r3, #128	; 0x80
 8007912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007916:	e2a2      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a37      	ldr	r2, [pc, #220]	; (80079fc <UART_SetConfig+0x348>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d130      	bne.n	8007984 <UART_SetConfig+0x2d0>
 8007922:	4b33      	ldr	r3, [pc, #204]	; (80079f0 <UART_SetConfig+0x33c>)
 8007924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007926:	f003 0307 	and.w	r3, r3, #7
 800792a:	2b05      	cmp	r3, #5
 800792c:	d826      	bhi.n	800797c <UART_SetConfig+0x2c8>
 800792e:	a201      	add	r2, pc, #4	; (adr r2, 8007934 <UART_SetConfig+0x280>)
 8007930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007934:	0800794d 	.word	0x0800794d
 8007938:	08007955 	.word	0x08007955
 800793c:	0800795d 	.word	0x0800795d
 8007940:	08007965 	.word	0x08007965
 8007944:	0800796d 	.word	0x0800796d
 8007948:	08007975 	.word	0x08007975
 800794c:	2300      	movs	r3, #0
 800794e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007952:	e284      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007954:	2304      	movs	r3, #4
 8007956:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800795a:	e280      	b.n	8007e5e <UART_SetConfig+0x7aa>
 800795c:	2308      	movs	r3, #8
 800795e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007962:	e27c      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007964:	2310      	movs	r3, #16
 8007966:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800796a:	e278      	b.n	8007e5e <UART_SetConfig+0x7aa>
 800796c:	2320      	movs	r3, #32
 800796e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007972:	e274      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007974:	2340      	movs	r3, #64	; 0x40
 8007976:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800797a:	e270      	b.n	8007e5e <UART_SetConfig+0x7aa>
 800797c:	2380      	movs	r3, #128	; 0x80
 800797e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007982:	e26c      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a1d      	ldr	r2, [pc, #116]	; (8007a00 <UART_SetConfig+0x34c>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d142      	bne.n	8007a14 <UART_SetConfig+0x360>
 800798e:	4b18      	ldr	r3, [pc, #96]	; (80079f0 <UART_SetConfig+0x33c>)
 8007990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007992:	f003 0307 	and.w	r3, r3, #7
 8007996:	2b05      	cmp	r3, #5
 8007998:	d838      	bhi.n	8007a0c <UART_SetConfig+0x358>
 800799a:	a201      	add	r2, pc, #4	; (adr r2, 80079a0 <UART_SetConfig+0x2ec>)
 800799c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a0:	080079b9 	.word	0x080079b9
 80079a4:	080079c1 	.word	0x080079c1
 80079a8:	080079c9 	.word	0x080079c9
 80079ac:	080079d1 	.word	0x080079d1
 80079b0:	080079d9 	.word	0x080079d9
 80079b4:	08007a05 	.word	0x08007a05
 80079b8:	2300      	movs	r3, #0
 80079ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079be:	e24e      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80079c0:	2304      	movs	r3, #4
 80079c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079c6:	e24a      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80079c8:	2308      	movs	r3, #8
 80079ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079ce:	e246      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80079d0:	2310      	movs	r3, #16
 80079d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079d6:	e242      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80079d8:	2320      	movs	r3, #32
 80079da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079de:	e23e      	b.n	8007e5e <UART_SetConfig+0x7aa>
 80079e0:	cfff69f3 	.word	0xcfff69f3
 80079e4:	58000c00 	.word	0x58000c00
 80079e8:	11fff4ff 	.word	0x11fff4ff
 80079ec:	40011000 	.word	0x40011000
 80079f0:	58024400 	.word	0x58024400
 80079f4:	40004400 	.word	0x40004400
 80079f8:	40004800 	.word	0x40004800
 80079fc:	40004c00 	.word	0x40004c00
 8007a00:	40005000 	.word	0x40005000
 8007a04:	2340      	movs	r3, #64	; 0x40
 8007a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a0a:	e228      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007a0c:	2380      	movs	r3, #128	; 0x80
 8007a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a12:	e224      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4ab1      	ldr	r2, [pc, #708]	; (8007ce0 <UART_SetConfig+0x62c>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d176      	bne.n	8007b0c <UART_SetConfig+0x458>
 8007a1e:	4bb1      	ldr	r3, [pc, #708]	; (8007ce4 <UART_SetConfig+0x630>)
 8007a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007a26:	2b28      	cmp	r3, #40	; 0x28
 8007a28:	d86c      	bhi.n	8007b04 <UART_SetConfig+0x450>
 8007a2a:	a201      	add	r2, pc, #4	; (adr r2, 8007a30 <UART_SetConfig+0x37c>)
 8007a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a30:	08007ad5 	.word	0x08007ad5
 8007a34:	08007b05 	.word	0x08007b05
 8007a38:	08007b05 	.word	0x08007b05
 8007a3c:	08007b05 	.word	0x08007b05
 8007a40:	08007b05 	.word	0x08007b05
 8007a44:	08007b05 	.word	0x08007b05
 8007a48:	08007b05 	.word	0x08007b05
 8007a4c:	08007b05 	.word	0x08007b05
 8007a50:	08007add 	.word	0x08007add
 8007a54:	08007b05 	.word	0x08007b05
 8007a58:	08007b05 	.word	0x08007b05
 8007a5c:	08007b05 	.word	0x08007b05
 8007a60:	08007b05 	.word	0x08007b05
 8007a64:	08007b05 	.word	0x08007b05
 8007a68:	08007b05 	.word	0x08007b05
 8007a6c:	08007b05 	.word	0x08007b05
 8007a70:	08007ae5 	.word	0x08007ae5
 8007a74:	08007b05 	.word	0x08007b05
 8007a78:	08007b05 	.word	0x08007b05
 8007a7c:	08007b05 	.word	0x08007b05
 8007a80:	08007b05 	.word	0x08007b05
 8007a84:	08007b05 	.word	0x08007b05
 8007a88:	08007b05 	.word	0x08007b05
 8007a8c:	08007b05 	.word	0x08007b05
 8007a90:	08007aed 	.word	0x08007aed
 8007a94:	08007b05 	.word	0x08007b05
 8007a98:	08007b05 	.word	0x08007b05
 8007a9c:	08007b05 	.word	0x08007b05
 8007aa0:	08007b05 	.word	0x08007b05
 8007aa4:	08007b05 	.word	0x08007b05
 8007aa8:	08007b05 	.word	0x08007b05
 8007aac:	08007b05 	.word	0x08007b05
 8007ab0:	08007af5 	.word	0x08007af5
 8007ab4:	08007b05 	.word	0x08007b05
 8007ab8:	08007b05 	.word	0x08007b05
 8007abc:	08007b05 	.word	0x08007b05
 8007ac0:	08007b05 	.word	0x08007b05
 8007ac4:	08007b05 	.word	0x08007b05
 8007ac8:	08007b05 	.word	0x08007b05
 8007acc:	08007b05 	.word	0x08007b05
 8007ad0:	08007afd 	.word	0x08007afd
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ada:	e1c0      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007adc:	2304      	movs	r3, #4
 8007ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ae2:	e1bc      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007ae4:	2308      	movs	r3, #8
 8007ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007aea:	e1b8      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007aec:	2310      	movs	r3, #16
 8007aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007af2:	e1b4      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007af4:	2320      	movs	r3, #32
 8007af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007afa:	e1b0      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007afc:	2340      	movs	r3, #64	; 0x40
 8007afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b02:	e1ac      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b04:	2380      	movs	r3, #128	; 0x80
 8007b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b0a:	e1a8      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a75      	ldr	r2, [pc, #468]	; (8007ce8 <UART_SetConfig+0x634>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d130      	bne.n	8007b78 <UART_SetConfig+0x4c4>
 8007b16:	4b73      	ldr	r3, [pc, #460]	; (8007ce4 <UART_SetConfig+0x630>)
 8007b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	2b05      	cmp	r3, #5
 8007b20:	d826      	bhi.n	8007b70 <UART_SetConfig+0x4bc>
 8007b22:	a201      	add	r2, pc, #4	; (adr r2, 8007b28 <UART_SetConfig+0x474>)
 8007b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b28:	08007b41 	.word	0x08007b41
 8007b2c:	08007b49 	.word	0x08007b49
 8007b30:	08007b51 	.word	0x08007b51
 8007b34:	08007b59 	.word	0x08007b59
 8007b38:	08007b61 	.word	0x08007b61
 8007b3c:	08007b69 	.word	0x08007b69
 8007b40:	2300      	movs	r3, #0
 8007b42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b46:	e18a      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b48:	2304      	movs	r3, #4
 8007b4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b4e:	e186      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b50:	2308      	movs	r3, #8
 8007b52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b56:	e182      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b58:	2310      	movs	r3, #16
 8007b5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b5e:	e17e      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b60:	2320      	movs	r3, #32
 8007b62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b66:	e17a      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b68:	2340      	movs	r3, #64	; 0x40
 8007b6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b6e:	e176      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b70:	2380      	movs	r3, #128	; 0x80
 8007b72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b76:	e172      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a5b      	ldr	r2, [pc, #364]	; (8007cec <UART_SetConfig+0x638>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d130      	bne.n	8007be4 <UART_SetConfig+0x530>
 8007b82:	4b58      	ldr	r3, [pc, #352]	; (8007ce4 <UART_SetConfig+0x630>)
 8007b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b86:	f003 0307 	and.w	r3, r3, #7
 8007b8a:	2b05      	cmp	r3, #5
 8007b8c:	d826      	bhi.n	8007bdc <UART_SetConfig+0x528>
 8007b8e:	a201      	add	r2, pc, #4	; (adr r2, 8007b94 <UART_SetConfig+0x4e0>)
 8007b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b94:	08007bad 	.word	0x08007bad
 8007b98:	08007bb5 	.word	0x08007bb5
 8007b9c:	08007bbd 	.word	0x08007bbd
 8007ba0:	08007bc5 	.word	0x08007bc5
 8007ba4:	08007bcd 	.word	0x08007bcd
 8007ba8:	08007bd5 	.word	0x08007bd5
 8007bac:	2300      	movs	r3, #0
 8007bae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007bb2:	e154      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007bb4:	2304      	movs	r3, #4
 8007bb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007bba:	e150      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007bbc:	2308      	movs	r3, #8
 8007bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007bc2:	e14c      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007bc4:	2310      	movs	r3, #16
 8007bc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007bca:	e148      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007bcc:	2320      	movs	r3, #32
 8007bce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007bd2:	e144      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007bd4:	2340      	movs	r3, #64	; 0x40
 8007bd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007bda:	e140      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007bdc:	2380      	movs	r3, #128	; 0x80
 8007bde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007be2:	e13c      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a41      	ldr	r2, [pc, #260]	; (8007cf0 <UART_SetConfig+0x63c>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	f040 8082 	bne.w	8007cf4 <UART_SetConfig+0x640>
 8007bf0:	4b3c      	ldr	r3, [pc, #240]	; (8007ce4 <UART_SetConfig+0x630>)
 8007bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bf4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007bf8:	2b28      	cmp	r3, #40	; 0x28
 8007bfa:	d86d      	bhi.n	8007cd8 <UART_SetConfig+0x624>
 8007bfc:	a201      	add	r2, pc, #4	; (adr r2, 8007c04 <UART_SetConfig+0x550>)
 8007bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c02:	bf00      	nop
 8007c04:	08007ca9 	.word	0x08007ca9
 8007c08:	08007cd9 	.word	0x08007cd9
 8007c0c:	08007cd9 	.word	0x08007cd9
 8007c10:	08007cd9 	.word	0x08007cd9
 8007c14:	08007cd9 	.word	0x08007cd9
 8007c18:	08007cd9 	.word	0x08007cd9
 8007c1c:	08007cd9 	.word	0x08007cd9
 8007c20:	08007cd9 	.word	0x08007cd9
 8007c24:	08007cb1 	.word	0x08007cb1
 8007c28:	08007cd9 	.word	0x08007cd9
 8007c2c:	08007cd9 	.word	0x08007cd9
 8007c30:	08007cd9 	.word	0x08007cd9
 8007c34:	08007cd9 	.word	0x08007cd9
 8007c38:	08007cd9 	.word	0x08007cd9
 8007c3c:	08007cd9 	.word	0x08007cd9
 8007c40:	08007cd9 	.word	0x08007cd9
 8007c44:	08007cb9 	.word	0x08007cb9
 8007c48:	08007cd9 	.word	0x08007cd9
 8007c4c:	08007cd9 	.word	0x08007cd9
 8007c50:	08007cd9 	.word	0x08007cd9
 8007c54:	08007cd9 	.word	0x08007cd9
 8007c58:	08007cd9 	.word	0x08007cd9
 8007c5c:	08007cd9 	.word	0x08007cd9
 8007c60:	08007cd9 	.word	0x08007cd9
 8007c64:	08007cc1 	.word	0x08007cc1
 8007c68:	08007cd9 	.word	0x08007cd9
 8007c6c:	08007cd9 	.word	0x08007cd9
 8007c70:	08007cd9 	.word	0x08007cd9
 8007c74:	08007cd9 	.word	0x08007cd9
 8007c78:	08007cd9 	.word	0x08007cd9
 8007c7c:	08007cd9 	.word	0x08007cd9
 8007c80:	08007cd9 	.word	0x08007cd9
 8007c84:	08007cc9 	.word	0x08007cc9
 8007c88:	08007cd9 	.word	0x08007cd9
 8007c8c:	08007cd9 	.word	0x08007cd9
 8007c90:	08007cd9 	.word	0x08007cd9
 8007c94:	08007cd9 	.word	0x08007cd9
 8007c98:	08007cd9 	.word	0x08007cd9
 8007c9c:	08007cd9 	.word	0x08007cd9
 8007ca0:	08007cd9 	.word	0x08007cd9
 8007ca4:	08007cd1 	.word	0x08007cd1
 8007ca8:	2301      	movs	r3, #1
 8007caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cae:	e0d6      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007cb0:	2304      	movs	r3, #4
 8007cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cb6:	e0d2      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007cb8:	2308      	movs	r3, #8
 8007cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cbe:	e0ce      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007cc0:	2310      	movs	r3, #16
 8007cc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cc6:	e0ca      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007cc8:	2320      	movs	r3, #32
 8007cca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cce:	e0c6      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007cd0:	2340      	movs	r3, #64	; 0x40
 8007cd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cd6:	e0c2      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007cd8:	2380      	movs	r3, #128	; 0x80
 8007cda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cde:	e0be      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007ce0:	40011400 	.word	0x40011400
 8007ce4:	58024400 	.word	0x58024400
 8007ce8:	40007800 	.word	0x40007800
 8007cec:	40007c00 	.word	0x40007c00
 8007cf0:	40011800 	.word	0x40011800
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4aad      	ldr	r2, [pc, #692]	; (8007fb0 <UART_SetConfig+0x8fc>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d176      	bne.n	8007dec <UART_SetConfig+0x738>
 8007cfe:	4bad      	ldr	r3, [pc, #692]	; (8007fb4 <UART_SetConfig+0x900>)
 8007d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007d06:	2b28      	cmp	r3, #40	; 0x28
 8007d08:	d86c      	bhi.n	8007de4 <UART_SetConfig+0x730>
 8007d0a:	a201      	add	r2, pc, #4	; (adr r2, 8007d10 <UART_SetConfig+0x65c>)
 8007d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d10:	08007db5 	.word	0x08007db5
 8007d14:	08007de5 	.word	0x08007de5
 8007d18:	08007de5 	.word	0x08007de5
 8007d1c:	08007de5 	.word	0x08007de5
 8007d20:	08007de5 	.word	0x08007de5
 8007d24:	08007de5 	.word	0x08007de5
 8007d28:	08007de5 	.word	0x08007de5
 8007d2c:	08007de5 	.word	0x08007de5
 8007d30:	08007dbd 	.word	0x08007dbd
 8007d34:	08007de5 	.word	0x08007de5
 8007d38:	08007de5 	.word	0x08007de5
 8007d3c:	08007de5 	.word	0x08007de5
 8007d40:	08007de5 	.word	0x08007de5
 8007d44:	08007de5 	.word	0x08007de5
 8007d48:	08007de5 	.word	0x08007de5
 8007d4c:	08007de5 	.word	0x08007de5
 8007d50:	08007dc5 	.word	0x08007dc5
 8007d54:	08007de5 	.word	0x08007de5
 8007d58:	08007de5 	.word	0x08007de5
 8007d5c:	08007de5 	.word	0x08007de5
 8007d60:	08007de5 	.word	0x08007de5
 8007d64:	08007de5 	.word	0x08007de5
 8007d68:	08007de5 	.word	0x08007de5
 8007d6c:	08007de5 	.word	0x08007de5
 8007d70:	08007dcd 	.word	0x08007dcd
 8007d74:	08007de5 	.word	0x08007de5
 8007d78:	08007de5 	.word	0x08007de5
 8007d7c:	08007de5 	.word	0x08007de5
 8007d80:	08007de5 	.word	0x08007de5
 8007d84:	08007de5 	.word	0x08007de5
 8007d88:	08007de5 	.word	0x08007de5
 8007d8c:	08007de5 	.word	0x08007de5
 8007d90:	08007dd5 	.word	0x08007dd5
 8007d94:	08007de5 	.word	0x08007de5
 8007d98:	08007de5 	.word	0x08007de5
 8007d9c:	08007de5 	.word	0x08007de5
 8007da0:	08007de5 	.word	0x08007de5
 8007da4:	08007de5 	.word	0x08007de5
 8007da8:	08007de5 	.word	0x08007de5
 8007dac:	08007de5 	.word	0x08007de5
 8007db0:	08007ddd 	.word	0x08007ddd
 8007db4:	2301      	movs	r3, #1
 8007db6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dba:	e050      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007dbc:	2304      	movs	r3, #4
 8007dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dc2:	e04c      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007dc4:	2308      	movs	r3, #8
 8007dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dca:	e048      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007dcc:	2310      	movs	r3, #16
 8007dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dd2:	e044      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007dd4:	2320      	movs	r3, #32
 8007dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dda:	e040      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007ddc:	2340      	movs	r3, #64	; 0x40
 8007dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007de2:	e03c      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007de4:	2380      	movs	r3, #128	; 0x80
 8007de6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dea:	e038      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a71      	ldr	r2, [pc, #452]	; (8007fb8 <UART_SetConfig+0x904>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d130      	bne.n	8007e58 <UART_SetConfig+0x7a4>
 8007df6:	4b6f      	ldr	r3, [pc, #444]	; (8007fb4 <UART_SetConfig+0x900>)
 8007df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dfa:	f003 0307 	and.w	r3, r3, #7
 8007dfe:	2b05      	cmp	r3, #5
 8007e00:	d826      	bhi.n	8007e50 <UART_SetConfig+0x79c>
 8007e02:	a201      	add	r2, pc, #4	; (adr r2, 8007e08 <UART_SetConfig+0x754>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007e21 	.word	0x08007e21
 8007e0c:	08007e29 	.word	0x08007e29
 8007e10:	08007e31 	.word	0x08007e31
 8007e14:	08007e39 	.word	0x08007e39
 8007e18:	08007e41 	.word	0x08007e41
 8007e1c:	08007e49 	.word	0x08007e49
 8007e20:	2302      	movs	r3, #2
 8007e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e26:	e01a      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e28:	2304      	movs	r3, #4
 8007e2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e2e:	e016      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e30:	2308      	movs	r3, #8
 8007e32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e36:	e012      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e38:	2310      	movs	r3, #16
 8007e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e3e:	e00e      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e40:	2320      	movs	r3, #32
 8007e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e46:	e00a      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e48:	2340      	movs	r3, #64	; 0x40
 8007e4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e4e:	e006      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e50:	2380      	movs	r3, #128	; 0x80
 8007e52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e56:	e002      	b.n	8007e5e <UART_SetConfig+0x7aa>
 8007e58:	2380      	movs	r3, #128	; 0x80
 8007e5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a55      	ldr	r2, [pc, #340]	; (8007fb8 <UART_SetConfig+0x904>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	f040 80f0 	bne.w	800804a <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007e6e:	2b20      	cmp	r3, #32
 8007e70:	dc46      	bgt.n	8007f00 <UART_SetConfig+0x84c>
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	db75      	blt.n	8007f62 <UART_SetConfig+0x8ae>
 8007e76:	3b02      	subs	r3, #2
 8007e78:	2b1e      	cmp	r3, #30
 8007e7a:	d872      	bhi.n	8007f62 <UART_SetConfig+0x8ae>
 8007e7c:	a201      	add	r2, pc, #4	; (adr r2, 8007e84 <UART_SetConfig+0x7d0>)
 8007e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e82:	bf00      	nop
 8007e84:	08007f07 	.word	0x08007f07
 8007e88:	08007f63 	.word	0x08007f63
 8007e8c:	08007f0f 	.word	0x08007f0f
 8007e90:	08007f63 	.word	0x08007f63
 8007e94:	08007f63 	.word	0x08007f63
 8007e98:	08007f63 	.word	0x08007f63
 8007e9c:	08007f1f 	.word	0x08007f1f
 8007ea0:	08007f63 	.word	0x08007f63
 8007ea4:	08007f63 	.word	0x08007f63
 8007ea8:	08007f63 	.word	0x08007f63
 8007eac:	08007f63 	.word	0x08007f63
 8007eb0:	08007f63 	.word	0x08007f63
 8007eb4:	08007f63 	.word	0x08007f63
 8007eb8:	08007f63 	.word	0x08007f63
 8007ebc:	08007f2f 	.word	0x08007f2f
 8007ec0:	08007f63 	.word	0x08007f63
 8007ec4:	08007f63 	.word	0x08007f63
 8007ec8:	08007f63 	.word	0x08007f63
 8007ecc:	08007f63 	.word	0x08007f63
 8007ed0:	08007f63 	.word	0x08007f63
 8007ed4:	08007f63 	.word	0x08007f63
 8007ed8:	08007f63 	.word	0x08007f63
 8007edc:	08007f63 	.word	0x08007f63
 8007ee0:	08007f63 	.word	0x08007f63
 8007ee4:	08007f63 	.word	0x08007f63
 8007ee8:	08007f63 	.word	0x08007f63
 8007eec:	08007f63 	.word	0x08007f63
 8007ef0:	08007f63 	.word	0x08007f63
 8007ef4:	08007f63 	.word	0x08007f63
 8007ef8:	08007f63 	.word	0x08007f63
 8007efc:	08007f55 	.word	0x08007f55
 8007f00:	2b40      	cmp	r3, #64	; 0x40
 8007f02:	d02a      	beq.n	8007f5a <UART_SetConfig+0x8a6>
 8007f04:	e02d      	b.n	8007f62 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007f06:	f7fe fe11 	bl	8006b2c <HAL_RCCEx_GetD3PCLK1Freq>
 8007f0a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007f0c:	e02f      	b.n	8007f6e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f0e:	f107 0314 	add.w	r3, r7, #20
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe fe20 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007f1c:	e027      	b.n	8007f6e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f1e:	f107 0308 	add.w	r3, r7, #8
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7fe ff6c 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007f2c:	e01f      	b.n	8007f6e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f2e:	4b21      	ldr	r3, [pc, #132]	; (8007fb4 <UART_SetConfig+0x900>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0320 	and.w	r3, r3, #32
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d009      	beq.n	8007f4e <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007f3a:	4b1e      	ldr	r3, [pc, #120]	; (8007fb4 <UART_SetConfig+0x900>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	08db      	lsrs	r3, r3, #3
 8007f40:	f003 0303 	and.w	r3, r3, #3
 8007f44:	4a1d      	ldr	r2, [pc, #116]	; (8007fbc <UART_SetConfig+0x908>)
 8007f46:	fa22 f303 	lsr.w	r3, r2, r3
 8007f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007f4c:	e00f      	b.n	8007f6e <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8007f4e:	4b1b      	ldr	r3, [pc, #108]	; (8007fbc <UART_SetConfig+0x908>)
 8007f50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007f52:	e00c      	b.n	8007f6e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007f54:	4b1a      	ldr	r3, [pc, #104]	; (8007fc0 <UART_SetConfig+0x90c>)
 8007f56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007f58:	e009      	b.n	8007f6e <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007f60:	e005      	b.n	8007f6e <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8007f62:	2300      	movs	r3, #0
 8007f64:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007f6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f000 81e6 	beq.w	8008342 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7a:	4a12      	ldr	r2, [pc, #72]	; (8007fc4 <UART_SetConfig+0x910>)
 8007f7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f80:	461a      	mov	r2, r3
 8007f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f84:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f88:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	685a      	ldr	r2, [r3, #4]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	4413      	add	r3, r2
 8007f94:	6a3a      	ldr	r2, [r7, #32]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d305      	bcc.n	8007fa6 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fa0:	6a3a      	ldr	r2, [r7, #32]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d910      	bls.n	8007fc8 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007fac:	e1c9      	b.n	8008342 <UART_SetConfig+0xc8e>
 8007fae:	bf00      	nop
 8007fb0:	40011c00 	.word	0x40011c00
 8007fb4:	58024400 	.word	0x58024400
 8007fb8:	58000c00 	.word	0x58000c00
 8007fbc:	03d09000 	.word	0x03d09000
 8007fc0:	003d0900 	.word	0x003d0900
 8007fc4:	0800922c 	.word	0x0800922c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f04f 0100 	mov.w	r1, #0
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd4:	4ac1      	ldr	r2, [pc, #772]	; (80082dc <UART_SetConfig+0xc28>)
 8007fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fda:	b29a      	uxth	r2, r3
 8007fdc:	f04f 0300 	mov.w	r3, #0
 8007fe0:	f7f8 f9d6 	bl	8000390 <__aeabi_uldivmod>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	4610      	mov	r0, r2
 8007fea:	4619      	mov	r1, r3
 8007fec:	f04f 0200 	mov.w	r2, #0
 8007ff0:	f04f 0300 	mov.w	r3, #0
 8007ff4:	020b      	lsls	r3, r1, #8
 8007ff6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007ffa:	0202      	lsls	r2, r0, #8
 8007ffc:	6879      	ldr	r1, [r7, #4]
 8007ffe:	6849      	ldr	r1, [r1, #4]
 8008000:	0849      	lsrs	r1, r1, #1
 8008002:	4608      	mov	r0, r1
 8008004:	f04f 0100 	mov.w	r1, #0
 8008008:	1814      	adds	r4, r2, r0
 800800a:	eb43 0501 	adc.w	r5, r3, r1
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	461a      	mov	r2, r3
 8008014:	f04f 0300 	mov.w	r3, #0
 8008018:	4620      	mov	r0, r4
 800801a:	4629      	mov	r1, r5
 800801c:	f7f8 f9b8 	bl	8000390 <__aeabi_uldivmod>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	4613      	mov	r3, r2
 8008026:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800802e:	d308      	bcc.n	8008042 <UART_SetConfig+0x98e>
 8008030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008032:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008036:	d204      	bcs.n	8008042 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800803e:	60da      	str	r2, [r3, #12]
 8008040:	e17f      	b.n	8008342 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008048:	e17b      	b.n	8008342 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	69db      	ldr	r3, [r3, #28]
 800804e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008052:	f040 80bd 	bne.w	80081d0 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8008056:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800805a:	2b20      	cmp	r3, #32
 800805c:	dc48      	bgt.n	80080f0 <UART_SetConfig+0xa3c>
 800805e:	2b00      	cmp	r3, #0
 8008060:	db7b      	blt.n	800815a <UART_SetConfig+0xaa6>
 8008062:	2b20      	cmp	r3, #32
 8008064:	d879      	bhi.n	800815a <UART_SetConfig+0xaa6>
 8008066:	a201      	add	r2, pc, #4	; (adr r2, 800806c <UART_SetConfig+0x9b8>)
 8008068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800806c:	080080f7 	.word	0x080080f7
 8008070:	080080ff 	.word	0x080080ff
 8008074:	0800815b 	.word	0x0800815b
 8008078:	0800815b 	.word	0x0800815b
 800807c:	08008107 	.word	0x08008107
 8008080:	0800815b 	.word	0x0800815b
 8008084:	0800815b 	.word	0x0800815b
 8008088:	0800815b 	.word	0x0800815b
 800808c:	08008117 	.word	0x08008117
 8008090:	0800815b 	.word	0x0800815b
 8008094:	0800815b 	.word	0x0800815b
 8008098:	0800815b 	.word	0x0800815b
 800809c:	0800815b 	.word	0x0800815b
 80080a0:	0800815b 	.word	0x0800815b
 80080a4:	0800815b 	.word	0x0800815b
 80080a8:	0800815b 	.word	0x0800815b
 80080ac:	08008127 	.word	0x08008127
 80080b0:	0800815b 	.word	0x0800815b
 80080b4:	0800815b 	.word	0x0800815b
 80080b8:	0800815b 	.word	0x0800815b
 80080bc:	0800815b 	.word	0x0800815b
 80080c0:	0800815b 	.word	0x0800815b
 80080c4:	0800815b 	.word	0x0800815b
 80080c8:	0800815b 	.word	0x0800815b
 80080cc:	0800815b 	.word	0x0800815b
 80080d0:	0800815b 	.word	0x0800815b
 80080d4:	0800815b 	.word	0x0800815b
 80080d8:	0800815b 	.word	0x0800815b
 80080dc:	0800815b 	.word	0x0800815b
 80080e0:	0800815b 	.word	0x0800815b
 80080e4:	0800815b 	.word	0x0800815b
 80080e8:	0800815b 	.word	0x0800815b
 80080ec:	0800814d 	.word	0x0800814d
 80080f0:	2b40      	cmp	r3, #64	; 0x40
 80080f2:	d02e      	beq.n	8008152 <UART_SetConfig+0xa9e>
 80080f4:	e031      	b.n	800815a <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080f6:	f7fd f9b7 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 80080fa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80080fc:	e033      	b.n	8008166 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080fe:	f7fd f9c9 	bl	8005494 <HAL_RCC_GetPCLK2Freq>
 8008102:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008104:	e02f      	b.n	8008166 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008106:	f107 0314 	add.w	r3, r7, #20
 800810a:	4618      	mov	r0, r3
 800810c:	f7fe fd24 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008114:	e027      	b.n	8008166 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008116:	f107 0308 	add.w	r3, r7, #8
 800811a:	4618      	mov	r0, r3
 800811c:	f7fe fe70 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008124:	e01f      	b.n	8008166 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008126:	4b6e      	ldr	r3, [pc, #440]	; (80082e0 <UART_SetConfig+0xc2c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f003 0320 	and.w	r3, r3, #32
 800812e:	2b00      	cmp	r3, #0
 8008130:	d009      	beq.n	8008146 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008132:	4b6b      	ldr	r3, [pc, #428]	; (80082e0 <UART_SetConfig+0xc2c>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	08db      	lsrs	r3, r3, #3
 8008138:	f003 0303 	and.w	r3, r3, #3
 800813c:	4a69      	ldr	r2, [pc, #420]	; (80082e4 <UART_SetConfig+0xc30>)
 800813e:	fa22 f303 	lsr.w	r3, r2, r3
 8008142:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008144:	e00f      	b.n	8008166 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8008146:	4b67      	ldr	r3, [pc, #412]	; (80082e4 <UART_SetConfig+0xc30>)
 8008148:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800814a:	e00c      	b.n	8008166 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800814c:	4b66      	ldr	r3, [pc, #408]	; (80082e8 <UART_SetConfig+0xc34>)
 800814e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008150:	e009      	b.n	8008166 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008156:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008158:	e005      	b.n	8008166 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800815a:	2300      	movs	r3, #0
 800815c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008164:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 80ea 	beq.w	8008342 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008172:	4a5a      	ldr	r2, [pc, #360]	; (80082dc <UART_SetConfig+0xc28>)
 8008174:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008178:	461a      	mov	r2, r3
 800817a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800817c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008180:	005a      	lsls	r2, r3, #1
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	085b      	lsrs	r3, r3, #1
 8008188:	441a      	add	r2, r3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008192:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008196:	2b0f      	cmp	r3, #15
 8008198:	d916      	bls.n	80081c8 <UART_SetConfig+0xb14>
 800819a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800819c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081a0:	d212      	bcs.n	80081c8 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	f023 030f 	bic.w	r3, r3, #15
 80081aa:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ae:	085b      	lsrs	r3, r3, #1
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	f003 0307 	and.w	r3, r3, #7
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80081ba:	4313      	orrs	r3, r2
 80081bc:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80081c4:	60da      	str	r2, [r3, #12]
 80081c6:	e0bc      	b.n	8008342 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80081ce:	e0b8      	b.n	8008342 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	dc4b      	bgt.n	8008270 <UART_SetConfig+0xbbc>
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f2c0 8087 	blt.w	80082ec <UART_SetConfig+0xc38>
 80081de:	2b20      	cmp	r3, #32
 80081e0:	f200 8084 	bhi.w	80082ec <UART_SetConfig+0xc38>
 80081e4:	a201      	add	r2, pc, #4	; (adr r2, 80081ec <UART_SetConfig+0xb38>)
 80081e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ea:	bf00      	nop
 80081ec:	08008277 	.word	0x08008277
 80081f0:	0800827f 	.word	0x0800827f
 80081f4:	080082ed 	.word	0x080082ed
 80081f8:	080082ed 	.word	0x080082ed
 80081fc:	08008287 	.word	0x08008287
 8008200:	080082ed 	.word	0x080082ed
 8008204:	080082ed 	.word	0x080082ed
 8008208:	080082ed 	.word	0x080082ed
 800820c:	08008297 	.word	0x08008297
 8008210:	080082ed 	.word	0x080082ed
 8008214:	080082ed 	.word	0x080082ed
 8008218:	080082ed 	.word	0x080082ed
 800821c:	080082ed 	.word	0x080082ed
 8008220:	080082ed 	.word	0x080082ed
 8008224:	080082ed 	.word	0x080082ed
 8008228:	080082ed 	.word	0x080082ed
 800822c:	080082a7 	.word	0x080082a7
 8008230:	080082ed 	.word	0x080082ed
 8008234:	080082ed 	.word	0x080082ed
 8008238:	080082ed 	.word	0x080082ed
 800823c:	080082ed 	.word	0x080082ed
 8008240:	080082ed 	.word	0x080082ed
 8008244:	080082ed 	.word	0x080082ed
 8008248:	080082ed 	.word	0x080082ed
 800824c:	080082ed 	.word	0x080082ed
 8008250:	080082ed 	.word	0x080082ed
 8008254:	080082ed 	.word	0x080082ed
 8008258:	080082ed 	.word	0x080082ed
 800825c:	080082ed 	.word	0x080082ed
 8008260:	080082ed 	.word	0x080082ed
 8008264:	080082ed 	.word	0x080082ed
 8008268:	080082ed 	.word	0x080082ed
 800826c:	080082cd 	.word	0x080082cd
 8008270:	2b40      	cmp	r3, #64	; 0x40
 8008272:	d02e      	beq.n	80082d2 <UART_SetConfig+0xc1e>
 8008274:	e03a      	b.n	80082ec <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008276:	f7fd f8f7 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 800827a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800827c:	e03c      	b.n	80082f8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800827e:	f7fd f909 	bl	8005494 <HAL_RCC_GetPCLK2Freq>
 8008282:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008284:	e038      	b.n	80082f8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008286:	f107 0314 	add.w	r3, r7, #20
 800828a:	4618      	mov	r0, r3
 800828c:	f7fe fc64 	bl	8006b58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008294:	e030      	b.n	80082f8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008296:	f107 0308 	add.w	r3, r7, #8
 800829a:	4618      	mov	r0, r3
 800829c:	f7fe fdb0 	bl	8006e00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80082a4:	e028      	b.n	80082f8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082a6:	4b0e      	ldr	r3, [pc, #56]	; (80082e0 <UART_SetConfig+0xc2c>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0320 	and.w	r3, r3, #32
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d009      	beq.n	80082c6 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80082b2:	4b0b      	ldr	r3, [pc, #44]	; (80082e0 <UART_SetConfig+0xc2c>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	08db      	lsrs	r3, r3, #3
 80082b8:	f003 0303 	and.w	r3, r3, #3
 80082bc:	4a09      	ldr	r2, [pc, #36]	; (80082e4 <UART_SetConfig+0xc30>)
 80082be:	fa22 f303 	lsr.w	r3, r2, r3
 80082c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80082c4:	e018      	b.n	80082f8 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 80082c6:	4b07      	ldr	r3, [pc, #28]	; (80082e4 <UART_SetConfig+0xc30>)
 80082c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80082ca:	e015      	b.n	80082f8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80082cc:	4b06      	ldr	r3, [pc, #24]	; (80082e8 <UART_SetConfig+0xc34>)
 80082ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80082d0:	e012      	b.n	80082f8 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80082d8:	e00e      	b.n	80082f8 <UART_SetConfig+0xc44>
 80082da:	bf00      	nop
 80082dc:	0800922c 	.word	0x0800922c
 80082e0:	58024400 	.word	0x58024400
 80082e4:	03d09000 	.word	0x03d09000
 80082e8:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80082f6:	bf00      	nop
    }

    if (pclk != 0U)
 80082f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d021      	beq.n	8008342 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008302:	4a1a      	ldr	r2, [pc, #104]	; (800836c <UART_SetConfig+0xcb8>)
 8008304:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008308:	461a      	mov	r2, r3
 800830a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800830c:	fbb3 f2f2 	udiv	r2, r3, r2
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	085b      	lsrs	r3, r3, #1
 8008316:	441a      	add	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008320:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008324:	2b0f      	cmp	r3, #15
 8008326:	d909      	bls.n	800833c <UART_SetConfig+0xc88>
 8008328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800832a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800832e:	d205      	bcs.n	800833c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008332:	b29a      	uxth	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	60da      	str	r2, [r3, #12]
 800833a:	e002      	b.n	8008342 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2201      	movs	r2, #1
 8008346:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2201      	movs	r2, #1
 800834e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800835e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8008362:	4618      	mov	r0, r3
 8008364:	3738      	adds	r7, #56	; 0x38
 8008366:	46bd      	mov	sp, r7
 8008368:	bdb0      	pop	{r4, r5, r7, pc}
 800836a:	bf00      	nop
 800836c:	0800922c 	.word	0x0800922c

08008370 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800837c:	f003 0301 	and.w	r3, r3, #1
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00a      	beq.n	800839a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800839e:	f003 0302 	and.w	r3, r3, #2
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c0:	f003 0304 	and.w	r3, r3, #4
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00a      	beq.n	80083de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e2:	f003 0308 	and.w	r3, r3, #8
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008404:	f003 0310 	and.w	r3, r3, #16
 8008408:	2b00      	cmp	r3, #0
 800840a:	d00a      	beq.n	8008422 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	430a      	orrs	r2, r1
 8008420:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008426:	f003 0320 	and.w	r3, r3, #32
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00a      	beq.n	8008444 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	430a      	orrs	r2, r1
 8008442:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01a      	beq.n	8008486 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	430a      	orrs	r2, r1
 8008464:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800846a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800846e:	d10a      	bne.n	8008486 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800848a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00a      	beq.n	80084a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	430a      	orrs	r2, r1
 80084a6:	605a      	str	r2, [r3, #4]
  }
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b086      	sub	sp, #24
 80084b8:	af02      	add	r7, sp, #8
 80084ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80084c4:	f7f9 f89c 	bl	8001600 <HAL_GetTick>
 80084c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0308 	and.w	r3, r3, #8
 80084d4:	2b08      	cmp	r3, #8
 80084d6:	d10e      	bne.n	80084f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2200      	movs	r2, #0
 80084e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f82f 	bl	800854a <UART_WaitOnFlagUntilTimeout>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e025      	b.n	8008542 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 0304 	and.w	r3, r3, #4
 8008500:	2b04      	cmp	r3, #4
 8008502:	d10e      	bne.n	8008522 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008504:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008508:	9300      	str	r3, [sp, #0]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 f819 	bl	800854a <UART_WaitOnFlagUntilTimeout>
 8008518:	4603      	mov	r3, r0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d001      	beq.n	8008522 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e00f      	b.n	8008542 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2220      	movs	r2, #32
 8008526:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2220      	movs	r2, #32
 800852e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b09c      	sub	sp, #112	; 0x70
 800854e:	af00      	add	r7, sp, #0
 8008550:	60f8      	str	r0, [r7, #12]
 8008552:	60b9      	str	r1, [r7, #8]
 8008554:	603b      	str	r3, [r7, #0]
 8008556:	4613      	mov	r3, r2
 8008558:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800855a:	e0a9      	b.n	80086b0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800855c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800855e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008562:	f000 80a5 	beq.w	80086b0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008566:	f7f9 f84b 	bl	8001600 <HAL_GetTick>
 800856a:	4602      	mov	r2, r0
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	1ad3      	subs	r3, r2, r3
 8008570:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008572:	429a      	cmp	r2, r3
 8008574:	d302      	bcc.n	800857c <UART_WaitOnFlagUntilTimeout+0x32>
 8008576:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008578:	2b00      	cmp	r3, #0
 800857a:	d140      	bne.n	80085fe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008582:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008584:	e853 3f00 	ldrex	r3, [r3]
 8008588:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800858a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800858c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008590:	667b      	str	r3, [r7, #100]	; 0x64
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	461a      	mov	r2, r3
 8008598:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800859a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800859c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085a2:	e841 2300 	strex	r3, r2, [r1]
 80085a6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80085a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1e6      	bne.n	800857c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	3308      	adds	r3, #8
 80085b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b8:	e853 3f00 	ldrex	r3, [r3]
 80085bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80085be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c0:	f023 0301 	bic.w	r3, r3, #1
 80085c4:	663b      	str	r3, [r7, #96]	; 0x60
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3308      	adds	r3, #8
 80085cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80085ce:	64ba      	str	r2, [r7, #72]	; 0x48
 80085d0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80085d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085d6:	e841 2300 	strex	r3, r2, [r1]
 80085da:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80085dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1e5      	bne.n	80085ae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2220      	movs	r2, #32
 80085e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2220      	movs	r2, #32
 80085ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e069      	b.n	80086d2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0304 	and.w	r3, r3, #4
 8008608:	2b00      	cmp	r3, #0
 800860a:	d051      	beq.n	80086b0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008616:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800861a:	d149      	bne.n	80086b0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008624:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800862e:	e853 3f00 	ldrex	r3, [r3]
 8008632:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008636:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800863a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	461a      	mov	r2, r3
 8008642:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008644:	637b      	str	r3, [r7, #52]	; 0x34
 8008646:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008648:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800864a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800864c:	e841 2300 	strex	r3, r2, [r1]
 8008650:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008654:	2b00      	cmp	r3, #0
 8008656:	d1e6      	bne.n	8008626 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	3308      	adds	r3, #8
 800865e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	e853 3f00 	ldrex	r3, [r3]
 8008666:	613b      	str	r3, [r7, #16]
   return(result);
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	f023 0301 	bic.w	r3, r3, #1
 800866e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3308      	adds	r3, #8
 8008676:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008678:	623a      	str	r2, [r7, #32]
 800867a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867c:	69f9      	ldr	r1, [r7, #28]
 800867e:	6a3a      	ldr	r2, [r7, #32]
 8008680:	e841 2300 	strex	r3, r2, [r1]
 8008684:	61bb      	str	r3, [r7, #24]
   return(result);
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e5      	bne.n	8008658 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2220      	movs	r2, #32
 8008690:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2220      	movs	r2, #32
 8008698:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2220      	movs	r2, #32
 80086a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e010      	b.n	80086d2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69da      	ldr	r2, [r3, #28]
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	4013      	ands	r3, r2
 80086ba:	68ba      	ldr	r2, [r7, #8]
 80086bc:	429a      	cmp	r2, r3
 80086be:	bf0c      	ite	eq
 80086c0:	2301      	moveq	r3, #1
 80086c2:	2300      	movne	r3, #0
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	461a      	mov	r2, r3
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	f43f af46 	beq.w	800855c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086d0:	2300      	movs	r3, #0
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3770      	adds	r7, #112	; 0x70
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086da:	b480      	push	{r7}
 80086dc:	b085      	sub	sp, #20
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d101      	bne.n	80086f0 <HAL_UARTEx_DisableFifoMode+0x16>
 80086ec:	2302      	movs	r3, #2
 80086ee:	e027      	b.n	8008740 <HAL_UARTEx_DisableFifoMode+0x66>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2224      	movs	r2, #36	; 0x24
 80086fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f022 0201 	bic.w	r2, r2, #1
 8008716:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800871e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	68fa      	ldr	r2, [r7, #12]
 800872c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2220      	movs	r2, #32
 8008732:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	3714      	adds	r7, #20
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800875c:	2b01      	cmp	r3, #1
 800875e:	d101      	bne.n	8008764 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008760:	2302      	movs	r3, #2
 8008762:	e02d      	b.n	80087c0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2224      	movs	r2, #36	; 0x24
 8008770:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0201 	bic.w	r2, r2, #1
 800878a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	683a      	ldr	r2, [r7, #0]
 800879c:	430a      	orrs	r2, r1
 800879e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 f84f 	bl	8008844 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68fa      	ldr	r2, [r7, #12]
 80087ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2220      	movs	r2, #32
 80087b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80087be:	2300      	movs	r3, #0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d101      	bne.n	80087e0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087dc:	2302      	movs	r3, #2
 80087de:	e02d      	b.n	800883c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2224      	movs	r2, #36	; 0x24
 80087ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f022 0201 	bic.w	r2, r2, #1
 8008806:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	683a      	ldr	r2, [r7, #0]
 8008818:	430a      	orrs	r2, r1
 800881a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 f811 	bl	8008844 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2220      	movs	r2, #32
 800882e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008844:	b480      	push	{r7}
 8008846:	b085      	sub	sp, #20
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008850:	2b00      	cmp	r3, #0
 8008852:	d108      	bne.n	8008866 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2201      	movs	r2, #1
 8008858:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008864:	e031      	b.n	80088ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008866:	2310      	movs	r3, #16
 8008868:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800886a:	2310      	movs	r3, #16
 800886c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	0e5b      	lsrs	r3, r3, #25
 8008876:	b2db      	uxtb	r3, r3
 8008878:	f003 0307 	and.w	r3, r3, #7
 800887c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	0f5b      	lsrs	r3, r3, #29
 8008886:	b2db      	uxtb	r3, r3
 8008888:	f003 0307 	and.w	r3, r3, #7
 800888c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800888e:	7bbb      	ldrb	r3, [r7, #14]
 8008890:	7b3a      	ldrb	r2, [r7, #12]
 8008892:	4911      	ldr	r1, [pc, #68]	; (80088d8 <UARTEx_SetNbDataToProcess+0x94>)
 8008894:	5c8a      	ldrb	r2, [r1, r2]
 8008896:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800889a:	7b3a      	ldrb	r2, [r7, #12]
 800889c:	490f      	ldr	r1, [pc, #60]	; (80088dc <UARTEx_SetNbDataToProcess+0x98>)
 800889e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088ac:	7bfb      	ldrb	r3, [r7, #15]
 80088ae:	7b7a      	ldrb	r2, [r7, #13]
 80088b0:	4909      	ldr	r1, [pc, #36]	; (80088d8 <UARTEx_SetNbDataToProcess+0x94>)
 80088b2:	5c8a      	ldrb	r2, [r1, r2]
 80088b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088b8:	7b7a      	ldrb	r2, [r7, #13]
 80088ba:	4908      	ldr	r1, [pc, #32]	; (80088dc <UARTEx_SetNbDataToProcess+0x98>)
 80088bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088be:	fb93 f3f2 	sdiv	r3, r3, r2
 80088c2:	b29a      	uxth	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80088ca:	bf00      	nop
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	08009244 	.word	0x08009244
 80088dc:	0800924c 	.word	0x0800924c

080088e0 <__errno>:
 80088e0:	4b01      	ldr	r3, [pc, #4]	; (80088e8 <__errno+0x8>)
 80088e2:	6818      	ldr	r0, [r3, #0]
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	24000014 	.word	0x24000014

080088ec <__libc_init_array>:
 80088ec:	b570      	push	{r4, r5, r6, lr}
 80088ee:	4d0d      	ldr	r5, [pc, #52]	; (8008924 <__libc_init_array+0x38>)
 80088f0:	4c0d      	ldr	r4, [pc, #52]	; (8008928 <__libc_init_array+0x3c>)
 80088f2:	1b64      	subs	r4, r4, r5
 80088f4:	10a4      	asrs	r4, r4, #2
 80088f6:	2600      	movs	r6, #0
 80088f8:	42a6      	cmp	r6, r4
 80088fa:	d109      	bne.n	8008910 <__libc_init_array+0x24>
 80088fc:	4d0b      	ldr	r5, [pc, #44]	; (800892c <__libc_init_array+0x40>)
 80088fe:	4c0c      	ldr	r4, [pc, #48]	; (8008930 <__libc_init_array+0x44>)
 8008900:	f000 fc4e 	bl	80091a0 <_init>
 8008904:	1b64      	subs	r4, r4, r5
 8008906:	10a4      	asrs	r4, r4, #2
 8008908:	2600      	movs	r6, #0
 800890a:	42a6      	cmp	r6, r4
 800890c:	d105      	bne.n	800891a <__libc_init_array+0x2e>
 800890e:	bd70      	pop	{r4, r5, r6, pc}
 8008910:	f855 3b04 	ldr.w	r3, [r5], #4
 8008914:	4798      	blx	r3
 8008916:	3601      	adds	r6, #1
 8008918:	e7ee      	b.n	80088f8 <__libc_init_array+0xc>
 800891a:	f855 3b04 	ldr.w	r3, [r5], #4
 800891e:	4798      	blx	r3
 8008920:	3601      	adds	r6, #1
 8008922:	e7f2      	b.n	800890a <__libc_init_array+0x1e>
 8008924:	080092f0 	.word	0x080092f0
 8008928:	080092f0 	.word	0x080092f0
 800892c:	080092f0 	.word	0x080092f0
 8008930:	080092f4 	.word	0x080092f4

08008934 <memcpy>:
 8008934:	440a      	add	r2, r1
 8008936:	4291      	cmp	r1, r2
 8008938:	f100 33ff 	add.w	r3, r0, #4294967295
 800893c:	d100      	bne.n	8008940 <memcpy+0xc>
 800893e:	4770      	bx	lr
 8008940:	b510      	push	{r4, lr}
 8008942:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008946:	f803 4f01 	strb.w	r4, [r3, #1]!
 800894a:	4291      	cmp	r1, r2
 800894c:	d1f9      	bne.n	8008942 <memcpy+0xe>
 800894e:	bd10      	pop	{r4, pc}

08008950 <memset>:
 8008950:	4402      	add	r2, r0
 8008952:	4603      	mov	r3, r0
 8008954:	4293      	cmp	r3, r2
 8008956:	d100      	bne.n	800895a <memset+0xa>
 8008958:	4770      	bx	lr
 800895a:	f803 1b01 	strb.w	r1, [r3], #1
 800895e:	e7f9      	b.n	8008954 <memset+0x4>

08008960 <siprintf>:
 8008960:	b40e      	push	{r1, r2, r3}
 8008962:	b500      	push	{lr}
 8008964:	b09c      	sub	sp, #112	; 0x70
 8008966:	ab1d      	add	r3, sp, #116	; 0x74
 8008968:	9002      	str	r0, [sp, #8]
 800896a:	9006      	str	r0, [sp, #24]
 800896c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008970:	4809      	ldr	r0, [pc, #36]	; (8008998 <siprintf+0x38>)
 8008972:	9107      	str	r1, [sp, #28]
 8008974:	9104      	str	r1, [sp, #16]
 8008976:	4909      	ldr	r1, [pc, #36]	; (800899c <siprintf+0x3c>)
 8008978:	f853 2b04 	ldr.w	r2, [r3], #4
 800897c:	9105      	str	r1, [sp, #20]
 800897e:	6800      	ldr	r0, [r0, #0]
 8008980:	9301      	str	r3, [sp, #4]
 8008982:	a902      	add	r1, sp, #8
 8008984:	f000 f8c4 	bl	8008b10 <_svfiprintf_r>
 8008988:	9b02      	ldr	r3, [sp, #8]
 800898a:	2200      	movs	r2, #0
 800898c:	701a      	strb	r2, [r3, #0]
 800898e:	b01c      	add	sp, #112	; 0x70
 8008990:	f85d eb04 	ldr.w	lr, [sp], #4
 8008994:	b003      	add	sp, #12
 8008996:	4770      	bx	lr
 8008998:	24000014 	.word	0x24000014
 800899c:	ffff0208 	.word	0xffff0208

080089a0 <__retarget_lock_acquire_recursive>:
 80089a0:	4770      	bx	lr

080089a2 <__retarget_lock_release_recursive>:
 80089a2:	4770      	bx	lr

080089a4 <_malloc_r>:
 80089a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a6:	1ccd      	adds	r5, r1, #3
 80089a8:	f025 0503 	bic.w	r5, r5, #3
 80089ac:	3508      	adds	r5, #8
 80089ae:	2d0c      	cmp	r5, #12
 80089b0:	bf38      	it	cc
 80089b2:	250c      	movcc	r5, #12
 80089b4:	2d00      	cmp	r5, #0
 80089b6:	4606      	mov	r6, r0
 80089b8:	db01      	blt.n	80089be <_malloc_r+0x1a>
 80089ba:	42a9      	cmp	r1, r5
 80089bc:	d903      	bls.n	80089c6 <_malloc_r+0x22>
 80089be:	230c      	movs	r3, #12
 80089c0:	6033      	str	r3, [r6, #0]
 80089c2:	2000      	movs	r0, #0
 80089c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089c6:	f000 fb61 	bl	800908c <__malloc_lock>
 80089ca:	4921      	ldr	r1, [pc, #132]	; (8008a50 <_malloc_r+0xac>)
 80089cc:	680a      	ldr	r2, [r1, #0]
 80089ce:	4614      	mov	r4, r2
 80089d0:	b99c      	cbnz	r4, 80089fa <_malloc_r+0x56>
 80089d2:	4f20      	ldr	r7, [pc, #128]	; (8008a54 <_malloc_r+0xb0>)
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	b923      	cbnz	r3, 80089e2 <_malloc_r+0x3e>
 80089d8:	4621      	mov	r1, r4
 80089da:	4630      	mov	r0, r6
 80089dc:	f000 fb2c 	bl	8009038 <_sbrk_r>
 80089e0:	6038      	str	r0, [r7, #0]
 80089e2:	4629      	mov	r1, r5
 80089e4:	4630      	mov	r0, r6
 80089e6:	f000 fb27 	bl	8009038 <_sbrk_r>
 80089ea:	1c43      	adds	r3, r0, #1
 80089ec:	d123      	bne.n	8008a36 <_malloc_r+0x92>
 80089ee:	230c      	movs	r3, #12
 80089f0:	6033      	str	r3, [r6, #0]
 80089f2:	4630      	mov	r0, r6
 80089f4:	f000 fb50 	bl	8009098 <__malloc_unlock>
 80089f8:	e7e3      	b.n	80089c2 <_malloc_r+0x1e>
 80089fa:	6823      	ldr	r3, [r4, #0]
 80089fc:	1b5b      	subs	r3, r3, r5
 80089fe:	d417      	bmi.n	8008a30 <_malloc_r+0x8c>
 8008a00:	2b0b      	cmp	r3, #11
 8008a02:	d903      	bls.n	8008a0c <_malloc_r+0x68>
 8008a04:	6023      	str	r3, [r4, #0]
 8008a06:	441c      	add	r4, r3
 8008a08:	6025      	str	r5, [r4, #0]
 8008a0a:	e004      	b.n	8008a16 <_malloc_r+0x72>
 8008a0c:	6863      	ldr	r3, [r4, #4]
 8008a0e:	42a2      	cmp	r2, r4
 8008a10:	bf0c      	ite	eq
 8008a12:	600b      	streq	r3, [r1, #0]
 8008a14:	6053      	strne	r3, [r2, #4]
 8008a16:	4630      	mov	r0, r6
 8008a18:	f000 fb3e 	bl	8009098 <__malloc_unlock>
 8008a1c:	f104 000b 	add.w	r0, r4, #11
 8008a20:	1d23      	adds	r3, r4, #4
 8008a22:	f020 0007 	bic.w	r0, r0, #7
 8008a26:	1ac2      	subs	r2, r0, r3
 8008a28:	d0cc      	beq.n	80089c4 <_malloc_r+0x20>
 8008a2a:	1a1b      	subs	r3, r3, r0
 8008a2c:	50a3      	str	r3, [r4, r2]
 8008a2e:	e7c9      	b.n	80089c4 <_malloc_r+0x20>
 8008a30:	4622      	mov	r2, r4
 8008a32:	6864      	ldr	r4, [r4, #4]
 8008a34:	e7cc      	b.n	80089d0 <_malloc_r+0x2c>
 8008a36:	1cc4      	adds	r4, r0, #3
 8008a38:	f024 0403 	bic.w	r4, r4, #3
 8008a3c:	42a0      	cmp	r0, r4
 8008a3e:	d0e3      	beq.n	8008a08 <_malloc_r+0x64>
 8008a40:	1a21      	subs	r1, r4, r0
 8008a42:	4630      	mov	r0, r6
 8008a44:	f000 faf8 	bl	8009038 <_sbrk_r>
 8008a48:	3001      	adds	r0, #1
 8008a4a:	d1dd      	bne.n	8008a08 <_malloc_r+0x64>
 8008a4c:	e7cf      	b.n	80089ee <_malloc_r+0x4a>
 8008a4e:	bf00      	nop
 8008a50:	240000a0 	.word	0x240000a0
 8008a54:	240000a4 	.word	0x240000a4

08008a58 <__ssputs_r>:
 8008a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a5c:	688e      	ldr	r6, [r1, #8]
 8008a5e:	429e      	cmp	r6, r3
 8008a60:	4682      	mov	sl, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	4690      	mov	r8, r2
 8008a66:	461f      	mov	r7, r3
 8008a68:	d838      	bhi.n	8008adc <__ssputs_r+0x84>
 8008a6a:	898a      	ldrh	r2, [r1, #12]
 8008a6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a70:	d032      	beq.n	8008ad8 <__ssputs_r+0x80>
 8008a72:	6825      	ldr	r5, [r4, #0]
 8008a74:	6909      	ldr	r1, [r1, #16]
 8008a76:	eba5 0901 	sub.w	r9, r5, r1
 8008a7a:	6965      	ldr	r5, [r4, #20]
 8008a7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a84:	3301      	adds	r3, #1
 8008a86:	444b      	add	r3, r9
 8008a88:	106d      	asrs	r5, r5, #1
 8008a8a:	429d      	cmp	r5, r3
 8008a8c:	bf38      	it	cc
 8008a8e:	461d      	movcc	r5, r3
 8008a90:	0553      	lsls	r3, r2, #21
 8008a92:	d531      	bpl.n	8008af8 <__ssputs_r+0xa0>
 8008a94:	4629      	mov	r1, r5
 8008a96:	f7ff ff85 	bl	80089a4 <_malloc_r>
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	b950      	cbnz	r0, 8008ab4 <__ssputs_r+0x5c>
 8008a9e:	230c      	movs	r3, #12
 8008aa0:	f8ca 3000 	str.w	r3, [sl]
 8008aa4:	89a3      	ldrh	r3, [r4, #12]
 8008aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aaa:	81a3      	strh	r3, [r4, #12]
 8008aac:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab4:	6921      	ldr	r1, [r4, #16]
 8008ab6:	464a      	mov	r2, r9
 8008ab8:	f7ff ff3c 	bl	8008934 <memcpy>
 8008abc:	89a3      	ldrh	r3, [r4, #12]
 8008abe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ac6:	81a3      	strh	r3, [r4, #12]
 8008ac8:	6126      	str	r6, [r4, #16]
 8008aca:	6165      	str	r5, [r4, #20]
 8008acc:	444e      	add	r6, r9
 8008ace:	eba5 0509 	sub.w	r5, r5, r9
 8008ad2:	6026      	str	r6, [r4, #0]
 8008ad4:	60a5      	str	r5, [r4, #8]
 8008ad6:	463e      	mov	r6, r7
 8008ad8:	42be      	cmp	r6, r7
 8008ada:	d900      	bls.n	8008ade <__ssputs_r+0x86>
 8008adc:	463e      	mov	r6, r7
 8008ade:	4632      	mov	r2, r6
 8008ae0:	6820      	ldr	r0, [r4, #0]
 8008ae2:	4641      	mov	r1, r8
 8008ae4:	f000 fab8 	bl	8009058 <memmove>
 8008ae8:	68a3      	ldr	r3, [r4, #8]
 8008aea:	6822      	ldr	r2, [r4, #0]
 8008aec:	1b9b      	subs	r3, r3, r6
 8008aee:	4432      	add	r2, r6
 8008af0:	60a3      	str	r3, [r4, #8]
 8008af2:	6022      	str	r2, [r4, #0]
 8008af4:	2000      	movs	r0, #0
 8008af6:	e7db      	b.n	8008ab0 <__ssputs_r+0x58>
 8008af8:	462a      	mov	r2, r5
 8008afa:	f000 fb23 	bl	8009144 <_realloc_r>
 8008afe:	4606      	mov	r6, r0
 8008b00:	2800      	cmp	r0, #0
 8008b02:	d1e1      	bne.n	8008ac8 <__ssputs_r+0x70>
 8008b04:	6921      	ldr	r1, [r4, #16]
 8008b06:	4650      	mov	r0, sl
 8008b08:	f000 facc 	bl	80090a4 <_free_r>
 8008b0c:	e7c7      	b.n	8008a9e <__ssputs_r+0x46>
	...

08008b10 <_svfiprintf_r>:
 8008b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b14:	4698      	mov	r8, r3
 8008b16:	898b      	ldrh	r3, [r1, #12]
 8008b18:	061b      	lsls	r3, r3, #24
 8008b1a:	b09d      	sub	sp, #116	; 0x74
 8008b1c:	4607      	mov	r7, r0
 8008b1e:	460d      	mov	r5, r1
 8008b20:	4614      	mov	r4, r2
 8008b22:	d50e      	bpl.n	8008b42 <_svfiprintf_r+0x32>
 8008b24:	690b      	ldr	r3, [r1, #16]
 8008b26:	b963      	cbnz	r3, 8008b42 <_svfiprintf_r+0x32>
 8008b28:	2140      	movs	r1, #64	; 0x40
 8008b2a:	f7ff ff3b 	bl	80089a4 <_malloc_r>
 8008b2e:	6028      	str	r0, [r5, #0]
 8008b30:	6128      	str	r0, [r5, #16]
 8008b32:	b920      	cbnz	r0, 8008b3e <_svfiprintf_r+0x2e>
 8008b34:	230c      	movs	r3, #12
 8008b36:	603b      	str	r3, [r7, #0]
 8008b38:	f04f 30ff 	mov.w	r0, #4294967295
 8008b3c:	e0d1      	b.n	8008ce2 <_svfiprintf_r+0x1d2>
 8008b3e:	2340      	movs	r3, #64	; 0x40
 8008b40:	616b      	str	r3, [r5, #20]
 8008b42:	2300      	movs	r3, #0
 8008b44:	9309      	str	r3, [sp, #36]	; 0x24
 8008b46:	2320      	movs	r3, #32
 8008b48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b50:	2330      	movs	r3, #48	; 0x30
 8008b52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008cfc <_svfiprintf_r+0x1ec>
 8008b56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b5a:	f04f 0901 	mov.w	r9, #1
 8008b5e:	4623      	mov	r3, r4
 8008b60:	469a      	mov	sl, r3
 8008b62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b66:	b10a      	cbz	r2, 8008b6c <_svfiprintf_r+0x5c>
 8008b68:	2a25      	cmp	r2, #37	; 0x25
 8008b6a:	d1f9      	bne.n	8008b60 <_svfiprintf_r+0x50>
 8008b6c:	ebba 0b04 	subs.w	fp, sl, r4
 8008b70:	d00b      	beq.n	8008b8a <_svfiprintf_r+0x7a>
 8008b72:	465b      	mov	r3, fp
 8008b74:	4622      	mov	r2, r4
 8008b76:	4629      	mov	r1, r5
 8008b78:	4638      	mov	r0, r7
 8008b7a:	f7ff ff6d 	bl	8008a58 <__ssputs_r>
 8008b7e:	3001      	adds	r0, #1
 8008b80:	f000 80aa 	beq.w	8008cd8 <_svfiprintf_r+0x1c8>
 8008b84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b86:	445a      	add	r2, fp
 8008b88:	9209      	str	r2, [sp, #36]	; 0x24
 8008b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	f000 80a2 	beq.w	8008cd8 <_svfiprintf_r+0x1c8>
 8008b94:	2300      	movs	r3, #0
 8008b96:	f04f 32ff 	mov.w	r2, #4294967295
 8008b9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b9e:	f10a 0a01 	add.w	sl, sl, #1
 8008ba2:	9304      	str	r3, [sp, #16]
 8008ba4:	9307      	str	r3, [sp, #28]
 8008ba6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008baa:	931a      	str	r3, [sp, #104]	; 0x68
 8008bac:	4654      	mov	r4, sl
 8008bae:	2205      	movs	r2, #5
 8008bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb4:	4851      	ldr	r0, [pc, #324]	; (8008cfc <_svfiprintf_r+0x1ec>)
 8008bb6:	f7f7 fb9b 	bl	80002f0 <memchr>
 8008bba:	9a04      	ldr	r2, [sp, #16]
 8008bbc:	b9d8      	cbnz	r0, 8008bf6 <_svfiprintf_r+0xe6>
 8008bbe:	06d0      	lsls	r0, r2, #27
 8008bc0:	bf44      	itt	mi
 8008bc2:	2320      	movmi	r3, #32
 8008bc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bc8:	0711      	lsls	r1, r2, #28
 8008bca:	bf44      	itt	mi
 8008bcc:	232b      	movmi	r3, #43	; 0x2b
 8008bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bd2:	f89a 3000 	ldrb.w	r3, [sl]
 8008bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd8:	d015      	beq.n	8008c06 <_svfiprintf_r+0xf6>
 8008bda:	9a07      	ldr	r2, [sp, #28]
 8008bdc:	4654      	mov	r4, sl
 8008bde:	2000      	movs	r0, #0
 8008be0:	f04f 0c0a 	mov.w	ip, #10
 8008be4:	4621      	mov	r1, r4
 8008be6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bea:	3b30      	subs	r3, #48	; 0x30
 8008bec:	2b09      	cmp	r3, #9
 8008bee:	d94e      	bls.n	8008c8e <_svfiprintf_r+0x17e>
 8008bf0:	b1b0      	cbz	r0, 8008c20 <_svfiprintf_r+0x110>
 8008bf2:	9207      	str	r2, [sp, #28]
 8008bf4:	e014      	b.n	8008c20 <_svfiprintf_r+0x110>
 8008bf6:	eba0 0308 	sub.w	r3, r0, r8
 8008bfa:	fa09 f303 	lsl.w	r3, r9, r3
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	9304      	str	r3, [sp, #16]
 8008c02:	46a2      	mov	sl, r4
 8008c04:	e7d2      	b.n	8008bac <_svfiprintf_r+0x9c>
 8008c06:	9b03      	ldr	r3, [sp, #12]
 8008c08:	1d19      	adds	r1, r3, #4
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	9103      	str	r1, [sp, #12]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	bfbb      	ittet	lt
 8008c12:	425b      	neglt	r3, r3
 8008c14:	f042 0202 	orrlt.w	r2, r2, #2
 8008c18:	9307      	strge	r3, [sp, #28]
 8008c1a:	9307      	strlt	r3, [sp, #28]
 8008c1c:	bfb8      	it	lt
 8008c1e:	9204      	strlt	r2, [sp, #16]
 8008c20:	7823      	ldrb	r3, [r4, #0]
 8008c22:	2b2e      	cmp	r3, #46	; 0x2e
 8008c24:	d10c      	bne.n	8008c40 <_svfiprintf_r+0x130>
 8008c26:	7863      	ldrb	r3, [r4, #1]
 8008c28:	2b2a      	cmp	r3, #42	; 0x2a
 8008c2a:	d135      	bne.n	8008c98 <_svfiprintf_r+0x188>
 8008c2c:	9b03      	ldr	r3, [sp, #12]
 8008c2e:	1d1a      	adds	r2, r3, #4
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	9203      	str	r2, [sp, #12]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	bfb8      	it	lt
 8008c38:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c3c:	3402      	adds	r4, #2
 8008c3e:	9305      	str	r3, [sp, #20]
 8008c40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d0c <_svfiprintf_r+0x1fc>
 8008c44:	7821      	ldrb	r1, [r4, #0]
 8008c46:	2203      	movs	r2, #3
 8008c48:	4650      	mov	r0, sl
 8008c4a:	f7f7 fb51 	bl	80002f0 <memchr>
 8008c4e:	b140      	cbz	r0, 8008c62 <_svfiprintf_r+0x152>
 8008c50:	2340      	movs	r3, #64	; 0x40
 8008c52:	eba0 000a 	sub.w	r0, r0, sl
 8008c56:	fa03 f000 	lsl.w	r0, r3, r0
 8008c5a:	9b04      	ldr	r3, [sp, #16]
 8008c5c:	4303      	orrs	r3, r0
 8008c5e:	3401      	adds	r4, #1
 8008c60:	9304      	str	r3, [sp, #16]
 8008c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c66:	4826      	ldr	r0, [pc, #152]	; (8008d00 <_svfiprintf_r+0x1f0>)
 8008c68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c6c:	2206      	movs	r2, #6
 8008c6e:	f7f7 fb3f 	bl	80002f0 <memchr>
 8008c72:	2800      	cmp	r0, #0
 8008c74:	d038      	beq.n	8008ce8 <_svfiprintf_r+0x1d8>
 8008c76:	4b23      	ldr	r3, [pc, #140]	; (8008d04 <_svfiprintf_r+0x1f4>)
 8008c78:	bb1b      	cbnz	r3, 8008cc2 <_svfiprintf_r+0x1b2>
 8008c7a:	9b03      	ldr	r3, [sp, #12]
 8008c7c:	3307      	adds	r3, #7
 8008c7e:	f023 0307 	bic.w	r3, r3, #7
 8008c82:	3308      	adds	r3, #8
 8008c84:	9303      	str	r3, [sp, #12]
 8008c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c88:	4433      	add	r3, r6
 8008c8a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c8c:	e767      	b.n	8008b5e <_svfiprintf_r+0x4e>
 8008c8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c92:	460c      	mov	r4, r1
 8008c94:	2001      	movs	r0, #1
 8008c96:	e7a5      	b.n	8008be4 <_svfiprintf_r+0xd4>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	3401      	adds	r4, #1
 8008c9c:	9305      	str	r3, [sp, #20]
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	f04f 0c0a 	mov.w	ip, #10
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008caa:	3a30      	subs	r2, #48	; 0x30
 8008cac:	2a09      	cmp	r2, #9
 8008cae:	d903      	bls.n	8008cb8 <_svfiprintf_r+0x1a8>
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d0c5      	beq.n	8008c40 <_svfiprintf_r+0x130>
 8008cb4:	9105      	str	r1, [sp, #20]
 8008cb6:	e7c3      	b.n	8008c40 <_svfiprintf_r+0x130>
 8008cb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cbc:	4604      	mov	r4, r0
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e7f0      	b.n	8008ca4 <_svfiprintf_r+0x194>
 8008cc2:	ab03      	add	r3, sp, #12
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	462a      	mov	r2, r5
 8008cc8:	4b0f      	ldr	r3, [pc, #60]	; (8008d08 <_svfiprintf_r+0x1f8>)
 8008cca:	a904      	add	r1, sp, #16
 8008ccc:	4638      	mov	r0, r7
 8008cce:	f3af 8000 	nop.w
 8008cd2:	1c42      	adds	r2, r0, #1
 8008cd4:	4606      	mov	r6, r0
 8008cd6:	d1d6      	bne.n	8008c86 <_svfiprintf_r+0x176>
 8008cd8:	89ab      	ldrh	r3, [r5, #12]
 8008cda:	065b      	lsls	r3, r3, #25
 8008cdc:	f53f af2c 	bmi.w	8008b38 <_svfiprintf_r+0x28>
 8008ce0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ce2:	b01d      	add	sp, #116	; 0x74
 8008ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce8:	ab03      	add	r3, sp, #12
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	462a      	mov	r2, r5
 8008cee:	4b06      	ldr	r3, [pc, #24]	; (8008d08 <_svfiprintf_r+0x1f8>)
 8008cf0:	a904      	add	r1, sp, #16
 8008cf2:	4638      	mov	r0, r7
 8008cf4:	f000 f87a 	bl	8008dec <_printf_i>
 8008cf8:	e7eb      	b.n	8008cd2 <_svfiprintf_r+0x1c2>
 8008cfa:	bf00      	nop
 8008cfc:	080092b4 	.word	0x080092b4
 8008d00:	080092be 	.word	0x080092be
 8008d04:	00000000 	.word	0x00000000
 8008d08:	08008a59 	.word	0x08008a59
 8008d0c:	080092ba 	.word	0x080092ba

08008d10 <_printf_common>:
 8008d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d14:	4616      	mov	r6, r2
 8008d16:	4699      	mov	r9, r3
 8008d18:	688a      	ldr	r2, [r1, #8]
 8008d1a:	690b      	ldr	r3, [r1, #16]
 8008d1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d20:	4293      	cmp	r3, r2
 8008d22:	bfb8      	it	lt
 8008d24:	4613      	movlt	r3, r2
 8008d26:	6033      	str	r3, [r6, #0]
 8008d28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d2c:	4607      	mov	r7, r0
 8008d2e:	460c      	mov	r4, r1
 8008d30:	b10a      	cbz	r2, 8008d36 <_printf_common+0x26>
 8008d32:	3301      	adds	r3, #1
 8008d34:	6033      	str	r3, [r6, #0]
 8008d36:	6823      	ldr	r3, [r4, #0]
 8008d38:	0699      	lsls	r1, r3, #26
 8008d3a:	bf42      	ittt	mi
 8008d3c:	6833      	ldrmi	r3, [r6, #0]
 8008d3e:	3302      	addmi	r3, #2
 8008d40:	6033      	strmi	r3, [r6, #0]
 8008d42:	6825      	ldr	r5, [r4, #0]
 8008d44:	f015 0506 	ands.w	r5, r5, #6
 8008d48:	d106      	bne.n	8008d58 <_printf_common+0x48>
 8008d4a:	f104 0a19 	add.w	sl, r4, #25
 8008d4e:	68e3      	ldr	r3, [r4, #12]
 8008d50:	6832      	ldr	r2, [r6, #0]
 8008d52:	1a9b      	subs	r3, r3, r2
 8008d54:	42ab      	cmp	r3, r5
 8008d56:	dc26      	bgt.n	8008da6 <_printf_common+0x96>
 8008d58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d5c:	1e13      	subs	r3, r2, #0
 8008d5e:	6822      	ldr	r2, [r4, #0]
 8008d60:	bf18      	it	ne
 8008d62:	2301      	movne	r3, #1
 8008d64:	0692      	lsls	r2, r2, #26
 8008d66:	d42b      	bmi.n	8008dc0 <_printf_common+0xb0>
 8008d68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d6c:	4649      	mov	r1, r9
 8008d6e:	4638      	mov	r0, r7
 8008d70:	47c0      	blx	r8
 8008d72:	3001      	adds	r0, #1
 8008d74:	d01e      	beq.n	8008db4 <_printf_common+0xa4>
 8008d76:	6823      	ldr	r3, [r4, #0]
 8008d78:	68e5      	ldr	r5, [r4, #12]
 8008d7a:	6832      	ldr	r2, [r6, #0]
 8008d7c:	f003 0306 	and.w	r3, r3, #6
 8008d80:	2b04      	cmp	r3, #4
 8008d82:	bf08      	it	eq
 8008d84:	1aad      	subeq	r5, r5, r2
 8008d86:	68a3      	ldr	r3, [r4, #8]
 8008d88:	6922      	ldr	r2, [r4, #16]
 8008d8a:	bf0c      	ite	eq
 8008d8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d90:	2500      	movne	r5, #0
 8008d92:	4293      	cmp	r3, r2
 8008d94:	bfc4      	itt	gt
 8008d96:	1a9b      	subgt	r3, r3, r2
 8008d98:	18ed      	addgt	r5, r5, r3
 8008d9a:	2600      	movs	r6, #0
 8008d9c:	341a      	adds	r4, #26
 8008d9e:	42b5      	cmp	r5, r6
 8008da0:	d11a      	bne.n	8008dd8 <_printf_common+0xc8>
 8008da2:	2000      	movs	r0, #0
 8008da4:	e008      	b.n	8008db8 <_printf_common+0xa8>
 8008da6:	2301      	movs	r3, #1
 8008da8:	4652      	mov	r2, sl
 8008daa:	4649      	mov	r1, r9
 8008dac:	4638      	mov	r0, r7
 8008dae:	47c0      	blx	r8
 8008db0:	3001      	adds	r0, #1
 8008db2:	d103      	bne.n	8008dbc <_printf_common+0xac>
 8008db4:	f04f 30ff 	mov.w	r0, #4294967295
 8008db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dbc:	3501      	adds	r5, #1
 8008dbe:	e7c6      	b.n	8008d4e <_printf_common+0x3e>
 8008dc0:	18e1      	adds	r1, r4, r3
 8008dc2:	1c5a      	adds	r2, r3, #1
 8008dc4:	2030      	movs	r0, #48	; 0x30
 8008dc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008dca:	4422      	add	r2, r4
 8008dcc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008dd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dd4:	3302      	adds	r3, #2
 8008dd6:	e7c7      	b.n	8008d68 <_printf_common+0x58>
 8008dd8:	2301      	movs	r3, #1
 8008dda:	4622      	mov	r2, r4
 8008ddc:	4649      	mov	r1, r9
 8008dde:	4638      	mov	r0, r7
 8008de0:	47c0      	blx	r8
 8008de2:	3001      	adds	r0, #1
 8008de4:	d0e6      	beq.n	8008db4 <_printf_common+0xa4>
 8008de6:	3601      	adds	r6, #1
 8008de8:	e7d9      	b.n	8008d9e <_printf_common+0x8e>
	...

08008dec <_printf_i>:
 8008dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008df0:	460c      	mov	r4, r1
 8008df2:	4691      	mov	r9, r2
 8008df4:	7e27      	ldrb	r7, [r4, #24]
 8008df6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008df8:	2f78      	cmp	r7, #120	; 0x78
 8008dfa:	4680      	mov	r8, r0
 8008dfc:	469a      	mov	sl, r3
 8008dfe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e02:	d807      	bhi.n	8008e14 <_printf_i+0x28>
 8008e04:	2f62      	cmp	r7, #98	; 0x62
 8008e06:	d80a      	bhi.n	8008e1e <_printf_i+0x32>
 8008e08:	2f00      	cmp	r7, #0
 8008e0a:	f000 80d8 	beq.w	8008fbe <_printf_i+0x1d2>
 8008e0e:	2f58      	cmp	r7, #88	; 0x58
 8008e10:	f000 80a3 	beq.w	8008f5a <_printf_i+0x16e>
 8008e14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e1c:	e03a      	b.n	8008e94 <_printf_i+0xa8>
 8008e1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e22:	2b15      	cmp	r3, #21
 8008e24:	d8f6      	bhi.n	8008e14 <_printf_i+0x28>
 8008e26:	a001      	add	r0, pc, #4	; (adr r0, 8008e2c <_printf_i+0x40>)
 8008e28:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008e2c:	08008e85 	.word	0x08008e85
 8008e30:	08008e99 	.word	0x08008e99
 8008e34:	08008e15 	.word	0x08008e15
 8008e38:	08008e15 	.word	0x08008e15
 8008e3c:	08008e15 	.word	0x08008e15
 8008e40:	08008e15 	.word	0x08008e15
 8008e44:	08008e99 	.word	0x08008e99
 8008e48:	08008e15 	.word	0x08008e15
 8008e4c:	08008e15 	.word	0x08008e15
 8008e50:	08008e15 	.word	0x08008e15
 8008e54:	08008e15 	.word	0x08008e15
 8008e58:	08008fa5 	.word	0x08008fa5
 8008e5c:	08008ec9 	.word	0x08008ec9
 8008e60:	08008f87 	.word	0x08008f87
 8008e64:	08008e15 	.word	0x08008e15
 8008e68:	08008e15 	.word	0x08008e15
 8008e6c:	08008fc7 	.word	0x08008fc7
 8008e70:	08008e15 	.word	0x08008e15
 8008e74:	08008ec9 	.word	0x08008ec9
 8008e78:	08008e15 	.word	0x08008e15
 8008e7c:	08008e15 	.word	0x08008e15
 8008e80:	08008f8f 	.word	0x08008f8f
 8008e84:	680b      	ldr	r3, [r1, #0]
 8008e86:	1d1a      	adds	r2, r3, #4
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	600a      	str	r2, [r1, #0]
 8008e8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0a3      	b.n	8008fe0 <_printf_i+0x1f4>
 8008e98:	6825      	ldr	r5, [r4, #0]
 8008e9a:	6808      	ldr	r0, [r1, #0]
 8008e9c:	062e      	lsls	r6, r5, #24
 8008e9e:	f100 0304 	add.w	r3, r0, #4
 8008ea2:	d50a      	bpl.n	8008eba <_printf_i+0xce>
 8008ea4:	6805      	ldr	r5, [r0, #0]
 8008ea6:	600b      	str	r3, [r1, #0]
 8008ea8:	2d00      	cmp	r5, #0
 8008eaa:	da03      	bge.n	8008eb4 <_printf_i+0xc8>
 8008eac:	232d      	movs	r3, #45	; 0x2d
 8008eae:	426d      	negs	r5, r5
 8008eb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008eb4:	485e      	ldr	r0, [pc, #376]	; (8009030 <_printf_i+0x244>)
 8008eb6:	230a      	movs	r3, #10
 8008eb8:	e019      	b.n	8008eee <_printf_i+0x102>
 8008eba:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008ebe:	6805      	ldr	r5, [r0, #0]
 8008ec0:	600b      	str	r3, [r1, #0]
 8008ec2:	bf18      	it	ne
 8008ec4:	b22d      	sxthne	r5, r5
 8008ec6:	e7ef      	b.n	8008ea8 <_printf_i+0xbc>
 8008ec8:	680b      	ldr	r3, [r1, #0]
 8008eca:	6825      	ldr	r5, [r4, #0]
 8008ecc:	1d18      	adds	r0, r3, #4
 8008ece:	6008      	str	r0, [r1, #0]
 8008ed0:	0628      	lsls	r0, r5, #24
 8008ed2:	d501      	bpl.n	8008ed8 <_printf_i+0xec>
 8008ed4:	681d      	ldr	r5, [r3, #0]
 8008ed6:	e002      	b.n	8008ede <_printf_i+0xf2>
 8008ed8:	0669      	lsls	r1, r5, #25
 8008eda:	d5fb      	bpl.n	8008ed4 <_printf_i+0xe8>
 8008edc:	881d      	ldrh	r5, [r3, #0]
 8008ede:	4854      	ldr	r0, [pc, #336]	; (8009030 <_printf_i+0x244>)
 8008ee0:	2f6f      	cmp	r7, #111	; 0x6f
 8008ee2:	bf0c      	ite	eq
 8008ee4:	2308      	moveq	r3, #8
 8008ee6:	230a      	movne	r3, #10
 8008ee8:	2100      	movs	r1, #0
 8008eea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008eee:	6866      	ldr	r6, [r4, #4]
 8008ef0:	60a6      	str	r6, [r4, #8]
 8008ef2:	2e00      	cmp	r6, #0
 8008ef4:	bfa2      	ittt	ge
 8008ef6:	6821      	ldrge	r1, [r4, #0]
 8008ef8:	f021 0104 	bicge.w	r1, r1, #4
 8008efc:	6021      	strge	r1, [r4, #0]
 8008efe:	b90d      	cbnz	r5, 8008f04 <_printf_i+0x118>
 8008f00:	2e00      	cmp	r6, #0
 8008f02:	d04d      	beq.n	8008fa0 <_printf_i+0x1b4>
 8008f04:	4616      	mov	r6, r2
 8008f06:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f0a:	fb03 5711 	mls	r7, r3, r1, r5
 8008f0e:	5dc7      	ldrb	r7, [r0, r7]
 8008f10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f14:	462f      	mov	r7, r5
 8008f16:	42bb      	cmp	r3, r7
 8008f18:	460d      	mov	r5, r1
 8008f1a:	d9f4      	bls.n	8008f06 <_printf_i+0x11a>
 8008f1c:	2b08      	cmp	r3, #8
 8008f1e:	d10b      	bne.n	8008f38 <_printf_i+0x14c>
 8008f20:	6823      	ldr	r3, [r4, #0]
 8008f22:	07df      	lsls	r7, r3, #31
 8008f24:	d508      	bpl.n	8008f38 <_printf_i+0x14c>
 8008f26:	6923      	ldr	r3, [r4, #16]
 8008f28:	6861      	ldr	r1, [r4, #4]
 8008f2a:	4299      	cmp	r1, r3
 8008f2c:	bfde      	ittt	le
 8008f2e:	2330      	movle	r3, #48	; 0x30
 8008f30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f38:	1b92      	subs	r2, r2, r6
 8008f3a:	6122      	str	r2, [r4, #16]
 8008f3c:	f8cd a000 	str.w	sl, [sp]
 8008f40:	464b      	mov	r3, r9
 8008f42:	aa03      	add	r2, sp, #12
 8008f44:	4621      	mov	r1, r4
 8008f46:	4640      	mov	r0, r8
 8008f48:	f7ff fee2 	bl	8008d10 <_printf_common>
 8008f4c:	3001      	adds	r0, #1
 8008f4e:	d14c      	bne.n	8008fea <_printf_i+0x1fe>
 8008f50:	f04f 30ff 	mov.w	r0, #4294967295
 8008f54:	b004      	add	sp, #16
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5a:	4835      	ldr	r0, [pc, #212]	; (8009030 <_printf_i+0x244>)
 8008f5c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f60:	6823      	ldr	r3, [r4, #0]
 8008f62:	680e      	ldr	r6, [r1, #0]
 8008f64:	061f      	lsls	r7, r3, #24
 8008f66:	f856 5b04 	ldr.w	r5, [r6], #4
 8008f6a:	600e      	str	r6, [r1, #0]
 8008f6c:	d514      	bpl.n	8008f98 <_printf_i+0x1ac>
 8008f6e:	07d9      	lsls	r1, r3, #31
 8008f70:	bf44      	itt	mi
 8008f72:	f043 0320 	orrmi.w	r3, r3, #32
 8008f76:	6023      	strmi	r3, [r4, #0]
 8008f78:	b91d      	cbnz	r5, 8008f82 <_printf_i+0x196>
 8008f7a:	6823      	ldr	r3, [r4, #0]
 8008f7c:	f023 0320 	bic.w	r3, r3, #32
 8008f80:	6023      	str	r3, [r4, #0]
 8008f82:	2310      	movs	r3, #16
 8008f84:	e7b0      	b.n	8008ee8 <_printf_i+0xfc>
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	f043 0320 	orr.w	r3, r3, #32
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	2378      	movs	r3, #120	; 0x78
 8008f90:	4828      	ldr	r0, [pc, #160]	; (8009034 <_printf_i+0x248>)
 8008f92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f96:	e7e3      	b.n	8008f60 <_printf_i+0x174>
 8008f98:	065e      	lsls	r6, r3, #25
 8008f9a:	bf48      	it	mi
 8008f9c:	b2ad      	uxthmi	r5, r5
 8008f9e:	e7e6      	b.n	8008f6e <_printf_i+0x182>
 8008fa0:	4616      	mov	r6, r2
 8008fa2:	e7bb      	b.n	8008f1c <_printf_i+0x130>
 8008fa4:	680b      	ldr	r3, [r1, #0]
 8008fa6:	6826      	ldr	r6, [r4, #0]
 8008fa8:	6960      	ldr	r0, [r4, #20]
 8008faa:	1d1d      	adds	r5, r3, #4
 8008fac:	600d      	str	r5, [r1, #0]
 8008fae:	0635      	lsls	r5, r6, #24
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	d501      	bpl.n	8008fb8 <_printf_i+0x1cc>
 8008fb4:	6018      	str	r0, [r3, #0]
 8008fb6:	e002      	b.n	8008fbe <_printf_i+0x1d2>
 8008fb8:	0671      	lsls	r1, r6, #25
 8008fba:	d5fb      	bpl.n	8008fb4 <_printf_i+0x1c8>
 8008fbc:	8018      	strh	r0, [r3, #0]
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	6123      	str	r3, [r4, #16]
 8008fc2:	4616      	mov	r6, r2
 8008fc4:	e7ba      	b.n	8008f3c <_printf_i+0x150>
 8008fc6:	680b      	ldr	r3, [r1, #0]
 8008fc8:	1d1a      	adds	r2, r3, #4
 8008fca:	600a      	str	r2, [r1, #0]
 8008fcc:	681e      	ldr	r6, [r3, #0]
 8008fce:	6862      	ldr	r2, [r4, #4]
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	f7f7 f98c 	bl	80002f0 <memchr>
 8008fd8:	b108      	cbz	r0, 8008fde <_printf_i+0x1f2>
 8008fda:	1b80      	subs	r0, r0, r6
 8008fdc:	6060      	str	r0, [r4, #4]
 8008fde:	6863      	ldr	r3, [r4, #4]
 8008fe0:	6123      	str	r3, [r4, #16]
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fe8:	e7a8      	b.n	8008f3c <_printf_i+0x150>
 8008fea:	6923      	ldr	r3, [r4, #16]
 8008fec:	4632      	mov	r2, r6
 8008fee:	4649      	mov	r1, r9
 8008ff0:	4640      	mov	r0, r8
 8008ff2:	47d0      	blx	sl
 8008ff4:	3001      	adds	r0, #1
 8008ff6:	d0ab      	beq.n	8008f50 <_printf_i+0x164>
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	079b      	lsls	r3, r3, #30
 8008ffc:	d413      	bmi.n	8009026 <_printf_i+0x23a>
 8008ffe:	68e0      	ldr	r0, [r4, #12]
 8009000:	9b03      	ldr	r3, [sp, #12]
 8009002:	4298      	cmp	r0, r3
 8009004:	bfb8      	it	lt
 8009006:	4618      	movlt	r0, r3
 8009008:	e7a4      	b.n	8008f54 <_printf_i+0x168>
 800900a:	2301      	movs	r3, #1
 800900c:	4632      	mov	r2, r6
 800900e:	4649      	mov	r1, r9
 8009010:	4640      	mov	r0, r8
 8009012:	47d0      	blx	sl
 8009014:	3001      	adds	r0, #1
 8009016:	d09b      	beq.n	8008f50 <_printf_i+0x164>
 8009018:	3501      	adds	r5, #1
 800901a:	68e3      	ldr	r3, [r4, #12]
 800901c:	9903      	ldr	r1, [sp, #12]
 800901e:	1a5b      	subs	r3, r3, r1
 8009020:	42ab      	cmp	r3, r5
 8009022:	dcf2      	bgt.n	800900a <_printf_i+0x21e>
 8009024:	e7eb      	b.n	8008ffe <_printf_i+0x212>
 8009026:	2500      	movs	r5, #0
 8009028:	f104 0619 	add.w	r6, r4, #25
 800902c:	e7f5      	b.n	800901a <_printf_i+0x22e>
 800902e:	bf00      	nop
 8009030:	080092c5 	.word	0x080092c5
 8009034:	080092d6 	.word	0x080092d6

08009038 <_sbrk_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4d06      	ldr	r5, [pc, #24]	; (8009054 <_sbrk_r+0x1c>)
 800903c:	2300      	movs	r3, #0
 800903e:	4604      	mov	r4, r0
 8009040:	4608      	mov	r0, r1
 8009042:	602b      	str	r3, [r5, #0]
 8009044:	f7f7 ff4a 	bl	8000edc <_sbrk>
 8009048:	1c43      	adds	r3, r0, #1
 800904a:	d102      	bne.n	8009052 <_sbrk_r+0x1a>
 800904c:	682b      	ldr	r3, [r5, #0]
 800904e:	b103      	cbz	r3, 8009052 <_sbrk_r+0x1a>
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	bd38      	pop	{r3, r4, r5, pc}
 8009054:	2400034c 	.word	0x2400034c

08009058 <memmove>:
 8009058:	4288      	cmp	r0, r1
 800905a:	b510      	push	{r4, lr}
 800905c:	eb01 0402 	add.w	r4, r1, r2
 8009060:	d902      	bls.n	8009068 <memmove+0x10>
 8009062:	4284      	cmp	r4, r0
 8009064:	4623      	mov	r3, r4
 8009066:	d807      	bhi.n	8009078 <memmove+0x20>
 8009068:	1e43      	subs	r3, r0, #1
 800906a:	42a1      	cmp	r1, r4
 800906c:	d008      	beq.n	8009080 <memmove+0x28>
 800906e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009072:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009076:	e7f8      	b.n	800906a <memmove+0x12>
 8009078:	4402      	add	r2, r0
 800907a:	4601      	mov	r1, r0
 800907c:	428a      	cmp	r2, r1
 800907e:	d100      	bne.n	8009082 <memmove+0x2a>
 8009080:	bd10      	pop	{r4, pc}
 8009082:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009086:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800908a:	e7f7      	b.n	800907c <memmove+0x24>

0800908c <__malloc_lock>:
 800908c:	4801      	ldr	r0, [pc, #4]	; (8009094 <__malloc_lock+0x8>)
 800908e:	f7ff bc87 	b.w	80089a0 <__retarget_lock_acquire_recursive>
 8009092:	bf00      	nop
 8009094:	24000344 	.word	0x24000344

08009098 <__malloc_unlock>:
 8009098:	4801      	ldr	r0, [pc, #4]	; (80090a0 <__malloc_unlock+0x8>)
 800909a:	f7ff bc82 	b.w	80089a2 <__retarget_lock_release_recursive>
 800909e:	bf00      	nop
 80090a0:	24000344 	.word	0x24000344

080090a4 <_free_r>:
 80090a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090a6:	2900      	cmp	r1, #0
 80090a8:	d048      	beq.n	800913c <_free_r+0x98>
 80090aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090ae:	9001      	str	r0, [sp, #4]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f1a1 0404 	sub.w	r4, r1, #4
 80090b6:	bfb8      	it	lt
 80090b8:	18e4      	addlt	r4, r4, r3
 80090ba:	f7ff ffe7 	bl	800908c <__malloc_lock>
 80090be:	4a20      	ldr	r2, [pc, #128]	; (8009140 <_free_r+0x9c>)
 80090c0:	9801      	ldr	r0, [sp, #4]
 80090c2:	6813      	ldr	r3, [r2, #0]
 80090c4:	4615      	mov	r5, r2
 80090c6:	b933      	cbnz	r3, 80090d6 <_free_r+0x32>
 80090c8:	6063      	str	r3, [r4, #4]
 80090ca:	6014      	str	r4, [r2, #0]
 80090cc:	b003      	add	sp, #12
 80090ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090d2:	f7ff bfe1 	b.w	8009098 <__malloc_unlock>
 80090d6:	42a3      	cmp	r3, r4
 80090d8:	d90b      	bls.n	80090f2 <_free_r+0x4e>
 80090da:	6821      	ldr	r1, [r4, #0]
 80090dc:	1862      	adds	r2, r4, r1
 80090de:	4293      	cmp	r3, r2
 80090e0:	bf04      	itt	eq
 80090e2:	681a      	ldreq	r2, [r3, #0]
 80090e4:	685b      	ldreq	r3, [r3, #4]
 80090e6:	6063      	str	r3, [r4, #4]
 80090e8:	bf04      	itt	eq
 80090ea:	1852      	addeq	r2, r2, r1
 80090ec:	6022      	streq	r2, [r4, #0]
 80090ee:	602c      	str	r4, [r5, #0]
 80090f0:	e7ec      	b.n	80090cc <_free_r+0x28>
 80090f2:	461a      	mov	r2, r3
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	b10b      	cbz	r3, 80090fc <_free_r+0x58>
 80090f8:	42a3      	cmp	r3, r4
 80090fa:	d9fa      	bls.n	80090f2 <_free_r+0x4e>
 80090fc:	6811      	ldr	r1, [r2, #0]
 80090fe:	1855      	adds	r5, r2, r1
 8009100:	42a5      	cmp	r5, r4
 8009102:	d10b      	bne.n	800911c <_free_r+0x78>
 8009104:	6824      	ldr	r4, [r4, #0]
 8009106:	4421      	add	r1, r4
 8009108:	1854      	adds	r4, r2, r1
 800910a:	42a3      	cmp	r3, r4
 800910c:	6011      	str	r1, [r2, #0]
 800910e:	d1dd      	bne.n	80090cc <_free_r+0x28>
 8009110:	681c      	ldr	r4, [r3, #0]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	6053      	str	r3, [r2, #4]
 8009116:	4421      	add	r1, r4
 8009118:	6011      	str	r1, [r2, #0]
 800911a:	e7d7      	b.n	80090cc <_free_r+0x28>
 800911c:	d902      	bls.n	8009124 <_free_r+0x80>
 800911e:	230c      	movs	r3, #12
 8009120:	6003      	str	r3, [r0, #0]
 8009122:	e7d3      	b.n	80090cc <_free_r+0x28>
 8009124:	6825      	ldr	r5, [r4, #0]
 8009126:	1961      	adds	r1, r4, r5
 8009128:	428b      	cmp	r3, r1
 800912a:	bf04      	itt	eq
 800912c:	6819      	ldreq	r1, [r3, #0]
 800912e:	685b      	ldreq	r3, [r3, #4]
 8009130:	6063      	str	r3, [r4, #4]
 8009132:	bf04      	itt	eq
 8009134:	1949      	addeq	r1, r1, r5
 8009136:	6021      	streq	r1, [r4, #0]
 8009138:	6054      	str	r4, [r2, #4]
 800913a:	e7c7      	b.n	80090cc <_free_r+0x28>
 800913c:	b003      	add	sp, #12
 800913e:	bd30      	pop	{r4, r5, pc}
 8009140:	240000a0 	.word	0x240000a0

08009144 <_realloc_r>:
 8009144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009146:	4607      	mov	r7, r0
 8009148:	4614      	mov	r4, r2
 800914a:	460e      	mov	r6, r1
 800914c:	b921      	cbnz	r1, 8009158 <_realloc_r+0x14>
 800914e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009152:	4611      	mov	r1, r2
 8009154:	f7ff bc26 	b.w	80089a4 <_malloc_r>
 8009158:	b922      	cbnz	r2, 8009164 <_realloc_r+0x20>
 800915a:	f7ff ffa3 	bl	80090a4 <_free_r>
 800915e:	4625      	mov	r5, r4
 8009160:	4628      	mov	r0, r5
 8009162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009164:	f000 f814 	bl	8009190 <_malloc_usable_size_r>
 8009168:	42a0      	cmp	r0, r4
 800916a:	d20f      	bcs.n	800918c <_realloc_r+0x48>
 800916c:	4621      	mov	r1, r4
 800916e:	4638      	mov	r0, r7
 8009170:	f7ff fc18 	bl	80089a4 <_malloc_r>
 8009174:	4605      	mov	r5, r0
 8009176:	2800      	cmp	r0, #0
 8009178:	d0f2      	beq.n	8009160 <_realloc_r+0x1c>
 800917a:	4631      	mov	r1, r6
 800917c:	4622      	mov	r2, r4
 800917e:	f7ff fbd9 	bl	8008934 <memcpy>
 8009182:	4631      	mov	r1, r6
 8009184:	4638      	mov	r0, r7
 8009186:	f7ff ff8d 	bl	80090a4 <_free_r>
 800918a:	e7e9      	b.n	8009160 <_realloc_r+0x1c>
 800918c:	4635      	mov	r5, r6
 800918e:	e7e7      	b.n	8009160 <_realloc_r+0x1c>

08009190 <_malloc_usable_size_r>:
 8009190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009194:	1f18      	subs	r0, r3, #4
 8009196:	2b00      	cmp	r3, #0
 8009198:	bfbc      	itt	lt
 800919a:	580b      	ldrlt	r3, [r1, r0]
 800919c:	18c0      	addlt	r0, r0, r3
 800919e:	4770      	bx	lr

080091a0 <_init>:
 80091a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a2:	bf00      	nop
 80091a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091a6:	bc08      	pop	{r3}
 80091a8:	469e      	mov	lr, r3
 80091aa:	4770      	bx	lr

080091ac <_fini>:
 80091ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ae:	bf00      	nop
 80091b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091b2:	bc08      	pop	{r3}
 80091b4:	469e      	mov	lr, r3
 80091b6:	4770      	bx	lr
