--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml serial_ip_serial_or_parallel_out_shift_reg_preroute.twx
serial_ip_serial_or_parallel_out_shift_reg_map.ncd -o
serial_ip_serial_or_parallel_out_shift_reg_preroute.twr
serial_ip_serial_or_parallel_out_shift_reg.pcf

Design file:              serial_ip_serial_or_parallel_out_shift_reg_map.ncd
Physical constraint file: serial_ip_serial_or_parallel_out_shift_reg.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SHCP
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DS          |    0.167(R)|      SLOW  |    1.236(R)|      FAST  |SHCP_BUFGP        |   0.000|
MR_BAR      |    0.368(R)|      SLOW  |    0.408(R)|      FAST  |SHCP_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SHCP to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         8.186(R)|      SLOW  |         6.268(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<1>        |         7.403(R)|      SLOW  |         5.608(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<2>        |         6.906(R)|      SLOW  |         5.111(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<3>        |         6.906(R)|      SLOW  |         5.111(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<4>        |         6.815(R)|      SLOW  |         5.011(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<5>        |         6.815(R)|      SLOW  |         5.011(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<6>        |         7.343(R)|      SLOW  |         5.539(R)|      FAST  |SHCP_BUFGP        |   0.000|
Q<7>        |         7.350(R)|      SLOW  |         5.546(R)|      FAST  |SHCP_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SHCP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SHCP           |    1.241|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 08 10:09:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



