Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Wed Dec  2 14:22:09 2020
| Host              : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                90495        0.013        0.000                      0                90485        0.162        0.000                       0                 33474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                               ------------           ----------      --------------
clk_pl_0                            {0.000 3.375}          6.750           148.148         
clk_pl_1                            {0.000 2.625}          5.250           190.476         
  GEN_PLL_IN_IP_USP.pll0_clkout0    {0.000 2.800}          5.600           178.571         
  clkoutphy_out                     {0.000 0.350}          0.700           1428.571        
    clkoutphy_out_DIV               {0.000 2.800}          5.600           178.571         
mipi_phy_if_clk_p                   {0.000 1.000}          2.000           500.000         
  mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {0.000 4.000}          8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                  0.266        0.000                      0                88134        0.013        0.000                      0                88134        1.875        0.000                       0                 32449  
clk_pl_1                                  1.268        0.000                      0                  738        0.021        0.000                      0                  738        0.787        0.000                       0                   504  
  GEN_PLL_IN_IP_USP.pll0_clkout0          3.295        0.000                      0                   16        0.055        0.000                      0                   16        2.525        0.000                       0                    12  
  clkoutphy_out                                                                                                                                                                       0.162        0.000                       0                     2  
mipi_phy_if_clk_p                                                                                                                                                                     0.662        0.000                       0                     1  
  mipi_phy_if_clk_p_FIFO_WRCLK_OUT        4.034        0.000                      0                 1304        0.024        0.000                      0                 1304        3.224        0.000                       0                   506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mipi_phy_if_clk_p_FIFO_WRCLK_OUT  clk_pl_0                                7.457        0.000                      0                    5                                                                        
clk_pl_0                          mipi_phy_if_clk_p_FIFO_WRCLK_OUT        6.088        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_pl_0                          clk_pl_0                                3.714        0.000                      0                  221        0.164        0.000                      0                  221  
**async_default**                 clk_pl_1                          clk_pl_1                                3.010        0.000                      0                   48        0.154        0.000                      0                   48  
**async_default**                 mipi_phy_if_clk_p_FIFO_WRCLK_OUT  mipi_phy_if_clk_p_FIFO_WRCLK_OUT        6.250        0.000                      0                   24        0.264        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_159_fu_4342_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.101ns (17.407%)  route 5.224ns (82.593%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 8.707 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.736ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     6.906 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/O[7]
                         net (fo=256, routed)         1.553     8.459    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[24]
    SLICE_X4Y130         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_159_fu_4342_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.790     8.707    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X4Y130         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_159_fu_4342_reg[24]/C
                         clock pessimism              0.118     8.825    
                         clock uncertainty           -0.127     8.698    
    SLICE_X4Y130         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.725    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_159_fu_4342_reg[24]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 1.075ns (17.126%)  route 5.202ns (82.874%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 8.697 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     6.908 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[1]
                         net (fo=256, routed)         1.503     8.411    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[26]
    SLICE_X3Y138         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.780     8.697    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X3Y138         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[26]/C
                         clock pessimism              0.118     8.815    
                         clock uncertainty           -0.127     8.688    
    SLICE_X3Y138         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     8.715    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[26]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_157_fu_4334_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.101ns (17.565%)  route 5.167ns (82.435%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 8.708 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.736ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     6.906 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/O[7]
                         net (fo=256, routed)         1.496     8.402    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[24]
    SLICE_X4Y128         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_157_fu_4334_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.791     8.708    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X4Y128         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_157_fu_4334_reg[24]/C
                         clock pessimism              0.118     8.826    
                         clock uncertainty           -0.127     8.699    
    SLICE_X4Y128         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     8.726    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_157_fu_4334_reg[24]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.082ns (17.351%)  route 5.154ns (82.649%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 8.697 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     6.915 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[3]
                         net (fo=256, routed)         1.455     8.370    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[28]
    SLICE_X3Y138         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.780     8.697    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X3Y138         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[28]/C
                         clock pessimism              0.118     8.815    
                         clock uncertainty           -0.127     8.688    
    SLICE_X3Y138         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     8.715    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_60_fu_3946_reg[28]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_168_fu_4378_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.082ns (17.362%)  route 5.150ns (82.638%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 8.696 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.736ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     6.915 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[3]
                         net (fo=256, routed)         1.451     8.366    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[28]
    SLICE_X2Y134         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_168_fu_4378_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.779     8.696    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X2Y134         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_168_fu_4378_reg[28]/C
                         clock pessimism              0.118     8.814    
                         clock uncertainty           -0.127     8.687    
    SLICE_X2Y134         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     8.714    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_168_fu_4378_reg[28]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_110_fu_4146_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.082ns (17.362%)  route 5.150ns (82.638%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 8.699 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.736ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     6.915 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[3]
                         net (fo=256, routed)         1.451     8.366    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[28]
    SLICE_X4Y140         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_110_fu_4146_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.782     8.699    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X4Y140         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_110_fu_4146_reg[28]/C
                         clock pessimism              0.118     8.817    
                         clock uncertainty           -0.127     8.690    
    SLICE_X4Y140         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     8.717    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_110_fu_4146_reg[28]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_230_fu_4626_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.082ns (17.370%)  route 5.147ns (82.630%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 8.701 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.736ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     6.915 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[3]
                         net (fo=256, routed)         1.448     8.363    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[28]
    SLICE_X4Y138         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_230_fu_4626_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.784     8.701    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X4Y138         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_230_fu_4626_reg[28]/C
                         clock pessimism              0.118     8.819    
                         clock uncertainty           -0.127     8.692    
    SLICE_X4Y138         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     8.719    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_230_fu_4626_reg[28]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_158_fu_4338_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.101ns (17.698%)  route 5.120ns (82.302%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 8.699 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.736ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     6.906 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/O[7]
                         net (fo=256, routed)         1.449     8.355    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[24]
    SLICE_X3Y130         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_158_fu_4338_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.782     8.699    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X3Y130         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_158_fu_4338_reg[24]/C
                         clock pessimism              0.118     8.817    
                         clock uncertainty           -0.127     8.690    
    SLICE_X3Y130         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.717    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_158_fu_4338_reg[24]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_71_fu_3990_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.082ns (17.424%)  route 5.128ns (82.577%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 8.689 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.736ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     6.915 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[3]
                         net (fo=256, routed)         1.429     8.344    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[28]
    SLICE_X6Y144         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_71_fu_3990_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.772     8.689    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X6Y144         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_71_fu_3990_reg[28]/C
                         clock pessimism              0.118     8.807    
                         clock uncertainty           -0.127     8.680    
    SLICE_X6Y144         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.707    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_71_fu_3990_reg[28]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_226_fu_4610_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.107ns (17.826%)  route 5.103ns (82.174%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 8.696 - 6.750 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.814ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.736ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.927     2.134    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_clk
    SLICE_X18Y114        FDRE                                         r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[1][1]/Q
                         net (fo=5, routed)           0.560     2.790    design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg_n_4_[1][1]
    SLICE_X14Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.856 r  design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/hist_out1_V_255_fu_2686[8]_i_1075/O
                         net (fo=1025, routed)        1.692     4.548    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_490_0
    SLICE_X43Y48         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     4.722 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_731/O
                         net (fo=1, routed)           0.027     4.749    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_2_36[6]
    SLICE_X43Y48         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_325/O
                         net (fo=1, routed)           0.000     4.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_3_18[6]
    SLICE_X43Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.862 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_123/O
                         net (fo=1, routed)           0.708     5.570    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_4_9[6]
    SLICE_X32Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     5.747 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710[8]_i_43/O
                         net (fo=1, routed)           0.010     5.757    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_6_2[6]
    SLICE_X32Y58         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.832 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/mux_7_1[6]
    SLICE_X32Y58         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.859 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mux_2568_32_1_1_U35/hist_out2_V_255_fu_3710_reg[8]_i_5/O
                         net (fo=1, routed)           0.618     6.477    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/tmp_7_fu_14414_p258[6]
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.674 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.702    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[8]_i_1_n_4
    SLICE_X18Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.725 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.753    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[16]_i_1_n_4
    SLICE_X18Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.776 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.804    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[24]_i_1_n_4
    SLICE_X18Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     6.940 r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_fu_3710_reg[31]_i_3/O[6]
                         net (fo=256, routed)         1.404     8.344    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_0_fu_14932_p2[31]
    SLICE_X3Y134         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_226_fu_4610_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.779     8.696    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_clk
    SLICE_X3Y134         FDRE                                         r  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_226_fu_4610_reg[31]/C
                         clock pessimism              0.118     8.814    
                         clock uncertainty           -0.127     8.687    
    SLICE_X3Y134         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.714    design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/hist_out2_V_255_226_fu_4610_reg[31]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.073ns (40.782%)  route 0.106ns (59.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.707ns (routing 0.736ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.814ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.707     1.874    design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X23Y19         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.947 r  design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]/Q
                         net (fo=2, routed)           0.106     2.053    design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg_n_1_[0][14]
    SLICE_X25Y21         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.953     2.160    design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X25Y21         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[1][14]/C
                         clock pessimism             -0.175     1.985    
    SLICE_X25Y21         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.040    design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.712ns (routing 0.736ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.814ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.712     1.879    design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/ap_clk
    SLICE_X25Y16         FDRE                                         r  design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.949 r  design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_reg[3]/Q
                         net (fo=1, routed)           0.110     2.059    design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456[3]
    SLICE_X26Y17         FDRE                                         r  design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.958     2.165    design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/ap_clk
    SLICE_X26Y17         FDRE                                         r  design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_pp0_iter2_reg_reg[3]/C
                         clock pessimism             -0.175     1.990    
    SLICE_X26Y17         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.045    design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_456_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_5_reg_588_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_4_V_1_fu_320_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.070ns (28.455%)  route 0.176ns (71.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.713ns (routing 0.736ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.814ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.713     1.880    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X25Y8          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_5_reg_588_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.950 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_5_reg_588_reg[0]/Q
                         net (fo=9, routed)           0.176     2.126    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_5_reg_588[0]
    SLICE_X30Y7          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_4_V_1_fu_320_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.025     2.232    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X30Y7          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_4_V_1_fu_320_reg[0]/C
                         clock pessimism             -0.178     2.054    
    SLICE_X30Y7          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.109    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_4_V_1_fu_320_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_16_fu_218_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_40_reg_546_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.099ns (52.381%)  route 0.090ns (47.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.844ns (routing 0.736ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.814ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.844     2.011    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X38Y14         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_16_fu_218_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     2.083 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_16_fu_218_reg[7]/Q
                         net (fo=1, routed)           0.061     2.144    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_40_reg_546_reg[9]_3[7]
    SLICE_X39Y14         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.027     2.171 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_40_reg_546[7]_i_1/O
                         net (fo=1, routed)           0.029     2.200    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U_n_57
    SLICE_X39Y14         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_40_reg_546_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.102     2.309    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X39Y14         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_40_reg_546_reg[7]/C
                         clock pessimism             -0.179     2.130    
    SLICE_X39Y14         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     2.183    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_40_reg_546_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/s_fifo_td_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.077ns (routing 0.411ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.457ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.077     1.188    design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/s_axis_aclk
    SLICE_X47Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/s_fifo_td_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.227 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/s_fifo_td_reg[54]/Q
                         net (fo=1, routed)           0.055     1.282    design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[54]
    SLICE_X47Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.222     1.360    design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X47Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]/C
                         clock pessimism             -0.144     1.216    
    SLICE_X47Y1          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.263    design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/contrastadj_0/inst/adj_c_U/U_contrastadj_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.714ns (routing 0.736ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.814ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.714     1.881    design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y18         FDRE                                         r  design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.950 r  design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=2, routed)           0.187     2.137    design_1_i/contrastadj_0/inst/adj_c_U/U_contrastadj_fifo_w32_d3_S_ram/adj[5]
    SLICE_X29Y18         SRL16E                                       r  design_1_i/contrastadj_0/inst/adj_c_U/U_contrastadj_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.074     2.281    design_1_i/contrastadj_0/inst/adj_c_U/U_contrastadj_fifo_w32_d3_S_ram/ap_clk
    SLICE_X29Y18         SRL16E                                       r  design_1_i/contrastadj_0/inst/adj_c_U/U_contrastadj_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3/CLK
                         clock pessimism             -0.178     2.103    
    SLICE_X29Y18         SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.015     2.118    design_1_i/contrastadj_0/inst/adj_c_U/U_contrastadj_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_222_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_39_reg_537_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.099ns (47.826%)  route 0.108ns (52.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.865ns (routing 0.736ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.814ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.865     2.032    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X43Y15         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_222_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.104 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_fu_222_reg[7]/Q
                         net (fo=1, routed)           0.068     2.172    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_39_reg_537_reg[9][7]
    SLICE_X45Y15         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.027     2.199 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_39_reg_537[7]_i_1/O
                         net (fo=1, routed)           0.040     2.239    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U_n_3
    SLICE_X45Y15         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_39_reg_537_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.139     2.346    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X45Y15         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_39_reg_537_reg[7]/C
                         clock pessimism             -0.179     2.167    
    SLICE_X45Y15         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     2.220    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_phi_reg_pp0_iter2_pixWindow_val_val_V_39_reg_537_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.072ns (37.306%)  route 0.121ns (62.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.771ns (routing 0.736ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.814ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.771     1.938    design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/ap_clk
    SLICE_X30Y12         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.010 r  design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=4, routed)           0.121     2.131    design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9]_0[0]
    SLICE_X31Y12         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.032     2.239    design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/ap_clk
    SLICE_X31Y12         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]/C
                         clock pessimism             -0.180     2.059    
    SLICE_X31Y12         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     2.112    design_1_i/v_demosaic_0/inst/Debayer_U0/imgG_V_val_2_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_gamma_lut_0/inst/Gamma_U0/i_0_reg_328_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/v_gamma_lut_0/inst/Gamma_U0/zext_ln245_reg_462_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.069ns (37.297%)  route 0.116ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.761ns (routing 0.736ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.814ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.761     1.928    design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_clk
    SLICE_X32Y24         FDRE                                         r  design_1_i/v_gamma_lut_0/inst/Gamma_U0/i_0_reg_328_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.997 r  design_1_i/v_gamma_lut_0/inst/Gamma_U0/i_0_reg_328_reg[3]/Q
                         net (fo=9, routed)           0.116     2.113    design_1_i/v_gamma_lut_0/inst/Gamma_U0/i_0_reg_328_reg[9]_0[3]
    SLICE_X30Y23         FDRE                                         r  design_1_i/v_gamma_lut_0/inst/Gamma_U0/zext_ln245_reg_462_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.012     2.219    design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_clk
    SLICE_X30Y23         FDRE                                         r  design_1_i/v_gamma_lut_0/inst/Gamma_U0/zext_ln245_reg_462_reg[3]/C
                         clock pessimism             -0.180     2.039    
    SLICE_X30Y23         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.094    design_1_i/v_gamma_lut_0/inst/Gamma_U0/zext_ln245_reg_462_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.013ns (routing 0.411ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.457ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.013     1.124    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y37          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.163 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[2]/Q
                         net (fo=1, routed)           0.033     1.196    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr[2]
    SLICE_X8Y37          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.144     1.282    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y37          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[2]/C
                         clock pessimism             -0.152     1.130    
    SLICE_X8Y37          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.177    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X3Y2   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X3Y0   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X4Y1   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB18_X5Y10  design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/map_V_U/contrastadj_dualAryEqualize_1080_1920_256_s_map_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X5Y1   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X5Y2   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.750       5.011      RAMB36_X5Y0   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X1Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X1Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X1Y27   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X1Y27   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X1Y30   design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.366ns (35.966%)  route 2.432ns (64.034%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 7.114 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.900ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.183     4.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y13          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.556 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2/O
                         net (fo=1, routed)           0.278     4.834    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.932 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1/O
                         net (fo=3, routed)           0.217     5.149    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1_n_0
    SLICE_X3Y11          LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     5.285 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3/O
                         net (fo=2, routed)           0.145     5.430    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     5.578 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_1/O
                         net (fo=2, routed)           0.346     5.924    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[3]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.697     7.114    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]/C
                         clock pessimism              0.171     7.285    
                         clock uncertainty           -0.119     7.165    
    SLICE_X2Y11          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.192    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.383ns (36.119%)  route 2.446ns (63.881%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 7.108 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.900ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.183     4.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y13          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.556 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2/O
                         net (fo=1, routed)           0.278     4.834    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.932 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1/O
                         net (fo=3, routed)           0.110     5.042    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.142 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_1/O
                         net (fo=4, routed)           0.366     5.508    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_1_n_0
    SLICE_X2Y10          LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     5.646 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]_i_3/O
                         net (fo=1, routed)           0.189     5.835    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     5.898 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]_i_1/O
                         net (fo=1, routed)           0.057     5.955    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.691     7.108    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/C
                         clock pessimism              0.233     7.341    
                         clock uncertainty           -0.119     7.222    
    SLICE_X3Y10          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.249    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.225ns (32.476%)  route 2.547ns (67.524%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 7.108 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.900ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.226     4.450    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X4Y14          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.548 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.298     4.846    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X2Y12          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.994 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_3/O
                         net (fo=3, routed)           0.189     5.183    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.247 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_2/O
                         net (fo=5, routed)           0.247     5.494    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_1_n_0
    SLICE_X2Y11          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.534 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[2]_i_1/O
                         net (fo=2, routed)           0.264     5.798    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[2]_i_1_n_0
    SLICE_X3Y10          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.838 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[0]_i_1/O
                         net (fo=1, routed)           0.060     5.898    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[0]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.691     7.108    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]/C
                         clock pessimism              0.233     7.341    
                         clock uncertainty           -0.119     7.222    
    SLICE_X3Y10          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.249    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.185ns (32.070%)  route 2.510ns (67.930%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 7.114 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.900ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.226     4.450    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X4Y14          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.548 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.298     4.846    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X2Y12          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.994 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_3/O
                         net (fo=3, routed)           0.189     5.183    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.247 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_2/O
                         net (fo=5, routed)           0.247     5.494    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_1_n_0
    SLICE_X2Y11          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.534 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[2]_i_1/O
                         net (fo=2, routed)           0.287     5.821    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[2]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.697     7.114    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X2Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]/C
                         clock pessimism              0.171     7.285    
                         clock uncertainty           -0.119     7.165    
    SLICE_X2Y11          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.192    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.182ns (33.868%)  route 2.308ns (66.132%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 7.113 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.900ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.183     4.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y13          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.556 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2/O
                         net (fo=1, routed)           0.278     4.834    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.932 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1/O
                         net (fo=3, routed)           0.110     5.042    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.142 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_1/O
                         net (fo=4, routed)           0.474     5.616    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.696     7.113    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/C
                         clock pessimism              0.171     7.284    
                         clock uncertainty           -0.119     7.164    
    SLICE_X0Y12          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.191    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.145ns (33.324%)  route 2.291ns (66.676%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 7.113 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.900ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.226     4.450    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X4Y14          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.548 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.298     4.846    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X2Y12          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.994 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_3/O
                         net (fo=3, routed)           0.189     5.183    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.247 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_2/O
                         net (fo=5, routed)           0.315     5.562    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[4]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.696     7.113    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]/C
                         clock pessimism              0.171     7.284    
                         clock uncertainty           -0.119     7.164    
    SLICE_X0Y11          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.191    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.033ns (34.217%)  route 1.986ns (65.783%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 7.113 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.900ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.226     4.450    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X4Y14          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.548 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.126     4.674    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X4Y12          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.774 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1/O
                         net (fo=7, routed)           0.371     5.145    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[6]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.696     7.113    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]/C
                         clock pessimism              0.171     7.284    
                         clock uncertainty           -0.119     7.164    
    SLICE_X0Y11          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.191    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.082ns (35.698%)  route 1.949ns (64.302%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 7.103 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.900ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.183     4.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X3Y13          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.556 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2/O
                         net (fo=1, routed)           0.278     4.834    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.932 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1/O
                         net (fo=3, routed)           0.225     5.157    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[7]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.686     7.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]/C
                         clock pessimism              0.234     7.337    
                         clock uncertainty           -0.119     7.217    
    SLICE_X3Y11          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.244    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.926ns (32.310%)  route 1.940ns (67.690%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 7.114 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.900ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.411     3.743    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     3.890 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[12]_i_1/O
                         net (fo=6, routed)           0.231     4.121    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[12]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     4.184 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[11]_i_1/O
                         net (fo=2, routed)           0.134     4.318    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[11]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.497 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[9]_i_1/O
                         net (fo=2, routed)           0.495     4.992    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[9]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.697     7.114    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X1Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]/C
                         clock pessimism              0.171     7.285    
                         clock uncertainty           -0.119     7.165    
    SLICE_X1Y12          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.192    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.933ns (32.864%)  route 1.906ns (67.136%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 7.113 - 5.250 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.992ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.900ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.919     2.126    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]/Q
                         net (fo=7, routed)           0.305     2.528    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt[23]
    SLICE_X3Y20          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.676 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3/O
                         net (fo=3, routed)           0.254     2.930    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[16]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     3.106 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2/O
                         net (fo=3, routed)           0.110     3.216    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     3.332 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1/O
                         net (fo=6, routed)           0.423     3.755    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[14]_i_1_n_0
    SLICE_X4Y17          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     3.906 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3/O
                         net (fo=3, routed)           0.171     4.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.224 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_2/O
                         net (fo=6, routed)           0.226     4.450    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[10]_i_1_n_0
    SLICE_X4Y14          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     4.548 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1/O
                         net (fo=6, routed)           0.417     4.965    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[8]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.696     7.113    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]/C
                         clock pessimism              0.171     7.284    
                         clock uncertainty           -0.119     7.164    
    SLICE_X0Y12          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.191    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  2.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.092ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.981ns (routing 0.508ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.571ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.981     1.092    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.131 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]/Q
                         net (fo=1, routed)           0.035     1.166    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[5]
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.115     1.253    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[5]/C
                         clock pessimism             -0.155     1.098    
    SLICE_X0Y12          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.145    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.978ns (routing 0.508ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.571ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.978     1.089    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.128 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]/Q
                         net (fo=1, routed)           0.044     1.172    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[1]
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.110     1.248    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[1]/C
                         clock pessimism             -0.153     1.095    
    SLICE_X3Y10          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.141    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.975ns (routing 0.508ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.571ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.975     1.086    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X0Y10          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.126 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d3_reg[8]/Q
                         net (fo=1, routed)           0.066     1.192    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/hs_settle_reg[8]
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.115     1.253    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]/C
                         clock pessimism             -0.142     1.111    
    SLICE_X0Y12          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.157    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.973ns (routing 0.508ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.571ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.973     1.084    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X3Y15          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.124 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[20]/Q
                         net (fo=1, routed)           0.066     1.190    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[23]_0[20]
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.112     1.250    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X3Y16          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[20]/C
                         clock pessimism             -0.141     1.109    
    SLICE_X3Y16          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.155    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.979ns (routing 0.508ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.571ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.979     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X0Y8           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.130 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d3_reg[8]/Q
                         net (fo=1, routed)           0.064     1.194    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/hs_settle_reg[8]
    SLICE_X0Y9           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.116     1.254    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X0Y9           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]/C
                         clock pessimism             -0.142     1.112    
    SLICE_X0Y9           FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.158    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.985ns (routing 0.508ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.571ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.985     1.096    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.133 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]/Q
                         net (fo=1, routed)           0.051     1.184    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r[11]
    SLICE_X1Y5           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.119     1.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]/C
                         clock pessimism             -0.155     1.102    
    SLICE_X1Y5           FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.148    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      0.974ns (routing 0.508ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.571ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.974     1.085    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y19          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.124 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/Q
                         net (fo=7, routed)           0.030     1.154    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]
    SLICE_X3Y19          LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.174 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.006     1.180    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/p_0_in__0[2]
    SLICE_X3Y19          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.107     1.245    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y19          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/C
                         clock pessimism             -0.154     1.091    
    SLICE_X3Y19          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.138    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.058ns (routing 0.508ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.571ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.058     1.169    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X47Y5          FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.208 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/Q
                         net (fo=22, routed)          0.027     1.235    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/timeout_cntr_rst
    SLICE_X47Y5          LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.250 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1/O
                         net (fo=1, routed)           0.015     1.265    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst_n_8
    SLICE_X47Y5          FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.199     1.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X47Y5          FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
                         clock pessimism             -0.162     1.175    
    SLICE_X47Y5          FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.221    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.979ns (routing 0.508ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.571ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.979     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.129 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.027     1.156    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr
    SLICE_X0Y11          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.170 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.016     1.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.111     1.249    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.153     1.096    
    SLICE_X0Y11          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.142    design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      0.983ns (routing 0.508ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.571ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.983     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y1           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.133 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/Q
                         net (fo=4, routed)           0.025     1.158    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/lp_st_cnt_reg[4]_1
    SLICE_X3Y1           LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.173 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/lp_st_cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.017     1.190    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i_n_10
    SLICE_X3Y1           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.116     1.254    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y1           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/C
                         clock pessimism             -0.154     1.100    
    SLICE_X3Y1           FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.625 }
Period(ns):         5.250
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.250       1.404      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Min Period        n/a     PLLE4_ADV/CLKIN           n/a            1.250         5.250       4.000      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Min Period        n/a     SRL16E/CLK                n/a            1.146         5.250       4.104      SLICE_X4Y1             design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDSE/C                    n/a            0.550         5.250       4.700      SLICE_X48Y3            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X48Y3            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg/C
Min Period        n/a     FDSE/C                    n/a            0.550         5.250       4.700      SLICE_X47Y6            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X47Y6            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[1]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X47Y5            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X47Y6            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]/C
Min Period        n/a     FDRE/C                    n/a            0.550         5.250       4.700      SLICE_X47Y5            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]/C
Max Period        n/a     PLLE4_ADV/CLKIN           n/a            14.286        5.250       9.036      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.787      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.787      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X4Y1             design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X4Y1             design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X3Y13            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_status_reg_bit_0_reg/C
Low Pulse Width   Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X3Y13            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_status_reg_bit_4_reg/C
Low Pulse Width   Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X3Y13            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_stopstate_reg/C
Low Pulse Width   Fast    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X0Y12            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[11]/C
High Pulse Width  Slow    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.788      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN           n/a            1.838         2.625       0.788      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.625       0.894      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X4Y1             design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK                n/a            0.573         2.625       2.052      SLICE_X4Y1             design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X48Y4            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[0].bs_rst_r_reg[0]/C
High Pulse Width  Fast    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X48Y4            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C
High Pulse Width  Fast    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X48Y4            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_1_reg[0]/C
High Pulse Width  Slow    FDRE/C                    n/a            0.275         2.625       2.350      SLICE_X7Y4             design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.cl_enable_sync_support_i/s_level_out_d1_cdc_to_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.334ns (15.434%)  route 1.830ns (84.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.857 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.011ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.875     5.421    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.711     8.857    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.011     8.846    
                         clock uncertainty           -0.058     8.788    
    SLICE_X43Y31         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     8.716    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.334ns (15.434%)  route 1.830ns (84.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.857 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.011ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.875     5.421    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.711     8.857    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.011     8.846    
                         clock uncertainty           -0.058     8.788    
    SLICE_X43Y31         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072     8.716    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.361ns (17.372%)  route 1.717ns (82.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 8.870 - 5.600 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.001ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.839     3.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.370 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           1.170     4.540    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X46Y21         LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     4.669 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.512     5.181    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X48Y5          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     5.317 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.035     5.352    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.724     8.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.094     8.776    
                         clock uncertainty           -0.058     8.718    
    SLICE_X48Y5          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     8.745    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.334ns (17.663%)  route 1.557ns (82.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 8.873 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.602     5.148    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.727     8.873    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.094     8.779    
                         clock uncertainty           -0.058     8.721    
    SLICE_X46Y8          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     8.649    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.334ns (17.663%)  route 1.557ns (82.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 8.873 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.602     5.148    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.727     8.873    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.094     8.779    
                         clock uncertainty           -0.058     8.721    
    SLICE_X46Y8          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072     8.649    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.334ns (18.352%)  route 1.486ns (81.648%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 8.868 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.001ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.531     5.077    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.722     8.868    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.094     8.774    
                         clock uncertainty           -0.058     8.716    
    SLICE_X45Y21         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     8.644    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.334ns (20.836%)  route 1.269ns (79.164%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 8.870 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.314     4.860    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.724     8.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.094     8.776    
                         clock uncertainty           -0.058     8.718    
    SLICE_X48Y5          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.646    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.334ns (20.836%)  route 1.269ns (79.164%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 8.870 - 5.600 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.822     3.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.353 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.684     4.037    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.211 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.271     4.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.546 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.314     4.860    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.724     8.870    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.094     8.776    
                         clock uncertainty           -0.058     8.718    
    SLICE_X48Y5          FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072     8.646    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.194ns (11.220%)  route 1.535ns (88.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 8.868 - 5.600 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.001ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.001ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.839     3.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.370 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           1.170     4.540    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X46Y21         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.638 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.365     5.003    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.722     8.868    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.030     8.838    
                         clock uncertainty           -0.058     8.780    
    SLICE_X45Y21         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     8.807    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.600ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.280ns (22.876%)  route 0.944ns (77.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.857 - 5.600 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.001ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.866     2.073    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     2.127 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.280     2.407    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.435 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.839     3.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.372 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.876     4.248    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X43Y31         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.430 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.068     4.498    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.600     5.600 r  
    PS8_X0Y0             PS8                          0.000     5.600 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.740    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.767 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.667     7.434    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.878 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.146 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.711     8.857    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.094     8.763    
                         clock uncertainty           -0.058     8.705    
    SLICE_X43Y31         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     8.732    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.667%)  route 0.036ns (33.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.426     1.713    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.752 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.030     1.782    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X46Y8          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.815 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.006     1.821    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.487     1.762    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.043     1.719    
    SLICE_X46Y8          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.766    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.074ns (61.667%)  route 0.046ns (38.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.426     1.713    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.752 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.030     1.782    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X46Y8          LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.817 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.016     1.833    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.487     1.762    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X46Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.043     1.719    
    SLICE_X46Y8          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.765    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.087ns (67.969%)  route 0.041ns (32.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.419     1.706    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.745 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.035     1.780    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X43Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.048     1.828 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.006     1.834    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.479     1.754    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.042     1.712    
    SLICE_X43Y31         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.759    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.074ns (55.639%)  route 0.059ns (44.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.424     1.711    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.750 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.033     1.783    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X48Y5          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.818 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.026     1.844    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.486     1.761    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.044     1.717    
    SLICE_X48Y5          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.763    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.745%)  route 0.149ns (79.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.424     1.711    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.750 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.149     1.899    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X47Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.484     1.759    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X47Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism              0.000     1.759    
    SLICE_X47Y4          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.805    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.090ns (61.644%)  route 0.056ns (38.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.419     1.706    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.745 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.035     1.780    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X43Y31         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     1.831 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.021     1.852    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.479     1.754    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X43Y31         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.042     1.712    
    SLICE_X43Y31         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.758    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.099ns (67.347%)  route 0.048ns (32.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.424     1.711    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.750 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.040     1.790    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X48Y5          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.060     1.850 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.008     1.858    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.486     1.761    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.044     1.717    
    SLICE_X48Y5          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.764    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.423     1.710    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X47Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.749 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.113     1.862    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X47Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.484     1.759    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X47Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism             -0.043     1.716    
    SLICE_X47Y4          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.763    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.088ns (33.460%)  route 0.175ns (66.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.424     1.711    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.749 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.055     1.804    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[4]
    SLICE_X46Y21         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.050     1.854 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.120     1.974    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.486     1.761    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X45Y21         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.044     1.717    
    SLICE_X45Y21         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.763    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.090ns (29.032%)  route 0.220ns (70.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         0.950     1.061    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.111 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.287 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.423     1.710    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X47Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.750 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.098     1.848    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X46Y5          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.898 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.122     2.020    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=504, routed)         1.067     1.205    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y1             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.075 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.256    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.275 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.486     1.761    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X48Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.000     1.761    
    SLICE_X48Y5          FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.010     1.751    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_USP.pll0_clkout0
Waveform(ns):       { 0.000 2.800 }
Period(ns):         5.600
Sources:            { design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.600       4.101      BUFGCE_X0Y8   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         5.600       4.101      PLL_X0Y1      design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X46Y8   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X46Y8   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X43Y31  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X43Y31  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X45Y21  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.600       5.050      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X43Y31  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X43Y31  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X45Y21  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X45Y21  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X46Y8   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X46Y8   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X43Y31  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X43Y31  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X45Y21  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X48Y5   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.800       2.525      SLICE_X47Y4   design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkoutphy_out
  To Clock:  clkoutphy_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkoutphy_out
Waveform(ns):       { 0.000 0.350 }
Period(ns):         0.700
Sources:            { design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.700       0.300      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.700       0.367      PLL_X0Y1               design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.350       0.162      BITSLICE_CONTROL_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_clk_p
  To Clock:  mipi_phy_if_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_clk_p
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_phy_if_clk_p }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         2.000       1.250      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         1.000       0.662      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.973ns (25.260%)  route 2.879ns (74.740%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 10.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.001ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.726ns (routing 0.001ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.848     3.533    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.630 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=30, routed)          0.737     4.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[1]
    SLICE_X48Y9          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     4.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0/O
                         net (fo=1, routed)           0.270     4.814    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0_n_0
    SLICE_X48Y9          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     4.914 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0/O
                         net (fo=1, routed)           0.321     5.235    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0_n_0
    SLICE_X48Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.383 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0/O
                         net (fo=3, routed)           0.300     5.683    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0_n_0
    SLICE_X46Y15         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.831 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0/O
                         net (fo=3, routed)           0.302     6.133    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0_n_0
    SLICE_X48Y15         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     6.195 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0/O
                         net (fo=5, routed)           0.384     6.579    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0_n_0
    SLICE_X48Y11         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.063     6.642 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4__0/O
                         net (fo=1, routed)           0.508     7.150    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4__0_n_0
    SLICE_X47Y3          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     7.328 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__0/O
                         net (fo=1, routed)           0.057     7.385    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs1_out
    SLICE_X47Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.726    10.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X47Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              1.158    11.428    
                         clock uncertainty           -0.035    11.392    
    SLICE_X47Y3          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.419    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.934ns (24.755%)  route 2.839ns (75.245%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 10.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.001ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.726ns (routing 0.001ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.848     3.533    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.630 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=30, routed)          0.737     4.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[1]
    SLICE_X48Y9          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     4.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0/O
                         net (fo=1, routed)           0.270     4.814    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0_n_0
    SLICE_X48Y9          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     4.914 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0/O
                         net (fo=1, routed)           0.321     5.235    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0_n_0
    SLICE_X48Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.383 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0/O
                         net (fo=3, routed)           0.300     5.683    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0_n_0
    SLICE_X46Y15         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.831 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0/O
                         net (fo=3, routed)           0.302     6.133    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0_n_0
    SLICE_X48Y15         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     6.195 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0/O
                         net (fo=5, routed)           0.369     6.564    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0_n_0
    SLICE_X47Y10         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.662 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11__0/O
                         net (fo=1, routed)           0.217     6.879    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11__0_n_0
    SLICE_X48Y9          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     6.943 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6__0/O
                         net (fo=1, routed)           0.263     7.206    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6__0_n_0
    SLICE_X47Y3          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.246 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1__0/O
                         net (fo=1, routed)           0.060     7.306    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths3_out
    SLICE_X47Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.726    10.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X47Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.158    11.428    
                         clock uncertainty           -0.035    11.392    
    SLICE_X47Y3          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.419    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.585ns (15.854%)  route 3.105ns (84.146%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 10.281 - 8.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.001ns, distribution 0.846ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.001ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.847     3.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X43Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.629 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/Q
                         net (fo=22, routed)          1.155     4.784    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[6]
    SLICE_X42Y2          LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     4.885 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_7/O
                         net (fo=1, routed)           0.562     5.447    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_7_n_0
    SLICE_X42Y2          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.545 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6/O
                         net (fo=2, routed)           0.330     5.875    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6_n_0
    SLICE_X45Y4          LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     5.915 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4/O
                         net (fo=5, routed)           0.256     6.171    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4_n_0
    SLICE_X46Y3          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     6.234 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11/O
                         net (fo=1, routed)           0.232     6.466    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_11_n_0
    SLICE_X46Y4          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     6.613 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6/O
                         net (fo=1, routed)           0.512     7.125    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_6_n_0
    SLICE_X41Y4          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.164 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1/O
                         net (fo=1, routed)           0.058     7.222    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths3_out
    SLICE_X41Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.737    10.281    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X41Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.158    11.439    
                         clock uncertainty           -0.035    11.403    
    SLICE_X41Y4          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.430    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.909ns (25.484%)  route 2.658ns (74.516%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 10.270 - 8.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.001ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.726ns (routing 0.001ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.848     3.533    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.630 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=30, routed)          0.737     4.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[1]
    SLICE_X48Y9          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     4.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0/O
                         net (fo=1, routed)           0.270     4.814    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0_n_0
    SLICE_X48Y9          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     4.914 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0/O
                         net (fo=1, routed)           0.321     5.235    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0_n_0
    SLICE_X48Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.383 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0/O
                         net (fo=3, routed)           0.300     5.683    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0_n_0
    SLICE_X46Y15         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.831 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0/O
                         net (fo=3, routed)           0.302     6.133    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0_n_0
    SLICE_X48Y15         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     6.195 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0/O
                         net (fo=5, routed)           0.328     6.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0_n_0
    SLICE_X48Y9          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     6.586 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3__0/O
                         net (fo=1, routed)           0.340     6.926    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3__0_n_0
    SLICE_X47Y3          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     7.040 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2__0/O
                         net (fo=1, routed)           0.060     7.100    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs5_out
    SLICE_X47Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.726    10.270    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X47Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              1.158    11.428    
                         clock uncertainty           -0.035    11.392    
    SLICE_X47Y3          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.419    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.810ns (23.410%)  route 2.650ns (76.590%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 10.267 - 8.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.001ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.001ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.848     3.533    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.630 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=30, routed)          0.737     4.367    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[1]
    SLICE_X48Y9          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     4.544 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0/O
                         net (fo=1, routed)           0.270     4.814    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_13__0_n_0
    SLICE_X48Y9          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     4.914 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0/O
                         net (fo=1, routed)           0.321     5.235    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_12__0_n_0
    SLICE_X48Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.383 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0/O
                         net (fo=3, routed)           0.300     5.683    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_8__0_n_0
    SLICE_X46Y15         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.831 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0/O
                         net (fo=3, routed)           0.302     6.133    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0_n_0
    SLICE_X48Y15         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     6.195 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0/O
                         net (fo=5, routed)           0.480     6.675    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0_n_0
    SLICE_X46Y11         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     6.714 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__0/O
                         net (fo=1, routed)           0.182     6.896    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__0_n_0
    SLICE_X46Y9          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     6.935 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__0/O
                         net (fo=1, routed)           0.058     6.993    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__0_n_0
    SLICE_X46Y9          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.723    10.267    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y9          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              1.221    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X46Y9          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.480    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.598ns (17.640%)  route 2.792ns (82.360%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 10.281 - 8.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.001ns, distribution 0.846ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.001ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.847     3.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X43Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.629 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/Q
                         net (fo=22, routed)          1.155     4.784    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[6]
    SLICE_X42Y2          LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     4.885 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_7/O
                         net (fo=1, routed)           0.562     5.447    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_7_n_0
    SLICE_X42Y2          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     5.545 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6/O
                         net (fo=2, routed)           0.330     5.875    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6_n_0
    SLICE_X45Y4          LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     5.915 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4/O
                         net (fo=5, routed)           0.258     6.173    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4_n_0
    SLICE_X46Y3          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     6.287 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4/O
                         net (fo=1, routed)           0.428     6.715    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4_n_0
    SLICE_X41Y4          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     6.863 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1/O
                         net (fo=1, routed)           0.059     6.922    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs1_out
    SLICE_X41Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.737    10.281    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X41Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              1.158    11.439    
                         clock uncertainty           -0.035    11.403    
    SLICE_X41Y4          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.430    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.693ns (20.867%)  route 2.628ns (79.133%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 10.282 - 8.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.001ns, distribution 0.846ns)
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.847     3.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X43Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.629 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/Q
                         net (fo=22, routed)          1.280     4.909    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[6]
    SLICE_X40Y3          LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     5.087 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22/O
                         net (fo=1, routed)           0.184     5.271    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22_n_0
    SLICE_X40Y3          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     5.333 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=4, routed)           0.695     6.028    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X44Y4          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.202 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_6/O
                         net (fo=4, routed)           0.401     6.603    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_6_n_0
    SLICE_X42Y1          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     6.785 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1/O
                         net (fo=1, routed)           0.068     6.853    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1_n_0
    SLICE_X42Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.738    10.282    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X42Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              1.158    11.440    
                         clock uncertainty           -0.035    11.404    
    SLICE_X42Y1          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.431    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.718ns (22.018%)  route 2.543ns (77.982%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.001ns, distribution 0.846ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.847     3.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X43Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.629 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/Q
                         net (fo=22, routed)          1.280     4.909    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[6]
    SLICE_X40Y3          LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     5.087 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22/O
                         net (fo=1, routed)           0.184     5.271    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22_n_0
    SLICE_X40Y3          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     5.333 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=4, routed)           0.695     6.028    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X44Y4          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.202 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_6/O
                         net (fo=4, routed)           0.177     6.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_6_n_0
    SLICE_X46Y3          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     6.418 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2/O
                         net (fo=1, routed)           0.184     6.602    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2_n_0
    SLICE_X46Y2          LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     6.770 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1/O
                         net (fo=1, routed)           0.023     6.793    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1_n_0
    SLICE_X46Y2          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.725    10.269    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y2          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              1.158    11.427    
                         clock uncertainty           -0.035    11.391    
    SLICE_X46Y2          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    11.418    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.782ns (23.900%)  route 2.490ns (76.100%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 10.266 - 8.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.001ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.001ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.848     3.533    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.630 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=32, routed)          0.775     4.405    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X46Y13         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.552 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_28__0/O
                         net (fo=1, routed)           0.240     4.792    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_28__0_n_0
    SLICE_X46Y12         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.969 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_20__0/O
                         net (fo=1, routed)           0.269     5.238    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_20__0_n_0
    SLICE_X48Y11         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     5.385 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_9__0/O
                         net (fo=3, routed)           0.396     5.781    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_9__0_n_0
    SLICE_X47Y11         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.896 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=3, routed)           0.752     6.648    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X46Y11         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.747 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_1__0/O
                         net (fo=1, routed)           0.058     6.805    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_1__0_n_0
    SLICE_X46Y11         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.722    10.266    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y11         FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg/C
                         clock pessimism              1.221    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X46Y11         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.479    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/CE
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.478ns (15.390%)  route 2.628ns (84.610%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 10.281 - 8.000 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    1.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.001ns, distribution 0.846ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.001ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.847     3.532    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X43Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.629 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/Q
                         net (fo=22, routed)          1.280     4.909    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[6]
    SLICE_X40Y3          LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     5.087 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22/O
                         net (fo=1, routed)           0.184     5.271    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_22_n_0
    SLICE_X40Y3          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     5.333 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=4, routed)           0.225     5.558    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X42Y3          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     5.599 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4/O
                         net (fo=5, routed)           0.461     6.060    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4_n_0
    SLICE_X46Y3          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     6.160 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1/O
                         net (fo=3, routed)           0.478     6.638    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.737    10.281    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X41Y4          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.158    11.439    
                         clock uncertainty           -0.035    11.403    
    SLICE_X41Y4          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.361    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  4.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.430     1.415    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.454 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[14]/Q
                         net (fo=13, routed)          0.038     1.492    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[6]
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.490     2.107    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y6          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                         clock pessimism             -0.686     1.421    
    SLICE_X46Y6          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.468    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.069ns (27.935%)  route 0.178ns (72.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.853ns (routing 0.001ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.001ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     1.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853     2.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     2.466 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[32]/Q
                         net (fo=1, routed)           0.178     2.644    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIC0
    SLICE_X19Y1          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         1.022     3.707    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X19Y1          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC/CLK
                         clock pessimism             -1.171     2.536    
    SLICE_X19Y1          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     2.618    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.072ns (24.000%)  route 0.228ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    1.160ns
  Clock Net Delay (Source):      0.791ns (routing 0.001ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.001ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     1.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.791     2.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/dl0_rxbyteclkhs
    SLICE_X30Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     2.407 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[5]/Q
                         net (fo=1, routed)           0.228     2.635    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/DIC1
    SLICE_X19Y4          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         1.021     3.706    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/WCLK
    SLICE_X19Y4          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMC_D1/CLK
                         clock pessimism             -1.160     2.546    
    SLICE_X19Y4          RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.063     2.609    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Net Delay (Source):      0.504ns (routing 0.000ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.001ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.504     1.489    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X19Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.528 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/Q
                         net (fo=1, routed)           0.076     1.604    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIB1
    SLICE_X19Y2          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.595     2.212    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X19Y2          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.681     1.531    
    SLICE_X19Y2          RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.044     1.575    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_hs_dp_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.425     1.410    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y9          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_hs_dp_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.449 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_hs_dp_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.508    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_hs_dp_r[7]
    SLICE_X46Y7          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.486     2.103    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X46Y7          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]/C
                         clock pessimism             -0.675     1.428    
    SLICE_X46Y7          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.475    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.070ns (26.923%)  route 0.190ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.849ns (routing 0.001ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.001ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     1.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.849     2.393    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X18Y8          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.463 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[6]/Q
                         net (fo=1, routed)           0.190     2.653    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DID0
    SLICE_X19Y2          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         1.021     3.706    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X19Y2          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -1.171     2.535    
    SLICE_X19Y2          RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     2.615    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.059ns (64.835%)  route 0.032ns (35.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      0.497ns (routing 0.000ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.001ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.497     1.482    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X22Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.521 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/Q
                         net (fo=3, routed)           0.026     1.547    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/Q[2]
    SLICE_X22Y5          LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     1.567 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__2/O
                         net (fo=1, routed)           0.006     1.573    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__2_n_0
    SLICE_X22Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.564     2.181    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X22Y5          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.693     1.488    
    SLICE_X22Y5          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.535    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxactivehs_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/pkt_wr_in_progress_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.053ns (41.406%)  route 0.075ns (58.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.562ns (routing 0.001ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.499     1.484    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X25Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxactivehs_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.523 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxactivehs_d1_reg/Q
                         net (fo=9, routed)           0.059     1.582    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/rxactivehs_d1
    SLICE_X26Y0          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.596 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/pkt_wr_in_progress_d1_i_1__0/O
                         net (fo=1, routed)           0.016     1.612    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/pkt_wr_in_progress_d1_i_1__0_n_0
    SLICE_X26Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/pkt_wr_in_progress_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.562     2.179    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X26Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/pkt_wr_in_progress_d1_reg/C
                         clock pessimism             -0.651     1.528    
    SLICE_X26Y0          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.574    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/pkt_wr_in_progress_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.069ns (27.273%)  route 0.184ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Net Delay (Source):      0.858ns (routing 0.001ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.001ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     0.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     1.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.858     2.402    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/dl0_rxbyteclkhs
    SLICE_X20Y2          FDSE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.471 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[10]/Q
                         net (fo=1, routed)           0.184     2.655    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/DIF0
    SLICE_X19Y4          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         1.021     3.706    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/WCLK
    SLICE_X19Y4          RAMD32                                       r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMF/CLK
                         clock pessimism             -1.171     2.535    
    SLICE_X19Y4          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     2.616    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMF
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/rxdatahs_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.455     1.440    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/dl0_rxbyteclkhs
    SLICE_X37Y2          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/rxdatahs_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.479 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/rxdatahs_d1_reg[0]/Q
                         net (fo=1, routed)           0.052     1.531    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/rxdatahs_d1[0]
    SLICE_X37Y2          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.519     2.136    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/dl0_rxbyteclkhs
    SLICE_X37Y2          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[0]/C
                         clock pessimism             -0.690     1.446    
    SLICE_X37Y2          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.492    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/ppi_fifo_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_clk_p_FIFO_WRCLK_OUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         8.000       6.276      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         8.000       6.276      BITSLICE_RX_TX_X0Y2  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         8.000       6.276      BITSLICE_RX_TX_X0Y4  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         8.000       6.501      BUFGCE_X0Y2          design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/I
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.146         8.000       6.854      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMC_D1/CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y2  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y2  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y4  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y4  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB_D1/CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y2  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y4  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y4  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y0  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         4.000       3.224      BITSLICE_RX_TX_X0Y2  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.573         4.000       3.427      SLICE_X19Y4          design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.457ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.570ns  (logic 0.097ns (17.018%)  route 0.473ns (82.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X17Y1          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.570    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X16Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y1          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.493ns  (logic 0.096ns (19.473%)  route 0.397ns (80.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.397     0.493    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X18Y2          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y2          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.413ns  (logic 0.097ns (23.487%)  route 0.316ns (76.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X17Y1          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.316     0.413    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X16Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y1          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.364ns  (logic 0.097ns (26.648%)  route 0.267ns (73.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X23Y3          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.267     0.364    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X23Y3          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y3          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.276ns  (logic 0.098ns (35.507%)  route 0.178ns (64.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X17Y1          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.178     0.276    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y1          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  7.751    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        6.088ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.689ns  (logic 0.096ns (13.933%)  route 0.593ns (86.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     0.689    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y1          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.340ns  (logic 0.099ns (29.118%)  route 0.241ns (70.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X17Y1          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.241     0.340    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X17Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X17Y1          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.330ns  (logic 0.097ns (29.394%)  route 0.233ns (70.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y1          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.233     0.330    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y1          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y1          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.277ns  (logic 0.097ns (35.018%)  route 0.180ns (64.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y1          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.180     0.277    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y0          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.272ns  (logic 0.099ns (36.397%)  route 0.173ns (63.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1                                       0.000     0.000 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y1          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.173     0.272    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y0          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y0          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  6.505    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.093ns (3.499%)  route 2.565ns (96.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 8.678 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.736ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.565     4.883    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X13Y8          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.761     8.678    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X13Y8          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[8]/C
                         clock pessimism              0.118     8.796    
                         clock uncertainty           -0.127     8.669    
    SLICE_X13Y8          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     8.597    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[8]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.093ns (3.600%)  route 2.490ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.490     4.808    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[16]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.093ns (3.600%)  route 2.490ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.490     4.808    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[16]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[16]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[16]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.093ns (3.600%)  route 2.490ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.490     4.808    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[3]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[3]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[5]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.093ns (3.600%)  route 2.490ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.490     4.808    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[5]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[5]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.093ns (3.600%)  route 2.490ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.490     4.808    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[8]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[8]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.093ns (3.603%)  route 2.488ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.488     4.806    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.093ns (3.603%)  route 2.488ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.488     4.806    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.093ns (3.603%)  route 2.488ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.488     4.806    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[20]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[20]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.093ns (3.603%)  route 2.488ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.680 - 6.750 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.814ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       2.018     2.225    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y169         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.318 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=930, routed)         2.488     4.806    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X4Y14          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.763     8.680    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X4Y14          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[21]/C
                         clock pessimism              0.118     8.798    
                         clock uncertainty           -0.127     8.671    
    SLICE_X4Y14          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     8.599    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[21]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  3.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.457ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.010     1.121    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=240, routed)         0.149     1.310    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X10Y33         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.136     1.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X10Y33         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[10]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X10Y33         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.457ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.010     1.121    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=240, routed)         0.149     1.310    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X10Y33         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.136     1.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X10Y33         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[9]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X10Y33         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.039ns (12.381%)  route 0.276ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.017ns (routing 0.411ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.457ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.017     1.128    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X8Y17          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.167 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=194, routed)         0.276     1.443    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_5_alias
    SLICE_X13Y2          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.139     1.277    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X13Y2          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]/C
                         clock pessimism             -0.108     1.169    
    SLICE_X13Y2          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.149    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.039ns (12.381%)  route 0.276ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.017ns (routing 0.411ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.457ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.017     1.128    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X8Y17          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.167 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=194, routed)         0.276     1.443    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_5_alias
    SLICE_X13Y2          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.139     1.277    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X13Y2          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]/C
                         clock pessimism             -0.108     1.169    
    SLICE_X13Y2          FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.149    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.112%)  route 0.283ns (87.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.014ns (routing 0.411ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.457ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.014     1.125    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y24          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.164 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=81, routed)          0.283     1.447    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/peripheral_aresetn[0]_repN_12_alias
    SLICE_X11Y28         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.136     1.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X11Y28         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[2]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X11Y28         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.112%)  route 0.283ns (87.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.014ns (routing 0.411ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.457ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.014     1.125    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y24          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.164 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=81, routed)          0.283     1.447    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/peripheral_aresetn[0]_repN_12_alias
    SLICE_X11Y28         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.136     1.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X11Y28         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[3]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X11Y28         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.112%)  route 0.283ns (87.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.014ns (routing 0.411ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.457ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.014     1.125    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y24          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.164 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=81, routed)          0.283     1.447    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/peripheral_aresetn[0]_repN_12_alias
    SLICE_X11Y28         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.136     1.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X11Y28         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[4]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X11Y28         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.112%)  route 0.283ns (87.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.014ns (routing 0.411ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.457ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.014     1.125    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X9Y24          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.164 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=81, routed)          0.283     1.447    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/peripheral_aresetn[0]_repN_12_alias
    SLICE_X11Y28         FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.136     1.274    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X11Y28         FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[5]/C
                         clock pessimism             -0.108     1.166    
    SLICE_X11Y28         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.146    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[2]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.040ns (10.526%)  route 0.340ns (89.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.009ns (routing 0.411ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.457ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.009     1.120    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X8Y12          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.160 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=184, routed)         0.340     1.500    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_9_alias
    SLICE_X9Y3           FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.156     1.294    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X9Y3           FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[2]/C
                         clock pessimism             -0.108     1.186    
    SLICE_X9Y3           FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     1.166    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.040ns (10.526%)  route 0.340ns (89.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.009ns (routing 0.411ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.457ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.009     1.120    design_1_i/proc_sys_reset_150M/U0/slowest_sync_clk
    SLICE_X8Y12          FDRE                                         r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.160 r  design_1_i/proc_sys_reset_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=184, routed)         0.340     1.500    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_9_alias
    SLICE_X9Y3           FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32672, routed)       1.156     1.294    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X9Y3           FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]/C
                         clock pessimism             -0.108     1.186    
    SLICE_X9Y3           FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.166    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.098ns (4.669%)  route 2.001ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.257 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.900ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          2.001     4.229    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X48Y6          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.840     7.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X48Y6          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/C
                         clock pessimism              0.173     7.430    
                         clock uncertainty           -0.119     7.311    
    SLICE_X48Y6          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072     7.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.098ns (5.046%)  route 1.844ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.257 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.900ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.844     4.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X48Y3          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.840     7.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X48Y3          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/C
                         clock pessimism              0.173     7.430    
                         clock uncertainty           -0.119     7.311    
    SLICE_X48Y3          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     7.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.098ns (5.046%)  route 1.844ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.257 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.900ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.844     4.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X48Y3          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.840     7.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X48Y3          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]/C
                         clock pessimism              0.173     7.430    
                         clock uncertainty           -0.119     7.311    
    SLICE_X48Y3          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     7.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.098ns (5.046%)  route 1.844ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.257 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.900ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.844     4.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X48Y3          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.840     7.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X48Y3          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]/C
                         clock pessimism              0.173     7.430    
                         clock uncertainty           -0.119     7.311    
    SLICE_X48Y3          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     7.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.098ns (5.046%)  route 1.844ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.257 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.900ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.844     4.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X48Y3          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.840     7.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X48Y3          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                         clock pessimism              0.173     7.430    
                         clock uncertainty           -0.119     7.311    
    SLICE_X48Y3          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     7.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.098ns (5.046%)  route 1.844ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.257 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.900ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.844     4.072    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X48Y3          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.840     7.257    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X48Y3          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg/C
                         clock pessimism              0.173     7.430    
                         clock uncertainty           -0.119     7.311    
    SLICE_X48Y3          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     7.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/rx_cl_disable_ibuf_r_reg
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.098ns (8.837%)  route 1.011ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 7.114 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.900ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.011     3.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_rst
    SLICE_X6Y1           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.697     7.114    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X6Y1           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/C
                         clock pessimism              0.171     7.285    
                         clock uncertainty           -0.119     7.165    
    SLICE_X6Y1           FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     7.093    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.098ns (8.837%)  route 1.011ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 7.114 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.900ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.011     3.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X6Y1           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.697     7.114    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X6Y1           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/C
                         clock pessimism              0.171     7.285    
                         clock uncertainty           -0.119     7.165    
    SLICE_X6Y1           FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     7.093    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.098ns (8.837%)  route 1.011ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 7.114 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.900ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          1.011     3.239    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X6Y1           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.697     7.114    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X6Y1           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg/C
                         clock pessimism              0.171     7.285    
                         clock uncertainty           -0.119     7.165    
    SLICE_X6Y1           FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     7.093    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk_pl_1 rise@5.250ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.098ns (9.280%)  route 0.958ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 7.111 - 5.250 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.992ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.900ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.923     2.130    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.228 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.958     3.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X3Y1           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      5.250     5.250 r  
    PS8_X0Y0             PS8                          0.000     5.250 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     5.390    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.417 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.694     7.111    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X3Y1           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism              0.171     7.282    
                         clock uncertainty           -0.119     7.162    
    SLICE_X3Y1           FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     7.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.090    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  3.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.040ns (21.978%)  route 0.142ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.983ns (routing 0.508ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.571ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.983     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X2Y0           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.134 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.142     1.276    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X4Y0           FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.117     1.255    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X4Y0           FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism             -0.113     1.142    
    SLICE_X4Y0           FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     1.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.040ns (21.978%)  route 0.142ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.983ns (routing 0.508ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.571ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.983     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X2Y0           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.134 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.142     1.276    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X4Y0           FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.117     1.255    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X4Y0           FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                         clock pessimism             -0.113     1.142    
    SLICE_X4Y0           FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.020     1.122    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.040ns (16.598%)  route 0.201ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.982ns (routing 0.508ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.571ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.982     1.093    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.133 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=6, routed)           0.201     1.334    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync
    SLICE_X2Y1           FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.113     1.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_clk
    SLICE_X2Y1           FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/system_rst_reg/C
                         clock pessimism             -0.113     1.138    
    SLICE_X2Y1           FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.020     1.118    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.983ns (routing 0.508ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.571ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.983     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X2Y0           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.134 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.178     1.312    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X1Y0           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.122     1.260    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X1Y0           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism             -0.149     1.111    
    SLICE_X1Y0           FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.091    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.983ns (routing 0.508ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.571ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.983     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X2Y0           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.134 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.178     1.312    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X1Y0           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.122     1.260    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X1Y0           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism             -0.149     1.111    
    SLICE_X1Y0           FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.091    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.983ns (routing 0.508ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.571ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.983     1.094    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X2Y0           FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.134 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.178     1.312    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X1Y0           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.122     1.260    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X1Y0           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism             -0.149     1.111    
    SLICE_X1Y0           FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.091    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.040ns (14.134%)  route 0.243ns (85.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.979ns (routing 0.508ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.571ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.979     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.130 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.243     1.373    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X2Y5           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.116     1.254    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X2Y5           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism             -0.113     1.141    
    SLICE_X2Y5           FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.040ns (14.134%)  route 0.243ns (85.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.979ns (routing 0.508ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.571ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.979     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.130 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.243     1.373    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X2Y5           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.116     1.254    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X2Y5           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism             -0.113     1.141    
    SLICE_X2Y5           FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.040ns (14.134%)  route 0.243ns (85.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.979ns (routing 0.508ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.571ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.979     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.130 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.243     1.373    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X2Y5           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.116     1.254    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X2Y5           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism             -0.113     1.141    
    SLICE_X2Y5           FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.040ns (14.134%)  route 0.243ns (85.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.979ns (routing 0.508ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.571ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         0.979     1.090    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X0Y11          FDRE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.130 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=40, routed)          0.243     1.373    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X2Y5           FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=504, routed)         1.116     1.254    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X2Y5           FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism             -0.113     1.141    
    SLICE_X2Y5           FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[9]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[9]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.099ns (6.488%)  route 1.427ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 10.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.001ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.427     5.210    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y1          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.853    10.397    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y1          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[8]/C
                         clock pessimism              1.171    11.568    
                         clock uncertainty           -0.035    11.532    
    SLICE_X20Y1          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    11.460    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.099ns (8.390%)  route 1.081ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 10.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.001ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.081     4.864    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y8          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.867    10.411    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y8          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]/C
                         clock pessimism              1.171    11.582    
                         clock uncertainty           -0.035    11.546    
    SLICE_X16Y8          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.474    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[7]
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@8.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.099ns (8.390%)  route 1.081ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 10.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    1.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.001ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.415     0.415 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.465 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.467    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.517 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.523    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.245 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.258    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.805     2.063 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.594     2.657    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.685 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.999     3.684    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.783 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          1.081     4.864    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X16Y8          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.000     8.000 f  
    AC9                                               0.000     8.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.332     8.332 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.372 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     8.397 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     8.400    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     8.654 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     8.660    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.042 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.478     9.520    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.544 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.867    10.411    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X16Y8          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]/C
                         clock pessimism              1.171    11.582    
                         clock uncertainty           -0.035    11.546    
    SLICE_X16Y8          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    11.474    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  6.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[9]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.040ns (14.286%)  route 0.240ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.240     1.779    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X20Y4          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.569     2.186    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X20Y4          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[9]/C
                         clock pessimism             -0.651     1.535    
    SLICE_X20Y4          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.515    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.040ns (13.201%)  route 0.263ns (86.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.263     1.802    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]_0
    SLICE_X18Y7          FDPE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.571     2.188    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X18Y7          FDPE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/C
                         clock pessimism             -0.651     1.537    
    SLICE_X18Y7          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.517    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.040ns (13.201%)  route 0.263ns (86.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.263     1.802    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]_0
    SLICE_X18Y7          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.571     2.188    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X18Y7          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/C
                         clock pessimism             -0.651     1.537    
    SLICE_X18Y7          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.517    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]/CLR
                            (removal check against rising-edge clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.040ns (13.201%)  route 0.263ns (86.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.514ns (routing 0.000ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.248 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.251    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.459 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.465    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.631 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.337     0.968    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.985 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.514     1.499    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y2          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.539 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=25, routed)          0.263     1.802    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dest_arst
    SLICE_X18Y7          FDCE                                         f  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 f  
    AC9                                               0.000     0.000 f  mipi_phy_if_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y0  DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 f  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y0  RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.408     1.598    design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.617 r  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=505, routed)         0.571     2.188    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X18Y7          FDCE                                         r  design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]/C
                         clock pessimism             -0.651     1.537    
    SLICE_X18Y7          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.517    design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.285    





