

================================================================
== Vivado HLS Report for 'FindMax'
================================================================
* Date:           Wed Dec  5 01:55:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.287|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    4|  66564|    4|  66564|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66560|  4 ~ 260 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    1|    257|         3|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i_i)
6 --> 
	7  / true
7 --> 
	9  / (exitcond2_i_i)
	8  / (!exitcond2_i_i)
8 --> 
	6  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%win_val_0_0 = alloca float"   --->   Operation 10 'alloca' 'win_val_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%win_val_0_1 = alloca float"   --->   Operation 11 'alloca' 'win_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win_val_2_1 = alloca float"   --->   Operation 12 'alloca' 'win_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win_val_1_0 = alloca float"   --->   Operation 13 'alloca' 'win_val_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win_val_1_1 = alloca float"   --->   Operation 14 'alloca' 'win_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win_val_2_0 = alloca float"   --->   Operation 15 'alloca' 'win_val_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_buf_val_0 = alloca [256 x float], align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 16 'alloca' 'k_buf_val_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_buf_val_1 = alloca [256 x float], align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 17 'alloca' 'k_buf_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)"   --->   Operation 18 'read' 'threshold_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:109->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 19 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:110->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 20 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 21 [2/2] (8.28ns)   --->   "%threshold_assign = sitofp i32 %threshold_read to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 21 'sitofp' 'threshold_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 22 [1/2] (8.28ns)   --->   "%threshold_assign = sitofp i32 %threshold_read to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 22 'sitofp' 'threshold_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([55 x i8]* @hls_KD_KD_LineBuffe_1) nounwind"   --->   Operation 28 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([55 x i8]* @hls_KD_KD_LineBuffe_1, i32 %rbegin_i_i_i) nounwind"   --->   Operation 29 'specregionend' 'rend_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.57ns)   --->   "%tmp_i_i = add i32 2, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 30 'add' 'tmp_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.57ns)   --->   "%tmp_i_i_135 = add i32 2, %rows" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 31 'add' 'tmp_i_i_135' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%threshold_assign_to_s = bitcast float %threshold_assign to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 32 'bitcast' 'threshold_assign_to_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %threshold_assign_to_s to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 33 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.27ns)   --->   "%notrhs1 = icmp eq i23 %tmp, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 34 'icmp' 'notrhs1' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.97>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %6 ]"   --->   Operation 36 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.31ns)   --->   "%exitcond_i_i = icmp eq i32 %t_V, %tmp_i_i_135" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 37 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 38 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_23_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:114->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 40 'specregionbegin' 'tmp_23_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:115->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 41 'speclooptripcount' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.31ns)   --->   "%tmp_17_i_i = icmp ult i32 %t_V, %rows" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 42 'icmp' 'tmp_17_i_i' <Predicate = (!exitcond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.31ns)   --->   "%tmp_18_i_i = icmp ugt i32 %t_V, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 43 'icmp' 'tmp_18_i_i' <Predicate = (!exitcond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 44 'partselect' 'tmp_34' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.30ns)   --->   "%icmp = icmp ne i31 %tmp_34, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 45 'icmp' 'icmp' <Predicate = (!exitcond_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 46 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.97>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 47 'ret' <Predicate = (exitcond_i_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%t_V_10 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge182.i.i ]"   --->   Operation 48 'phi' 't_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.31ns)   --->   "%exitcond2_i_i = icmp eq i32 %t_V_10, %tmp_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 49 'icmp' 'exitcond2_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_10, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 50 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_24_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:117->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 51 'specregionbegin' 'tmp_24_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:119->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 52 'speclooptripcount' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 53 'specpipeline' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.31ns)   --->   "%tmp_20_i_i = icmp ult i32 %t_V_10, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 54 'icmp' 'tmp_20_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.46ns)   --->   "%or_cond_i_i = and i1 %tmp_17_i_i, %tmp_20_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 55 'and' 'or_cond_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:130->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 56 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_21_i_i = zext i32 %t_V_10 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 57 'zext' 'tmp_21_i_i' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%k_buf_val_0_addr = getelementptr [256 x float]* %k_buf_val_0, i64 0, i64 %tmp_21_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 58 'getelementptr' 'k_buf_val_0_addr' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (1.99ns)   --->   "%win_val_0_2 = load float* %k_buf_val_0_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 59 'load' 'win_val_0_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%k_buf_val_1_addr = getelementptr [256 x float]* %k_buf_val_1, i64 0, i64 %tmp_21_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 60 'getelementptr' 'k_buf_val_1_addr' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (1.99ns)   --->   "%win_val_1_2 = load float* %k_buf_val_1_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:135->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 61 'load' 'win_val_1_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %threshold_assign_to_s, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 62 'partselect' 'tmp_9' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.98ns)   --->   "%notlhs1 = icmp ne i8 %tmp_9, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 63 'icmp' 'notlhs1' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.31ns)   --->   "%tmp_26_i_i = icmp ugt i32 %t_V_10, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 64 'icmp' 'tmp_26_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_69 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_10, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 65 'partselect' 'tmp_69' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.30ns)   --->   "%icmp1 = icmp ne i31 %tmp_69, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 66 'icmp' 'icmp1' <Predicate = (!exitcond2_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.46ns)   --->   "%or_cond4_i_i = and i1 %icmp, %icmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 67 'and' 'or_cond4_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %or_cond4_i_i, label %5, label %._crit_edge182.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 68 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.25>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%win_val_0_1_1 = load float* %win_val_0_1"   --->   Operation 69 'load' 'win_val_0_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%win_val_2_1_1 = load float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 70 'load' 'win_val_2_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%win_val_1_1_1 = load float* %win_val_1_1"   --->   Operation 71 'load' 'win_val_1_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i_i, label %6, label %.preheader180.preheader.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.45ns)   --->   "%win_val_1_2_1_i_i = select i1 %tmp_20_i_i, float %win_val_1_1_1, float 0.000000e+00" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 73 'select' 'win_val_1_2_1_i_i' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.45ns)   --->   "%win_val_2_2_1_i_i = select i1 %tmp_20_i_i, float %win_val_2_1_1, float 0.000000e+00" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 74 'select' 'win_val_2_2_1_i_i' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.97ns)   --->   "store float %win_val_1_2_1_i_i, float* %win_val_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 75 'store' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 76 [1/1] (0.97ns)   --->   "store float %win_val_2_2_1_i_i, float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 76 'store' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:143->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 77 'br' <Predicate = (!exitcond2_i_i & !or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (1.99ns)   --->   "%win_val_0_2 = load float* %k_buf_val_0_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 78 'load' 'win_val_0_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 79 [1/2] (1.99ns)   --->   "%win_val_1_2 = load float* %k_buf_val_1_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:135->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 79 'load' 'win_val_1_2' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 80 [1/1] (1.99ns)   --->   "store float %win_val_1_2, float* %k_buf_val_0_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 80 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 81 'specregionbegin' 'tmp_25_i_i' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 82 'specprotocol' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.26ns)   --->   "%tmp_71 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 83 'read' 'tmp_71' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_25_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 84 'specregionend' 'empty' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.99ns)   --->   "store float %tmp_71, float* %k_buf_val_1_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:141->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 85 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 86 [1/1] (0.97ns)   --->   "store float %win_val_1_2, float* %win_val_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:135->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 86 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 87 [1/1] (0.97ns)   --->   "store float %tmp_71, float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 87 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.97>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "store float %win_val_0_2, float* %win_val_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 88 'store' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 89 'br' <Predicate = (!exitcond2_i_i & or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%win_val_0_0_load = load float* %win_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 90 'load' 'win_val_0_0_load' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%win_val_2_0_load = load float* %win_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 91 'load' 'win_val_2_0_load' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%win_val_1_1_to_int = bitcast float %win_val_1_1_1 to i32"   --->   Operation 92 'bitcast' 'win_val_1_1_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_1_1_to_int, i32 23, i32 30)"   --->   Operation 93 'partselect' 'tmp_7' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i32 %win_val_1_1_to_int to i23"   --->   Operation 94 'trunc' 'tmp_46' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.98ns)   --->   "%notlhs = icmp ne i8 %tmp_7, -1"   --->   Operation 95 'icmp' 'notlhs' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.27ns)   --->   "%notrhs = icmp eq i23 %tmp_46, 0"   --->   Operation 96 'icmp' 'notrhs' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.46ns)   --->   "%tmp_s = or i1 %notrhs, %notlhs"   --->   Operation 97 'or' 'tmp_s' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (3.33ns)   --->   "%tmp_4 = fcmp oge float %win_val_1_1_1, %threshold_assign" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 98 'fcmp' 'tmp_4' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%win_val_0_1_to_int = bitcast float %win_val_0_1_1 to i32"   --->   Operation 99 'bitcast' 'win_val_0_1_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_0_1_to_int, i32 23, i32 30)"   --->   Operation 100 'partselect' 'tmp_6' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %win_val_0_1_to_int to i23"   --->   Operation 101 'trunc' 'tmp_52' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.98ns)   --->   "%notlhs2 = icmp ne i8 %tmp_6, -1"   --->   Operation 102 'icmp' 'notlhs2' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.27ns)   --->   "%notrhs2 = icmp eq i23 %tmp_52, 0"   --->   Operation 103 'icmp' 'notrhs2' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp9_demorgan)   --->   "%tmp_8 = or i1 %notrhs2, %notlhs2"   --->   Operation 104 'or' 'tmp_8' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp9_demorgan)   --->   "%tmp_10 = and i1 %tmp_8, %tmp_s"   --->   Operation 105 'and' 'tmp_10' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (3.33ns)   --->   "%tmp_11 = fcmp ogt float %win_val_0_1_1, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 106 'fcmp' 'tmp_11' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp9_demorgan)   --->   "%tmp_12 = and i1 %tmp_10, %tmp_11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 107 'and' 'tmp_12' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%win_val_0_0_to_int = bitcast float %win_val_0_0_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 108 'bitcast' 'win_val_0_0_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_0_0_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 109 'partselect' 'tmp_13' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %win_val_0_0_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 110 'trunc' 'tmp_58' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.98ns)   --->   "%notlhs4 = icmp ne i8 %tmp_13, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 111 'icmp' 'notlhs4' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.27ns)   --->   "%notrhs4 = icmp eq i23 %tmp_58, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 112 'icmp' 'notrhs4' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_14 = or i1 %notrhs4, %notlhs4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 113 'or' 'tmp_14' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_15 = and i1 %tmp_14, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 114 'and' 'tmp_15' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (3.33ns)   --->   "%tmp_16 = fcmp ogt float %win_val_0_0_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 115 'fcmp' 'tmp_16' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_17 = and i1 %tmp_15, %tmp_16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 116 'and' 'tmp_17' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%win_val_2_0_to_int = bitcast float %win_val_2_0_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 117 'bitcast' 'win_val_2_0_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_2_0_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 118 'partselect' 'tmp_28' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %win_val_2_0_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 119 'trunc' 'tmp_65' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.98ns)   --->   "%notlhs3 = icmp ne i8 %tmp_28, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 120 'icmp' 'notlhs3' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (1.27ns)   --->   "%notrhs3 = icmp eq i23 %tmp_65, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 121 'icmp' 'notrhs3' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (3.33ns)   --->   "%tmp_31 = fcmp ogt float %win_val_2_0_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 122 'fcmp' 'tmp_31' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%win_val_2_1_to_int = bitcast float %win_val_2_1_1 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 123 'bitcast' 'win_val_2_1_to_int' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_2_1_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 124 'partselect' 'tmp_44' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %win_val_2_1_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 125 'trunc' 'tmp_68' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.98ns)   --->   "%notlhs9 = icmp ne i8 %tmp_44, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 126 'icmp' 'notlhs9' <Predicate = (!exitcond2_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.27ns)   --->   "%notrhs9 = icmp eq i23 %tmp_68, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 127 'icmp' 'notrhs9' <Predicate = (!exitcond2_i_i)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_45 = or i1 %notrhs9, %notlhs9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 128 'or' 'tmp_45' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_47 = and i1 %tmp_45, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 129 'and' 'tmp_47' <Predicate = (!exitcond2_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (3.33ns)   --->   "%tmp_48 = fcmp ogt float %win_val_2_1_1, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 130 'fcmp' 'tmp_48' <Predicate = (!exitcond2_i_i)> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_49 = and i1 %tmp_47, %tmp_48" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 131 'and' 'tmp_49' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp9_demorgan = or i1 %tmp_12, %tmp_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 132 'or' 'tmp9_demorgan' <Predicate = (!exitcond2_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "store float %win_val_2_1_1, float* %win_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 133 'store' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "store float %win_val_0_1_1, float* %win_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 134 'store' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.91>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%win_val_0_1_load = load float* %win_val_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 135 'load' 'win_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%win_val_2_1_load = load float* %win_val_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 136 'load' 'win_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%win_val_1_0_load = load float* %win_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 137 'load' 'win_val_1_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%win_val_1_1_load = load float* %win_val_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 138 'load' 'win_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_1 = or i1 %notrhs1, %notlhs1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 139 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_3 = and i1 %tmp_s, %tmp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 140 'and' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_5 = and i1 %tmp_3, %tmp_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 141 'and' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%win_val_1_0_to_int = bitcast float %win_val_1_0_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 142 'bitcast' 'win_val_1_0_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_1_0_to_int, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 143 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %win_val_1_0_to_int to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 144 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.98ns)   --->   "%notlhs6 = icmp ne i8 %tmp_18, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 145 'icmp' 'notlhs6' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (1.27ns)   --->   "%notrhs6 = icmp eq i23 %tmp_63, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 146 'icmp' 'notrhs6' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_19 = or i1 %notrhs6, %notlhs6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 147 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_20 = and i1 %tmp_19, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 148 'and' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (3.33ns)   --->   "%tmp_21 = fcmp ogt float %win_val_1_0_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 149 'fcmp' 'tmp_21' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_22 = and i1 %tmp_20, %tmp_21" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 150 'and' 'tmp_22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%win_val_0_2_2_i_i_to = bitcast float %win_val_0_1_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 151 'bitcast' 'win_val_0_2_2_i_i_to' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_0_2_2_i_i_to, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 152 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %win_val_0_2_2_i_i_to to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 153 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.98ns)   --->   "%notlhs8 = icmp ne i8 %tmp_23, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 154 'icmp' 'notlhs8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.27ns)   --->   "%notrhs8 = icmp eq i23 %tmp_64, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 155 'icmp' 'notrhs8' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_24 = or i1 %notrhs8, %notlhs8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 156 'or' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_25 = and i1 %tmp_24, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 157 'and' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (3.33ns)   --->   "%tmp_26 = fcmp ogt float %win_val_0_1_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 158 'fcmp' 'tmp_26' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_27 = and i1 %tmp_25, %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 159 'and' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp6_demorgan)   --->   "%tmp_29 = or i1 %notrhs3, %notlhs3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 160 'or' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp6_demorgan)   --->   "%tmp_30 = and i1 %tmp_29, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 161 'and' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp6_demorgan)   --->   "%tmp_32 = and i1 %tmp_30, %tmp_31" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 162 'and' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%win_val_1_2_2_i_i_to = bitcast float %win_val_1_1_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 163 'bitcast' 'win_val_1_2_2_i_i_to' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_1_2_2_i_i_to, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 164 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i32 %win_val_1_2_2_i_i_to to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 165 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.98ns)   --->   "%notlhs5 = icmp ne i8 %tmp_33, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 166 'icmp' 'notlhs5' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.27ns)   --->   "%notrhs5 = icmp eq i23 %tmp_66, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 167 'icmp' 'notrhs5' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp7_demorgan)   --->   "%tmp_35 = or i1 %notrhs5, %notlhs5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 168 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp7_demorgan)   --->   "%tmp_36 = and i1 %tmp_35, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 169 'and' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (3.33ns)   --->   "%tmp_37 = fcmp ogt float %win_val_1_1_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 170 'fcmp' 'tmp_37' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp7_demorgan)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 171 'and' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%win_val_2_2_2_i_i_to = bitcast float %win_val_2_1_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 172 'bitcast' 'win_val_2_2_2_i_i_to' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %win_val_2_2_2_i_i_to, i32 23, i32 30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 173 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %win_val_2_2_2_i_i_to to i23" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 174 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.98ns)   --->   "%notlhs7 = icmp ne i8 %tmp_39, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 175 'icmp' 'notlhs7' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (1.27ns)   --->   "%notrhs7 = icmp eq i23 %tmp_67, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 176 'icmp' 'notrhs7' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_40 = or i1 %notrhs7, %notlhs7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 177 'or' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_41 = and i1 %tmp_40, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 178 'and' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (3.33ns)   --->   "%tmp_42 = fcmp ogt float %win_val_2_1_load, %win_val_1_1_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 179 'fcmp' 'tmp_42' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_43 = and i1 %tmp_41, %tmp_42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 180 'and' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = and i1 %tmp_5, %tmp_18_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 181 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4_demorgan = or i1 %tmp_43, %tmp_49" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 182 'or' 'tmp4_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4 = xor i1 %tmp4_demorgan, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 183 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp3 = and i1 %tmp_26_i_i, %tmp4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 184 'and' 'tmp3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp3, %tmp2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 185 'and' 'tmp1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp7_demorgan = or i1 %tmp_38, %tmp_22" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 186 'or' 'tmp7_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp6_demorgan = or i1 %tmp7_demorgan, %tmp_32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 187 'or' 'tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp8_demorgan = or i1 %tmp9_demorgan, %tmp_27" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 188 'or' 'tmp8_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp5_demorgan = or i1 %tmp8_demorgan, %tmp6_demorgan" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 189 'or' 'tmp5_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp5 = xor i1 %tmp5_demorgan, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 190 'xor' 'tmp5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_2 = and i1 %tmp1, %tmp5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 191 'and' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.47ns) (out node of the LUT)   --->   "%tmp_70 = select i1 %tmp_2, i8 -1, i8 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 192 'select' 'tmp_70' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_28_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 193 'specregionbegin' 'tmp_28_i_i' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 194 'specprotocol' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_70)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 195 'write' <Predicate = (or_cond4_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp_28_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 196 'specregionend' 'empty_136' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge182.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:162->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 197 'br' <Predicate = (or_cond4_i_i)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_24_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:163->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 198 'specregionend' 'empty_137' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "store float %win_val_1_1_1, float* %win_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:127->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 199 'store' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 200 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp_23_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:164->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 201 'specregionend' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.26ns
The critical path consists of the following:
	fifo read on port 'threshold' [19]  (2.26 ns)

 <State 2>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('threshold', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [20]  (8.29 ns)

 <State 3>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('threshold', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [20]  (8.29 ns)

 <State 4>: 1.58ns
The critical path consists of the following:
	'add' operation ('tmp_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [25]  (1.58 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:113->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [33]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 6>: 2.7ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [45]  (0 ns)
	'getelementptr' operation ('k_buf_val_0_addr', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [67]  (0 ns)
	'load' operation ('win.val[0][2]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:132->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) on array 'k_buf.val[0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29 [68]  (2 ns)
	blocking operation 0.705 ns on control path)

 <State 7>: 4.26ns
The critical path consists of the following:
	'load' operation ('win.val[1][1]') on local variable 'win.val[1][1]' [48]  (0 ns)
	'fcmp' operation ('tmp_16', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [117]  (3.33 ns)
	'and' operation ('tmp_17', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [118]  (0.464 ns)
	'or' operation ('tmp9_demorgan', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [180]  (0.464 ns)

 <State 8>: 7.92ns
The critical path consists of the following:
	'load' operation ('win_val_1_0_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) on local variable 'win.val[1][0]' [85]  (0 ns)
	'fcmp' operation ('tmp_21', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [126]  (3.33 ns)
	'and' operation ('tmp_22', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [127]  (0.464 ns)
	'or' operation ('tmp7_demorgan', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [178]  (0.464 ns)
	'or' operation ('tmp6_demorgan', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [179]  (0.464 ns)
	'or' operation ('tmp5_demorgan', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [182]  (0 ns)
	'xor' operation ('tmp5', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [183]  (0.464 ns)
	'and' operation ('tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [184]  (0 ns)
	'select' operation ('tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [185]  (0.472 ns)
	fifo write on port 'p_dst_data_stream_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:310->image_core.cpp:29) [193]  (2.26 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
