# AMBA-APB3
RTL design for AMBA APB3 bus in Verilog with configurable master, multiple slaves, and testbench.
