<stg><name>pointwise_conv2d_fix</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="14">
<![CDATA[
.loopexit:2  %zext_ln16 = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:3  %add_ln16 = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %icmp_ln16 = icmp eq i5 %out_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %out_d = add i5 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln16, label %1, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
.preheader4.preheader:0  %zext_ln19 = zext i5 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="5">
<![CDATA[
.preheader4.preheader:2  %trunc_ln30 = trunc i5 %out_d_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:3  %buffer = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:4  %zext_ln23_5 = zext i4 %trunc_ln30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:5  %SeparableConv2D_0_w_2 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_5

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="4">
<![CDATA[
.preheader4.preheader:6  %SeparableConv2D_0_w_3 = load i15* %SeparableConv2D_0_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:3  %buffer = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="4">
<![CDATA[
.preheader4.preheader:6  %SeparableConv2D_0_w_3 = load i15* %SeparableConv2D_0_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:7  %sext_ln23_2 = sext i15 %SeparableConv2D_0_w_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:8  %empty_27 = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:9  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %out_h_0 = phi i5 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %icmp_ln17 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %zext_ln23_2 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %shl_ln23_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %zext_ln23_3 = zext i7 %shl_ln23_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %sub_ln23 = sub i11 %zext_ln23_2, %zext_ln23_3

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i5 [ %out_w, %.critedge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln18 = icmp eq i5 %out_w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln18, label %.preheader4.loopexit, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="5">
<![CDATA[
.critedge:0  %zext_ln20 = zext i5 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge:1  %add_ln23_1 = add i11 %sub_ln23, %zext_ln20

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="11">
<![CDATA[
.critedge:2  %sext_ln23 = sext i11 %add_ln23_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
.critedge:3  %zext_ln23_4 = zext i32 %sext_ln23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_4

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
.critedge:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="11">
<![CDATA[
.critedge:14  %sext_ln30 = sext i11 %add_ln23_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.critedge:15  %add_ln30_1 = add i15 %sext_ln30, %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
.critedge:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="16">
<![CDATA[
.critedge:6  %sext_ln23_1 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.critedge:7  %mul_ln23 = mul i30 %sext_ln23_2, %sext_ln23_1

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:8  %trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:9  %buffer_4 = add i16 %trunc_ln5, %empty_27

]]></Node>
<StgValue><ssdm name="buffer_4"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="16">
<![CDATA[
.critedge:10  %trunc_ln20 = trunc i16 %buffer_4 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.critedge:11  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:12  %select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln20

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="15">
<![CDATA[
.critedge:13  %zext_ln27 = zext i15 %select_ln27 to i16

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
.critedge:16  %sext_ln30_1 = sext i15 %add_ln30_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
.critedge:17  %zext_ln30 = zext i32 %sext_ln30_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:18  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.critedge:19  store i16 %zext_ln27, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.critedge:20  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="SeparableConv2D_0_b_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="SeparableConv2D_0_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="out_d_0" fromId="87" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln16" to="out_d_0" fromId="9" toId="10">
</dataflow>
<dataflow id="90" from="out_d" to="out_d_0" fromId="16" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="91" from="br_ln0" to="out_d_0" fromId="42" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="93" from="StgValue_92" to="phi_mul" fromId="92" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="br_ln16" to="phi_mul" fromId="9" toId="11">
</dataflow>
<dataflow id="95" from="add_ln16" to="phi_mul" fromId="13" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="br_ln0" to="phi_mul" fromId="42" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="97" from="phi_mul" to="zext_ln16" fromId="11" toId="12">
</dataflow>
<dataflow id="98" from="phi_mul" to="add_ln16" fromId="11" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln16" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="out_d_0" to="icmp_ln16" fromId="10" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="icmp_ln16" fromId="102" toId="14">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="104" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_106" to="empty" fromId="106" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_106" to="empty" fromId="106" toId="15">
</dataflow>
<dataflow id="110" from="out_d_0" to="out_d" fromId="10" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_111" to="out_d" fromId="111" toId="16">
</dataflow>
<dataflow id="113" from="icmp_ln16" to="br_ln16" fromId="14" toId="17">
</dataflow>
<dataflow id="114" from="out_d_0" to="zext_ln19" fromId="10" toId="18">
</dataflow>
<dataflow id="115" from="SeparableConv2D_0_b_s" to="SeparableConv2D_0_b_1" fromId="85" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_116" to="SeparableConv2D_0_b_1" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="zext_ln19" to="SeparableConv2D_0_b_1" fromId="18" toId="19">
</dataflow>
<dataflow id="119" from="out_d_0" to="trunc_ln30" fromId="10" toId="20">
</dataflow>
<dataflow id="120" from="SeparableConv2D_0_b_1" to="buffer" fromId="19" toId="21">
</dataflow>
<dataflow id="121" from="trunc_ln30" to="zext_ln23_5" fromId="20" toId="22">
</dataflow>
<dataflow id="122" from="SeparableConv2D_0_w_s" to="SeparableConv2D_0_w_2" fromId="86" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_116" to="SeparableConv2D_0_w_2" fromId="116" toId="23">
</dataflow>
<dataflow id="124" from="zext_ln23_5" to="SeparableConv2D_0_w_2" fromId="22" toId="23">
</dataflow>
<dataflow id="125" from="SeparableConv2D_0_w_2" to="SeparableConv2D_0_w_3" fromId="23" toId="24">
</dataflow>
<dataflow id="126" from="SeparableConv2D_0_b_1" to="buffer" fromId="19" toId="26">
</dataflow>
<dataflow id="127" from="SeparableConv2D_0_w_2" to="SeparableConv2D_0_w_3" fromId="23" toId="27">
</dataflow>
<dataflow id="128" from="SeparableConv2D_0_w_3" to="sext_ln23_2" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="buffer" to="empty_27" fromId="26" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_87" to="out_h_0" fromId="87" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln17" to="out_h_0" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="out_h" to="out_h_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln0" to="out_h_0" fromId="56" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="134" from="out_h_0" to="icmp_ln17" fromId="31" toId="32">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln17" fromId="135" toId="32">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="104" toId="33">
</dataflow>
<dataflow id="139" from="StgValue_138" to="empty_28" fromId="138" toId="33">
</dataflow>
<dataflow id="140" from="StgValue_138" to="empty_28" fromId="138" toId="33">
</dataflow>
<dataflow id="141" from="StgValue_138" to="empty_28" fromId="138" toId="33">
</dataflow>
<dataflow id="142" from="out_h_0" to="out_h" fromId="31" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_111" to="out_h" fromId="111" toId="34">
</dataflow>
<dataflow id="144" from="icmp_ln17" to="br_ln17" fromId="32" toId="35">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="shl_ln" fromId="145" toId="36">
</dataflow>
<dataflow id="147" from="out_h_0" to="shl_ln" fromId="31" toId="36">
</dataflow>
<dataflow id="148" from="StgValue_87" to="shl_ln" fromId="87" toId="36">
</dataflow>
<dataflow id="149" from="shl_ln" to="zext_ln23_2" fromId="36" toId="37">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln23_1" fromId="150" toId="38">
</dataflow>
<dataflow id="152" from="out_h_0" to="shl_ln23_1" fromId="31" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_153" to="shl_ln23_1" fromId="153" toId="38">
</dataflow>
<dataflow id="155" from="shl_ln23_1" to="zext_ln23_3" fromId="38" toId="39">
</dataflow>
<dataflow id="156" from="zext_ln23_2" to="sub_ln23" fromId="37" toId="40">
</dataflow>
<dataflow id="157" from="zext_ln23_3" to="sub_ln23" fromId="39" toId="40">
</dataflow>
<dataflow id="158" from="out_w" to="out_w_0" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln18" to="out_w_0" fromId="70" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="160" from="StgValue_87" to="out_w_0" fromId="87" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln18" to="out_w_0" fromId="41" toId="43">
</dataflow>
<dataflow id="162" from="out_w_0" to="icmp_ln18" fromId="43" toId="44">
</dataflow>
<dataflow id="163" from="StgValue_135" to="icmp_ln18" fromId="135" toId="44">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="104" toId="45">
</dataflow>
<dataflow id="165" from="StgValue_138" to="empty_29" fromId="138" toId="45">
</dataflow>
<dataflow id="166" from="StgValue_138" to="empty_29" fromId="138" toId="45">
</dataflow>
<dataflow id="167" from="StgValue_138" to="empty_29" fromId="138" toId="45">
</dataflow>
<dataflow id="168" from="out_w_0" to="out_w" fromId="43" toId="46">
</dataflow>
<dataflow id="169" from="StgValue_111" to="out_w" fromId="111" toId="46">
</dataflow>
<dataflow id="170" from="icmp_ln18" to="br_ln18" fromId="44" toId="47">
</dataflow>
<dataflow id="171" from="out_w_0" to="zext_ln20" fromId="43" toId="48">
</dataflow>
<dataflow id="172" from="sub_ln23" to="add_ln23_1" fromId="40" toId="49">
</dataflow>
<dataflow id="173" from="zext_ln20" to="add_ln23_1" fromId="48" toId="49">
</dataflow>
<dataflow id="174" from="add_ln23_1" to="sext_ln23" fromId="49" toId="50">
</dataflow>
<dataflow id="175" from="sext_ln23" to="zext_ln23_4" fromId="50" toId="51">
</dataflow>
<dataflow id="176" from="input_r" to="input_addr" fromId="83" toId="52">
</dataflow>
<dataflow id="177" from="StgValue_116" to="input_addr" fromId="116" toId="52">
</dataflow>
<dataflow id="178" from="zext_ln23_4" to="input_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="179" from="input_addr" to="input_load" fromId="52" toId="53">
</dataflow>
<dataflow id="180" from="add_ln23_1" to="sext_ln30" fromId="49" toId="54">
</dataflow>
<dataflow id="181" from="sext_ln30" to="add_ln30_1" fromId="54" toId="55">
</dataflow>
<dataflow id="182" from="zext_ln16" to="add_ln30_1" fromId="12" toId="55">
</dataflow>
<dataflow id="183" from="input_addr" to="input_load" fromId="52" toId="57">
</dataflow>
<dataflow id="184" from="input_load" to="sext_ln23_1" fromId="57" toId="58">
</dataflow>
<dataflow id="185" from="sext_ln23_2" to="mul_ln23" fromId="28" toId="59">
</dataflow>
<dataflow id="186" from="sext_ln23_1" to="mul_ln23" fromId="58" toId="59">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln5" fromId="187" toId="60">
</dataflow>
<dataflow id="189" from="mul_ln23" to="trunc_ln5" fromId="59" toId="60">
</dataflow>
<dataflow id="191" from="StgValue_190" to="trunc_ln5" fromId="190" toId="60">
</dataflow>
<dataflow id="193" from="StgValue_192" to="trunc_ln5" fromId="192" toId="60">
</dataflow>
<dataflow id="194" from="trunc_ln5" to="buffer_4" fromId="60" toId="61">
</dataflow>
<dataflow id="195" from="empty_27" to="buffer_4" fromId="29" toId="61">
</dataflow>
<dataflow id="196" from="buffer_4" to="trunc_ln20" fromId="61" toId="62">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="197" toId="63">
</dataflow>
<dataflow id="199" from="buffer_4" to="tmp" fromId="61" toId="63">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp" fromId="200" toId="63">
</dataflow>
<dataflow id="202" from="tmp" to="select_ln27" fromId="63" toId="64">
</dataflow>
<dataflow id="204" from="StgValue_203" to="select_ln27" fromId="203" toId="64">
</dataflow>
<dataflow id="205" from="trunc_ln20" to="select_ln27" fromId="62" toId="64">
</dataflow>
<dataflow id="206" from="select_ln27" to="zext_ln27" fromId="64" toId="65">
</dataflow>
<dataflow id="207" from="add_ln30_1" to="sext_ln30_1" fromId="55" toId="66">
</dataflow>
<dataflow id="208" from="sext_ln30_1" to="zext_ln30" fromId="66" toId="67">
</dataflow>
<dataflow id="209" from="output_r" to="output_addr" fromId="84" toId="68">
</dataflow>
<dataflow id="210" from="StgValue_116" to="output_addr" fromId="116" toId="68">
</dataflow>
<dataflow id="211" from="zext_ln30" to="output_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="212" from="zext_ln27" to="store_ln30" fromId="65" toId="69">
</dataflow>
<dataflow id="213" from="output_addr" to="store_ln30" fromId="68" toId="69">
</dataflow>
<dataflow id="214" from="icmp_ln16" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="215" from="icmp_ln17" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="216" from="icmp_ln18" to="StgValue_5" fromId="44" toId="5">
</dataflow>
</dataflows>


</stg>
