{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718502250124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718502250130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 18:44:10 2024 " "Processing started: Sat Jun 15 18:44:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718502250130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502250130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502250130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718502251622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718502251622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/lfsr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/lfsr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller " "Found entity 1: LFSR_Controller" {  } { { "Task 3/LFSR_Controller.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502258656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502258656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH determine_valid_message.sv(23) " "Verilog HDL Declaration information at determine_valid_message.sv(23): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502258657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/determine_valid_message.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/determine_valid_message.sv" { { "Info" "ISGN_ENTITY_NAME" "1 determine_valid_message " "Found entity 1: determine_valid_message" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502258658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502258658 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryptor_fsm.sv(77) " "Verilog HDL information at decryptor_fsm.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718502258659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryptor_fsm.sv(42) " "Verilog HDL Declaration information at decryptor_fsm.sv(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502258659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/decryptor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/decryptor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryptor_fsm " "Found entity 1: decryptor_fsm" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502258659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502258659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259005 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259005 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(227) " "Verilog HDL Module Instantiation warning at ksa.sv(227): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718502259006 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(269) " "Verilog HDL Module Instantiation warning at ksa.sv(269): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 269 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718502259006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa.sv(8) " "Verilog HDL Declaration information at ksa.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259007 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task1/rc4.sv " "Can't analyze file -- file Task1/rc4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718502259009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_data_memory " "Found entity 1: encrypted_data_memory" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE read_rom_mem.sv(13) " "Verilog HDL Declaration information at read_rom_mem.sv(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/read_rom_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_mem " "Found entity 1: read_rom_mem" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET time_machine.sv(15) " "Verilog HDL Declaration information at time_machine.sv(15): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_s_i_i START_S_I_I time_machine.sv(31) " "Verilog HDL Declaration information at time_machine.sv(31): object \"start_s_i_i\" differs only in case from object \"START_S_I_I\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_shuffle START_SHUFFLE time_machine.sv(32) " "Verilog HDL Declaration information at time_machine.sv(32): object \"start_shuffle\" differs only in case from object \"START_SHUFFLE\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_machine " "Found entity 1: time_machine" {  } { { "time_machine.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET decryption_core.sv(12) " "Verilog HDL Declaration information at decryption_core.sv(12): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_S_I_I start_s_i_i decryption_core.sv(45) " "Verilog HDL Declaration information at decryption_core.sv(45): object \"START_S_I_I\" differs only in case from object \"start_s_i_i\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_SHUFFLE start_shuffle decryption_core.sv(47) " "Verilog HDL Declaration information at decryption_core.sv(47): object \"START_SHUFFLE\" differs only in case from object \"start_shuffle\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718502259014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/decryption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/decryption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_core " "Found entity 1: decryption_core" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/de_data_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/de_data_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_data_writer " "Found entity 1: de_data_writer" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_data_memory " "Found entity 1: decrypted_data_memory" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/decrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259017 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "parallel_cores.sv(39) " "Verilog HDL Module Instantiation warning at parallel_cores.sv(39): ignored dangling comma in List of Port Connections" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718502259018 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "parallel_cores.sv(103) " "Verilog HDL Module Instantiation warning at parallel_cores.sv(103): ignored dangling comma in List of Port Connections" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718502259019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores " "Found entity 1: parallel_cores" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718502259019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259019 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LED ksa.sv(114) " "Verilog HDL error at ksa.sv(114): object \"LED\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 114 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1718502259021 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ksa.sv(282) " "Verilog HDL Instantiation warning at ksa.sv(282): instance has no name" {  } { { "ksa.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv" 282 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718502259022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718502259595 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 15 18:44:19 2024 " "Processing ended: Sat Jun 15 18:44:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718502259595 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718502259595 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718502259595 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502259595 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718502260236 ""}
