$date
	Mon Oct 15 22:26:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 16 ! op [0:15] $end
$var reg 4 " ip [0:3] $end
$scope module dc $end
$var wire 4 # ip [0:3] $end
$var wire 16 $ op [0:15] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000 $
b0 #
b0 "
b1000000000000000 !
$end
#5
b100000000000000 !
b100000000000000 $
b1 "
b1 #
#10
b10000000000000 !
b10000000000000 $
b10 "
b10 #
#15
b1000000000000 !
b1000000000000 $
b11 "
b11 #
#20
b100000000000 !
b100000000000 $
b100 "
b100 #
#25
b10000000000 !
b10000000000 $
b101 "
b101 #
#30
b1000000000 !
b1000000000 $
b110 "
b110 #
#35
b100000000 !
b100000000 $
b111 "
b111 #
#40
b10000000 !
b10000000 $
b1000 "
b1000 #
#45
b1000000 !
b1000000 $
b1001 "
b1001 #
#50
b100000 !
b100000 $
b1010 "
b1010 #
#55
b10000 !
b10000 $
b1011 "
b1011 #
#60
b1000 !
b1000 $
b1100 "
b1100 #
#65
b100 !
b100 $
b1101 "
b1101 #
#70
b10 !
b10 $
b1110 "
b1110 #
#75
b1 !
b1 $
b1111 "
b1111 #
#80
