/**
 *
 * @file DMA_RegisterDefines_CHIS.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CHIS_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CHIS_H_

#include <xUtils/Standard/Standard.h>

/**************************************************************************************
************************************* 22 DMACHIS *************************************
****************************************************************************************/

/*--------*/
#define DMA_DMACHIS_R_CHIS0_MASK        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_R_CHIS0_BIT         ((uint32_t)0U)
#define DMA_DMACHIS_R_CHIS0_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS0_OCCUR       ((uint32_t)0x00000001U)
#define DMA_DMACHIS_R_CHIS0_CLEAR       ((uint32_t)0x00000001U)

#define DMA_DMACHIS_CHIS0_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS0_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS0_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS0_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS1_MASK        ((uint32_t)0x00000002U)
#define DMA_DMACHIS_R_CHIS1_BIT         ((uint32_t)1U)
#define DMA_DMACHIS_R_CHIS1_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS1_OCCUR       ((uint32_t)0x00000002U)
#define DMA_DMACHIS_R_CHIS1_CLEAR       ((uint32_t)0x00000002U)

#define DMA_DMACHIS_CHIS1_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS1_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS1_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS1_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS2_MASK        ((uint32_t)0x00000004U)
#define DMA_DMACHIS_R_CHIS2_BIT         ((uint32_t)2U)
#define DMA_DMACHIS_R_CHIS2_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS2_OCCUR       ((uint32_t)0x00000004U)
#define DMA_DMACHIS_R_CHIS2_CLEAR       ((uint32_t)0x00000004U)

#define DMA_DMACHIS_CHIS2_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS2_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS2_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS2_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS3_MASK        ((uint32_t)0x00000008U)
#define DMA_DMACHIS_R_CHIS3_BIT         ((uint32_t)3U)
#define DMA_DMACHIS_R_CHIS3_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS3_OCCUR       ((uint32_t)0x00000008U)
#define DMA_DMACHIS_R_CHIS3_CLEAR       ((uint32_t)0x00000008U)

#define DMA_DMACHIS_CHIS3_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS3_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS3_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS3_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS4_MASK        ((uint32_t)0x00000010U)
#define DMA_DMACHIS_R_CHIS4_BIT         ((uint32_t)4U)
#define DMA_DMACHIS_R_CHIS4_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS4_OCCUR       ((uint32_t)0x00000010U)
#define DMA_DMACHIS_R_CHIS4_CLEAR       ((uint32_t)0x00000010U)

#define DMA_DMACHIS_CHIS4_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS4_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS4_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS4_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS5_MASK        ((uint32_t)0x00000020U)
#define DMA_DMACHIS_R_CHIS5_BIT         ((uint32_t)5U)
#define DMA_DMACHIS_R_CHIS5_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS5_OCCUR       ((uint32_t)0x00000020U)
#define DMA_DMACHIS_R_CHIS5_CLEAR       ((uint32_t)0x00000020U)

#define DMA_DMACHIS_CHIS5_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS5_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS5_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS5_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS6_MASK        ((uint32_t)0x00000040U)
#define DMA_DMACHIS_R_CHIS6_BIT         ((uint32_t)6U)
#define DMA_DMACHIS_R_CHIS6_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS6_OCCUR       ((uint32_t)0x00000040U)
#define DMA_DMACHIS_R_CHIS6_CLEAR       ((uint32_t)0x00000040U)

#define DMA_DMACHIS_CHIS6_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS6_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS6_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS6_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS7_MASK        ((uint32_t)0x00000080U)
#define DMA_DMACHIS_R_CHIS7_BIT         ((uint32_t)7U)
#define DMA_DMACHIS_R_CHIS7_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS7_OCCUR       ((uint32_t)0x00000080U)
#define DMA_DMACHIS_R_CHIS7_CLEAR       ((uint32_t)0x00000080U)

#define DMA_DMACHIS_CHIS7_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS7_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS7_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS7_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS8_MASK        ((uint32_t)0x00000100U)
#define DMA_DMACHIS_R_CHIS8_BIT         ((uint32_t)8U)
#define DMA_DMACHIS_R_CHIS8_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS8_OCCUR       ((uint32_t)0x00000100U)
#define DMA_DMACHIS_R_CHIS8_CLEAR       ((uint32_t)0x00000100U)

#define DMA_DMACHIS_CHIS8_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS8_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS8_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS8_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS9_MASK        ((uint32_t)0x00000200U)
#define DMA_DMACHIS_R_CHIS9_BIT         ((uint32_t)9U)
#define DMA_DMACHIS_R_CHIS9_NOOCCUR     ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS9_OCCUR       ((uint32_t)0x00000200U)
#define DMA_DMACHIS_R_CHIS9_CLEAR       ((uint32_t)0x00000200U)

#define DMA_DMACHIS_CHIS9_MASK          ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS9_NOOCCUR       ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS9_OCCUR         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS9_CLEAR         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS10_MASK       ((uint32_t)0x00000400U)
#define DMA_DMACHIS_R_CHIS10_BIT        ((uint32_t)10U)
#define DMA_DMACHIS_R_CHIS10_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS10_OCCUR      ((uint32_t)0x00000400U)
#define DMA_DMACHIS_R_CHIS10_CLEAR      ((uint32_t)0x00000400U)

#define DMA_DMACHIS_CHIS10_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS10_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS10_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS10_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS11_MASK       ((uint32_t)0x00000800U)
#define DMA_DMACHIS_R_CHIS11_BIT        ((uint32_t)11U)
#define DMA_DMACHIS_R_CHIS11_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS11_OCCUR      ((uint32_t)0x00000800U)
#define DMA_DMACHIS_R_CHIS11_CLEAR      ((uint32_t)0x00000800U)

#define DMA_DMACHIS_CHIS11_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS11_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS11_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS11_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS12_MASK       ((uint32_t)0x00001000U)
#define DMA_DMACHIS_R_CHIS12_BIT        ((uint32_t)12U)
#define DMA_DMACHIS_R_CHIS12_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS12_OCCUR      ((uint32_t)0x00001000U)
#define DMA_DMACHIS_R_CHIS12_CLEAR      ((uint32_t)0x00001000U)

#define DMA_DMACHIS_CHIS12_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS12_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS12_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS12_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS13_MASK       ((uint32_t)0x00002000U)
#define DMA_DMACHIS_R_CHIS13_BIT        ((uint32_t)13U)
#define DMA_DMACHIS_R_CHIS13_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS13_OCCUR      ((uint32_t)0x00002000U)
#define DMA_DMACHIS_R_CHIS13_CLEAR      ((uint32_t)0x00002000U)

#define DMA_DMACHIS_CHIS13_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS13_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS13_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS13_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS14_MASK       ((uint32_t)0x00004000U)
#define DMA_DMACHIS_R_CHIS14_BIT        ((uint32_t)14U)
#define DMA_DMACHIS_R_CHIS14_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS14_OCCUR      ((uint32_t)0x00004000U)
#define DMA_DMACHIS_R_CHIS14_CLEAR      ((uint32_t)0x00004000U)

#define DMA_DMACHIS_CHIS14_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS14_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS14_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS14_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS15_MASK       ((uint32_t)0x00008000U)
#define DMA_DMACHIS_R_CHIS15_BIT        ((uint32_t)15U)
#define DMA_DMACHIS_R_CHIS15_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS15_OCCUR      ((uint32_t)0x00008000U)
#define DMA_DMACHIS_R_CHIS15_CLEAR      ((uint32_t)0x00008000U)

#define DMA_DMACHIS_CHIS15_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS15_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS15_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS15_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS16_MASK       ((uint32_t)0x00010000U)
#define DMA_DMACHIS_R_CHIS16_BIT        ((uint32_t)16U)
#define DMA_DMACHIS_R_CHIS16_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS16_OCCUR      ((uint32_t)0x00010000U)
#define DMA_DMACHIS_R_CHIS16_CLEAR      ((uint32_t)0x00010000U)

#define DMA_DMACHIS_CHIS16_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS16_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS16_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS16_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS17_MASK       ((uint32_t)0x00020000U)
#define DMA_DMACHIS_R_CHIS17_BIT        ((uint32_t)17U)
#define DMA_DMACHIS_R_CHIS17_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS17_OCCUR      ((uint32_t)0x00020000U)
#define DMA_DMACHIS_R_CHIS17_CLEAR      ((uint32_t)0x00020000U)

#define DMA_DMACHIS_CHIS17_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS17_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS17_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS17_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS18_MASK       ((uint32_t)0x00040000U)
#define DMA_DMACHIS_R_CHIS18_BIT        ((uint32_t)18U)
#define DMA_DMACHIS_R_CHIS18_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS18_OCCUR      ((uint32_t)0x00040000U)
#define DMA_DMACHIS_R_CHIS18_CLEAR      ((uint32_t)0x00040000U)

#define DMA_DMACHIS_CHIS18_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS18_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS18_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS18_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS19_MASK       ((uint32_t)0x00080000U)
#define DMA_DMACHIS_R_CHIS19_BIT        ((uint32_t)19U)
#define DMA_DMACHIS_R_CHIS19_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS19_OCCUR      ((uint32_t)0x00080000U)
#define DMA_DMACHIS_R_CHIS19_CLEAR      ((uint32_t)0x00080000U)

#define DMA_DMACHIS_CHIS19_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS19_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS19_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS19_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS20_MASK       ((uint32_t)0x00100000U)
#define DMA_DMACHIS_R_CHIS20_BIT        ((uint32_t)20U)
#define DMA_DMACHIS_R_CHIS20_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS20_OCCUR      ((uint32_t)0x00100000U)
#define DMA_DMACHIS_R_CHIS20_CLEAR      ((uint32_t)0x00100000U)

#define DMA_DMACHIS_CHIS20_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS20_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS20_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS20_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS21_MASK       ((uint32_t)0x00200000U)
#define DMA_DMACHIS_R_CHIS21_BIT        ((uint32_t)21U)
#define DMA_DMACHIS_R_CHIS21_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS21_OCCUR      ((uint32_t)0x00200000U)
#define DMA_DMACHIS_R_CHIS21_CLEAR      ((uint32_t)0x00200000U)

#define DMA_DMACHIS_CHIS21_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS21_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS21_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS21_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS22_MASK       ((uint32_t)0x00400000U)
#define DMA_DMACHIS_R_CHIS22_BIT        ((uint32_t)22U)
#define DMA_DMACHIS_R_CHIS22_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS22_OCCUR      ((uint32_t)0x00400000U)
#define DMA_DMACHIS_R_CHIS22_CLEAR      ((uint32_t)0x00400000U)

#define DMA_DMACHIS_CHIS22_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS22_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS22_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS22_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS23_MASK       ((uint32_t)0x00800000U)
#define DMA_DMACHIS_R_CHIS23_BIT        ((uint32_t)23U)
#define DMA_DMACHIS_R_CHIS23_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS23_OCCUR      ((uint32_t)0x00800000U)
#define DMA_DMACHIS_R_CHIS23_CLEAR      ((uint32_t)0x00800000U)

#define DMA_DMACHIS_CHIS23_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS23_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS23_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS23_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS24_MASK       ((uint32_t)0x01000000U)
#define DMA_DMACHIS_R_CHIS24_BIT        ((uint32_t)24U)
#define DMA_DMACHIS_R_CHIS24_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS24_OCCUR      ((uint32_t)0x01000000U)
#define DMA_DMACHIS_R_CHIS24_CLEAR      ((uint32_t)0x01000000U)

#define DMA_DMACHIS_CHIS24_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS24_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS24_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS24_CLEAR        ((uint32_t)0x00000001U)
/*--------*/
/*--------*/
#define DMA_DMACHIS_R_CHIS25_MASK       ((uint32_t)0x02000000U)
#define DMA_DMACHIS_R_CHIS25_BIT        ((uint32_t)25U)
#define DMA_DMACHIS_R_CHIS25_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS25_OCCUR      ((uint32_t)0x02000000U)
#define DMA_DMACHIS_R_CHIS25_CLEAR      ((uint32_t)0x02000000U)

#define DMA_DMACHIS_CHIS25_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS25_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS25_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS25_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS26_MASK       ((uint32_t)0x04000000U)
#define DMA_DMACHIS_R_CHIS26_BIT        ((uint32_t)26U)
#define DMA_DMACHIS_R_CHIS26_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS26_OCCUR      ((uint32_t)0x04000000U)
#define DMA_DMACHIS_R_CHIS26_CLEAR      ((uint32_t)0x04000000U)

#define DMA_DMACHIS_CHIS26_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS26_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS26_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS26_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS27_MASK       ((uint32_t)0x08000000U)
#define DMA_DMACHIS_R_CHIS27_BIT        ((uint32_t)27U)
#define DMA_DMACHIS_R_CHIS27_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS27_OCCUR      ((uint32_t)0x08000000U)
#define DMA_DMACHIS_R_CHIS27_CLEAR      ((uint32_t)0x08000000U)

#define DMA_DMACHIS_CHIS27_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS27_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS27_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS27_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS28_MASK       ((uint32_t)0x10000000U)
#define DMA_DMACHIS_R_CHIS28_BIT        ((uint32_t)28U)
#define DMA_DMACHIS_R_CHIS28_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS28_OCCUR      ((uint32_t)0x10000000U)
#define DMA_DMACHIS_R_CHIS28_CLEAR      ((uint32_t)0x10000000U)

#define DMA_DMACHIS_CHIS28_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS28_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS28_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS28_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS29_MASK       ((uint32_t)0x20000000U)
#define DMA_DMACHIS_R_CHIS29_BIT        ((uint32_t)29U)
#define DMA_DMACHIS_R_CHIS29_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS29_OCCUR      ((uint32_t)0x20000000U)
#define DMA_DMACHIS_R_CHIS29_CLEAR      ((uint32_t)0x20000000U)

#define DMA_DMACHIS_CHIS29_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS29_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS29_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS29_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS30_MASK       ((uint32_t)0x40000000U)
#define DMA_DMACHIS_R_CHIS30_BIT        ((uint32_t)30U)
#define DMA_DMACHIS_R_CHIS30_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS30_OCCUR      ((uint32_t)0x40000000U)
#define DMA_DMACHIS_R_CHIS30_CLEAR      ((uint32_t)0x40000000U)

#define DMA_DMACHIS_CHIS30_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS30_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS30_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS30_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMACHIS_R_CHIS31_MASK       ((uint32_t)0x80000000U)
#define DMA_DMACHIS_R_CHIS31_BIT        ((uint32_t)31U)
#define DMA_DMACHIS_R_CHIS31_NOOCCUR    ((uint32_t)0x00000000U)
#define DMA_DMACHIS_R_CHIS31_OCCUR      ((uint32_t)0x80000000U)
#define DMA_DMACHIS_R_CHIS31_CLEAR      ((uint32_t)0x80000000U)

#define DMA_DMACHIS_CHIS31_MASK         ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS31_NOOCCUR      ((uint32_t)0x00000000U)
#define DMA_DMACHIS_CHIS31_OCCUR        ((uint32_t)0x00000001U)
#define DMA_DMACHIS_CHIS31_CLEAR        ((uint32_t)0x00000001U)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CHIS_H_ */
