// Seed: 1551144758
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  tri id_3, id_4, id_5;
  wire id_6;
  assign id_3 = 1;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_4[1] <= 1;
  module_0(
      id_3
  );
endmodule
