$date
	Fri Oct 08 09:12:14 2021
$end
$version
	QuestaSim Version 2020.2
$end
$timescale
	1ps
$end
$scope module prueba_radicador $end
$scope module duv $end
$scope module radicador_duv $end
$var wire 1 ! CLK $end
$var wire 8 ) X [0] $end
$upscope $end
$upscope $end
$scope module interfaz $end
$scope module md $end
$var reg 8 * data_in [7:0] $end
$upscope $end
$scope module sd $end
$var reg 8 + data_in [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
x"
x#
x$
x%
x&
x'
x(
bx )
bx *
b11001 +
0!
b11001 +
#50000
1!
#52000
0"
0#
0$
1%
1&
0'
0(
b11001 )
#100000
0!
#150000
1!
b11001 *
#200000
0!
#250000
1!
#300000
0!
#350000
1!
#400000
0!
#450000
1!
#500000
0!
