library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity concatenar_RAM is

port (
     datoA : in std_logic_vector(7 downto 0);
	 datoB : in std_logic_vector(7 downto 0);
	 Salida : out std_logic_vector(7 downto 0)
	 );
end concatenar_RAM;

architecture sol of concatenar_RAM is
begin

process(datoA,datoB)
begin

	Salida <= datoA(7)&datoA(6)&datoA(5)&datoA(4)&datoB(3)&datoB(2)&datoB(1)&datoB(0);

	
end process;
end sol;