set_global_assignment-nameACTIVE_SERIAL_CLOCKFREQ_100MHZ
set_global_assignment-nameADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAPOFF
set_global_assignment-nameAHDL_FILE../../../modules/modulbus/i2c.tdf
set_global_assignment-nameALLOW_POWER_UP_DONT_CAREOFF
set_global_assignment-nameALM_REGISTER_PACKING_EFFORTHIGH
set_global_assignment-nameAUTO_SHIFT_REGISTER_RECOGNITIONOFF
set_global_assignment-nameCRC_ERROR_OPEN_DRAINON
set_global_assignment-nameCYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION"USEASREGULARIO"
set_global_assignment-nameDEVICE5agxma3d4f27i3
set_global_assignment-nameECO_OPTIMIZE_TIMINGON
set_global_assignment-nameEDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL"<None>"
set_global_assignment-nameEDA_OUTPUT_DATA_FORMATNONE-section_ideda_board_design_boundary_scan
set_global_assignment-nameEDA_OUTPUT_DATA_FORMATNONE-section_ideda_simulation
set_global_assignment-nameEDA_SIMULATION_TOOL"<None>"
set_global_assignment-nameENABLE_BOOT_SEL_PINON
set_global_assignment-nameENABLE_CONFIGURATION_PINSON
set_global_assignment-nameENABLE_NCE_PINON
set_global_assignment-nameENABLE_SIGNALTAPOFF
set_global_assignment-nameERROR_CHECK_FREQUENCY_DIVISOR2
set_global_assignment-nameFAMILY"ArriaV"
set_global_assignment-nameFINAL_PLACEMENT_OPTIMIZATIONALWAYS
set_global_assignment-nameFITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATIONAUTOMATICALLY
set_global_assignment-nameFITTER_EFFORT"STANDARDFIT"
set_global_assignment-nameFORCE_FITTER_TO_AVOID_PERIPHERY_PLACEMENT_WARNINGSOFF
set_global_assignment-nameLAST_QUARTUS_VERSION"18.1.0StandardEdition"
set_global_assignment-nameLL_AUTO_SIZEOFF-section_idflash
set_global_assignment-nameLL_AUTO_SIZEOFF-section_id"wr_arria5:rx"
set_global_assignment-nameLL_AUTO_SIZEOFF-section_id"wr_arria5:tx"
set_global_assignment-nameLL_CORE_ONLYOFF-section_idflash
set_global_assignment-nameLL_CORE_ONLYOFF-section_id"wr_arria5:rx"
set_global_assignment-nameLL_CORE_ONLYOFF-section_id"wr_arria5:tx"
set_global_assignment-nameLL_ENABLEDON-section_idflash
set_global_assignment-nameLL_ENABLEDON-section_id"wr_arria5:rx"
set_global_assignment-nameLL_ENABLEDON-section_id"wr_arria5:tx"
set_global_assignment-nameLL_HEIGHT1-section_idflash
set_global_assignment-nameLL_HEIGHT1-section_id"wr_arria5:tx"
set_global_assignment-nameLL_HEIGHT3-section_id"wr_arria5:rx"
set_global_assignment-nameLL_IGNORE_IO_BANK_SECURITY_CONSTRAINTOFF-section_idflash
set_global_assignment-nameLL_IGNORE_IO_BANK_SECURITY_CONSTRAINTOFF-section_id"wr_arria5:rx"
set_global_assignment-nameLL_IGNORE_IO_BANK_SECURITY_CONSTRAINTOFF-section_id"wr_arria5:tx"
set_global_assignment-nameLL_ORIGINX1_Y65-section_id"wr_arria5:tx"
set_global_assignment-nameLL_ORIGINX23_Y74-section_id"wr_arria5:rx"
set_global_assignment-nameLL_ORIGINX28_Y1-section_idflash
set_global_assignment-nameLL_PR_REGIONOFF-section_idflash
set_global_assignment-nameLL_PR_REGIONOFF-section_id"wr_arria5:rx"
set_global_assignment-nameLL_PR_REGIONOFF-section_id"wr_arria5:tx"
set_global_assignment-nameLL_RESERVEDON-section_idflash
set_global_assignment-nameLL_RESERVEDON-section_id"wr_arria5:rx"
set_global_assignment-nameLL_RESERVEDON-section_id"wr_arria5:tx"
set_global_assignment-nameLL_ROUTING_REGION_EXPANSION_SIZE2147483647-section_idflash
set_global_assignment-nameLL_ROUTING_REGION_EXPANSION_SIZE2147483647-section_id"wr_arria5:rx"
set_global_assignment-nameLL_ROUTING_REGION_EXPANSION_SIZE2147483647-section_id"wr_arria5:tx"
set_global_assignment-nameLL_SECURITY_ROUTING_INTERFACEOFF-section_idflash
set_global_assignment-nameLL_SECURITY_ROUTING_INTERFACEOFF-section_id"wr_arria5:rx"
set_global_assignment-nameLL_SECURITY_ROUTING_INTERFACEOFF-section_id"wr_arria5:tx"
set_global_assignment-nameLL_STATELOCKED-section_idflash
set_global_assignment-nameLL_STATELOCKED-section_id"wr_arria5:rx"
set_global_assignment-nameLL_STATELOCKED-section_id"wr_arria5:tx"
set_global_assignment-nameLL_WIDTH1-section_idflash
set_global_assignment-nameLL_WIDTH1-section_id"wr_arria5:tx"
set_global_assignment-nameLL_WIDTH2-section_id"wr_arria5:rx"
set_global_assignment-nameMAX_CORE_JUNCTION_TEMP100
set_global_assignment-nameMIN_CORE_JUNCTION_TEMP"-40"
set_global_assignment-nameMLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CAREOFF
set_global_assignment-nameMUX_RESTRUCTUREAUTO
set_global_assignment-nameOPTIMIZATION_MODE"HIGHPERFORMANCEEFFORT"
set_global_assignment-nameOPTIMIZATION_TECHNIQUESPEED
set_global_assignment-nameOPTIMIZE_HOLD_TIMING"ALLPATHS"
set_global_assignment-nameOPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMINGNORMAL
set_global_assignment-nameOPTIMIZE_MULTI_CORNER_TIMINGON
set_global_assignment-nameOPTIMIZE_TIMING"NORMALCOMPILATION"
set_global_assignment-nameORIGINAL_QUARTUS_VERSION11.1
set_global_assignment-nameOUTPUT_IO_TIMING_FAR_END_VMEAS"HALFSIGNALSWING"-fall
set_global_assignment-nameOUTPUT_IO_TIMING_FAR_END_VMEAS"HALFSIGNALSWING"-rise
set_global_assignment-nameOUTPUT_IO_TIMING_NEAR_END_VMEAS"HALFVCCIO"-fall
set_global_assignment-nameOUTPUT_IO_TIMING_NEAR_END_VMEAS"HALFVCCIO"-rise
set_global_assignment-namePARTITION_COLOR16764057-section_idTop
set_global_assignment-namePARTITION_FITTER_PRESERVATION_LEVELPLACEMENT_AND_ROUTING-section_idTop
set_global_assignment-namePARTITION_NETLIST_TYPESOURCE-section_idTop
set_global_assignment-namePHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELININGON
set_global_assignment-namePHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREAON
set_global_assignment-namePHYSICAL_SYNTHESIS_COMBO_LOGICON
set_global_assignment-namePHYSICAL_SYNTHESIS_EFFORTEXTRA
set_global_assignment-namePHYSICAL_SYNTHESIS_REGISTER_DUPLICATIONON
set_global_assignment-namePHYSICAL_SYNTHESIS_REGISTER_RETIMINGON
set_global_assignment-namePLACEMENT_EFFORT_MULTIPLIER10
set_global_assignment-namePOWER_BOARD_THERMAL_MODEL"NONE(CONSERVATIVE)"
set_global_assignment-namePOWER_PRESET_COOLING_SOLUTION"23MMHEATSINKWITH200LFPMAIRFLOW"
set_global_assignment-namePOWER_USE_DEVICE_CHARACTERISTICSMAXIMUM
set_global_assignment-namePRE_FLOW_SCRIPT_FILE"quartus_sh:microtca_control.tcl"
set_global_assignment-namePROJECT_CREATION_TIME_DATE"11:00:25FEBRUARY13,2012"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/networks/arria5/dual_region.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/networks/arria5/global_region.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/networks/arria5_networks.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/networks/arria5/single_region.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy16.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy8.qip"
set_global_assignment-nameQIP_FILE"../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip"
set_global_assignment-nameQIP_FILE../../../modules/ddr3/arria2/arria2_ddr3.qip
set_global_assignment-nameQIP_FILE../../../modules/nau8811/src/hdl/altera_pll/audio_pll_ref.qip
set_global_assignment-nameQIP_FILE../../../modules/pll/arria5/arria5_pll.qip
set_global_assignment-nameQIP_FILE../../../modules/pll/arria5/dmtd_pll5.qip
set_global_assignment-nameQIP_FILE../../../modules/pll/arria5/ref_pll5.qip
set_global_assignment-nameQIP_FILE../../../modules/pll/arria5/sys_pll5.qip
set_global_assignment-nameQSYS_FILE../../../modules/temp_sens/temp_sens.qsys
set_global_assignment-nameRELEASE_CLEARS_BEFORE_TRI_STATESON
set_global_assignment-nameROUTER_TIMING_OPTIMIZATION_LEVELMAXIMUM
set_global_assignment-nameSDC_FILE../../../top/gsi_microtca/control/microtca_control.sdc
set_global_assignment-nameSEED34
set_global_assignment-nameSMART_RECOMPILEON
set_global_assignment-nameSTRATIX_DEVICE_IO_STANDARD"2.5V"
set_global_assignment-nameSTRATIXII_CONFIGURATION_DEVICEEPCQ256
set_global_assignment-nameSTRATIXIII_CONFIGURATION_SCHEME"ACTIVESERIAL"
set_global_assignment-nameSTRATIXIII_UPDATE_MODEREMOTE
set_global_assignment-nameSTRATIXV_CONFIGURATION_SCHEME"ACTIVESERIALX4"
set_global_assignment-nameSYNCHRONIZER_IDENTIFICATION"FORCEDIFASYNCHRONOUS"
set_global_assignment-nameSYNTHESIS_EFFORTAUTO
set_global_assignment-nameSYNTH_TIMING_DRIVEN_SYNTHESISON
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/bus_commands.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_async_reset_flop.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_bridge32.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_cbe_en_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_space.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_constants.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_cur_out_reg.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_sync.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_write_reg.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_en_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_load_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_in_reg.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_en_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_load_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_irdy_out_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_en_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_load_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ch_state_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm_if.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_out_reg.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_par_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_parity_check.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_decoder.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_pcir_fifo_control.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_tpram.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_fifo_control.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_pcir_fifos.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_en_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_rst_int.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_en_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_synchronizer_flop.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_sync_module.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_clk_en.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_devs_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_interface.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_sm.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_stop_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_trdy_crit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_target_unit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_user_constants.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_addr_mux.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_decoder.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_master.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wbr_fifo_control.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave_unit.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wbs_wbb3_2_wbb2.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_tpram.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_fifo_control.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_wbr_fifos.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE"../../../ip_cores/pci-core/src/hdl/verilog/timescale.v"-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE../../../modules/cfi_flash/cfi_ctrl_engine.v-librarywork
set_global_assignment-nameSYSTEMVERILOG_FILE../../../modules/cfi_flash/cfi_ctrl.v-librarywork
set_global_assignment-nameTIMING_ANALYZER_DO_CCPP_REMOVALON
set_global_assignment-nameTIMING_ANALYZER_MULTICORNER_ANALYSISON
set_global_assignment-nameTOP_LEVEL_ENTITYmicrotca_control
set_global_assignment-nameTRI_STATE_SPI_PINSON
set_global_assignment-nameUSE_CONFIGURATION_DEVICEON
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gc_sync_register.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/common/matrix_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/wb_skidpad.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_register_link.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/pci-core/src/hdl/wb_pci_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/xwrc_diags_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_auto_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_auto.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_data.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_free.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_internals_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_msi.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_piso_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_queue.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_rmw.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_scan.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_scubus_channel.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_tag_channel.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_tdp.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_fsm.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/platform/altera/wr_altera_pkg.vhd"-librarywork
set_global_assignment-nameVHDL_FILE"../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/wr_arria5_phy.vhd"-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/aux_functions/aux_functions_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/aux_functions/Debounce.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/aux_functions/div_n.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/aux_functions/led_n.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/build_id/build_id_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/build_id/build_id.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/butis_t0/BuTis_T0_generator.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/butis_t0/crc8_data8.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/butis_t0/TimestampEncoder.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/butis_t0/wr_serialtimestamp_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/cfi_flash/cfi_flash_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/cfi_flash/xwb_cfi_wrapper.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ddr3/ddr3_wrapper_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ddr3/ddr3_wrapper.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/dm_diag/dm_diag_auto_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/dm_diag/dm_diag_auto.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/dm_diag/dm_diag.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ftm/ftm_lm32_cluster.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ftm/ftm_lm32.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ftm/ftm_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/function_generators/fg_quad/fg_quad_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/function_generators/serdes_clk_gen/xwb_serdes_clk_gen.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/io_control/src/hdl/io_control_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/io_control/src/hdl/io_control.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lpc_uart/lpc_uart_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/altera_lvds_ibuf.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/altera_lvds_obuf.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/altera_lvds_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/altera_lvds_rx.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/altera_lvds_tx.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/altera_lvds.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/arria2_lvds_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/arria5/arria5_lvds_ibuf.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/arria5/arria5_lvds_obuf.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/arria5/arria5_lvds_rx.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/arria5/arria5_lvds_tx.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/lvds/arria5_lvds_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mbox/mbox_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mbox/mbox.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/hw6408_vhdl.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/Mil_bipol_dec.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/Mil_dec_edge_timed.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/Mil_Enc_Vhdl.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/mil_en_decoder.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/mil_hw_or_soft_ip.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/mil/Mil_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/monster/monster_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/monster/monster.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/nau8811/src/hdl/generic_iis_master_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/nau8811/src/hdl/generic_iis_master.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/char_render.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/display_console.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/Display_RAM_Ini_v01.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/oled_auto_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/oled_auto.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/oled_display_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/spi_master.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/oled_display/wb_console.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/pll/altera_butis.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/pll/altera_phase.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/pll/altera_reset.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/pll/pll_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/arbiter.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/min3.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/min9_64.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/prio_auto_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/prio_auto.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/prio_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/prio.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/prioq2/queue_unit.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/psram/psram_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/psram/psram.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/scu_bus/scu_bus_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/scu_bus/wb_irq_scu_bus.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/scu_bus/wb_scu_bus.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ssd1325/src/hdl/generic_fifo.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ssd1325/src/hdl/generic_serial_master.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/temp_sens/hdl/temp_sensor_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/temp_sens/hdl/wb_temp_sense_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/temp_sens/hdl/wb_temp_sense.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/temp_sens/synthesis/temp_sens.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/watchdog/watchdog_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/watchdog/watchdog.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_arria_reset/arria5_reset.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_arria_reset/arria_reset.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_arria_reset/wb_arria_reset.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_mil_scu/event_processing.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_mil_scu/mil_pll.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../modules/wb_mil_scu/wb_mil_scu.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../top/gsi_microtca/control/microtca_control.vhd-librarywork
set_global_assignment-nameVHDL_FILE../../../top/gsi_microtca/control/ramsize_pkg.vhd-librarywork
set_global_assignment-nameVHDL_INPUT_VERSIONVHDL_2008
set_global_assignment-nameVHDL_SHOW_LMF_MAPPING_MESSAGESOFF
set_instance_assignment-nameFAST_INPUT_REGISTERON-toctl
set_instance_assignment-nameFAST_INPUT_REGISTERON-tofd
set_instance_assignment-nameFAST_INPUT_REGISTERON-topa
set_instance_assignment-nameFAST_OUTPUT_ENABLE_REGISTERON-tofd
set_instance_assignment-nameFAST_OUTPUT_REGISTERON-tofd
set_instance_assignment-nameFAST_OUTPUT_REGISTERON-topa
set_instance_assignment-nameFAST_OUTPUT_REGISTERON-toslrd
set_instance_assignment-nameFAST_OUTPUT_REGISTERON-toslwr
set_instance_assignment-nameGLOBAL_SIGNALGLOBAL_CLOCK-to"monster:main|altera_reset:reset|nresets[1][0]"
set_instance_assignment-nameGLOBAL_SIGNALGLOBAL_CLOCK-to"monster:main|altera_reset:reset|nresets[3][0]"
set_instance_assignment-nameGLOBAL_SIGNALGLOBAL_CLOCK-to"monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_wrc_n_o~0"
set_instance_assignment-nameGLOBAL_SIGNALPERIPHERY_CLOCK-to"monster:main|eb_master_slave_wrapper:eb|eb_master_top:\\MS1:U_ebm|s_rst_n"
set_instance_assignment-nameGLOBAL_SIGNALREGIONAL_CLOCK-to"monster:main|ez_usb:\\usb_y:usb|nreset"
set_instance_assignment-nameGLOBAL_SIGNALREGIONAL_CLOCK-to"monster:main|global_region:phase_clk|global_region_altclkctrl_bdh:global_region_altclkctrl_bdh_component|wire_sd1_outclk"
set_instance_assignment-nameGLOBAL_SIGNALREGIONAL_CLOCK-to"monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_net_n_o"
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-toclk_125m_local_i
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-toclk_125m_pllref_i
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-toclk_lvtio_n_i
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-toclk_lvtio_p_i
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_n_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_n_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_n_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_n_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_p_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_p_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_p_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tohss_rx_p_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_n_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_n_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_n_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_n_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_n_i[5]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_p_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_p_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_p_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_p_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tolvtio_in_p_i[5]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[5]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[6]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[7]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_n_i[8]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[5]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[6]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[7]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-tomlvdio_in_p_i[8]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_n_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_n_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_n_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_n_i[4]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_p_i[1]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_p_i[2]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_p_i[3]
set_instance_assignment-nameINPUT_TERMINATIONDIFFERENTIAL-totclk_in_p_i[4]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_rx_i[0]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_rx_i[0](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_rx_i[1]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_rx_i[1](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_rx_i[2]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_rx_i[2](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_rx_i[3]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_rx_i[3](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_tx_o[0]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_tx_o[0](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_tx_o[1]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_tx_o[1](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_tx_o[2]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_tx_o[2](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-topcie_tx_o[3]
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-to"pcie_tx_o[3](n)"
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-tosfp_rxp_i
set_instance_assignment-nameIO_STANDARD"1.5-VPCML"-tosfp_txp_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tocon_io[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tocon_io[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tocon_io[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tocon_io[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tocon_io[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toctl[0]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toctl[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toctl[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_ai_i[0]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_ai_i[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[0]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_di_o[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_do_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_rst_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-todis_wr_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[0]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofd[7]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofpga2mmc_int_io
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tofpga_res_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[0]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[10]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[11]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[12]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[13]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[14]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[15]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[7]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[8]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpw[9]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohpwck
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohswf_i[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohswf_i[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohswf_i[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tohswf_i[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toifclk
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[7]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toled_user_o[8]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolib_trig_oe_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolvtio_in_clk_en_n_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolvtio_oe_n_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolvtio_oe_n_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolvtio_oe_n_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolvtio_oe_n_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tolvtio_oe_n_o[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[7]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_de_o[8]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_fsen_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_pd_n_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[7]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tomlvdio_re_n_o[8]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc2fpga_usr_io[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc2fpga_usr_io[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_pcie_en_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_pcie_rst_n_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_quiesce_in_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_quiesce_out_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_spi0_miso_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_spi0_mosi_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_spi0_sck_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tommc_spi0_sel_fpga_n_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-tonres_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[0]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[5]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[6]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topa[7]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-topbs_f_i
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-torom_data_io
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toslrd
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toslwr
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_dir_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_dir_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_dir_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_dir_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_en_n_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_en_n_o[2]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_en_n_o[3]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-totclk_en_n_o[4]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-touclk
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-toures
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-towr_dac_din_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-towr_dac_sclk_o
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-towr_ndac_cs_o[1]
set_instance_assignment-nameIO_STANDARD"3.3-VLVTTL"-towr_ndac_cs_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-toclk_125m_local_i
set_instance_assignment-nameIO_STANDARDLVDS-toclk_125m_pllref_i
set_instance_assignment-nameIO_STANDARDLVDS-to"clk_125m_pllref_i(n)"
set_instance_assignment-nameIO_STANDARDLVDS-toclk_lvtio_n_i
set_instance_assignment-nameIO_STANDARDLVDS-toclk_lvtio_p_i
set_instance_assignment-nameIO_STANDARDLVDS-toclk_sfp_ref_i
set_instance_assignment-nameIO_STANDARDLVDS-to"clk_sfp_ref_i(n)"
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_n_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_n_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_n_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_n_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_p_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_p_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_p_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_rx_p_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_n_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_n_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_n_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_n_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_p_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_p_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_p_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tohss_tx_p_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_n_o[0]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_n_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_n_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_n_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_p_o[0]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_p_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_p_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tolib_trig_p_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_n_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_n_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_n_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_n_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_n_i[5]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_p_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_p_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_p_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_p_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_in_p_i[5]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_n_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_n_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_n_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_n_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_n_o[5]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_p_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_p_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_p_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_p_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-tolvtio_out_p_o[5]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[5]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[6]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[7]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_n_i[8]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[5]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[6]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[7]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_in_p_i[8]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[5]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[6]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[7]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_n_o[8]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[5]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[6]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[7]
set_instance_assignment-nameIO_STANDARDLVDS-tomlvdio_out_p_o[8]
set_instance_assignment-nameIO_STANDARDLVDS-topcie_clk_i
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_n_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_n_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_n_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_n_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_p_i[1]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_p_i[2]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_p_i[3]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_in_p_i[4]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_n_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_n_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_n_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_n_o[4]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_p_o[1]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_p_o[2]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_p_o[3]
set_instance_assignment-nameIO_STANDARDLVDS-totclk_out_p_o[4]
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[0]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[1]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[2]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[3]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_ncs"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[0]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[1]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[2]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[3]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[28]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[29]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[30]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OFflash-to"monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[31]"-section_idflash
set_instance_assignment-nameLL_MEMBER_OF"wr_arria5:rx"-to"monster:main|wr_arria5_phy:\\phy_a5:phy|arria5_phy_reconf:U_Reconf|alt_xcvr_reconfig:arria5_phy_reconf_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata"-section_id"wr_arria5:rx"
set_instance_assignment-nameLL_MEMBER_OF"wr_arria5:rx"-to"monster:main|wr_arria5_phy:\\phy_a5:phy|rx_reg_dataout"-section_id"wr_arria5:rx"
set_instance_assignment-nameLL_MEMBER_OF"wr_arria5:tx"-to"monster:main|wr_arria5_phy:\\phy_a5:phy|tx_gxb_datain"-section_id"wr_arria5:tx"
set_instance_assignment-nameLL_MEMBER_OF"wr_arria5:tx"-to"monster:main|wr_arria5_phy:\\phy_a5:phy|tx_reg_datain"-section_id"wr_arria5:tx"
set_instance_assignment-namePARTITION_HIERARCHYroot_partition-to|-section_idTop
set_location_assignmentFRACTIONALPLL_X0_Y18_N0-to"monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"
set_location_assignmentFRACTIONALPLL_X0_Y60_N0-to"monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"
set_location_assignmentFRACTIONALPLL_X43_Y65_N0-to"monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|altera_arriav_pll_base:fpll_0|cntnen"
set_location_assignmentPIN_A11-tomlvdio_in_p_i[6]
set_location_assignmentPIN_A12-tomlvdio_in_n_i[6]
set_location_assignmentPIN_A13-tomlvdio_in_p_i[3]
set_location_assignmentPIN_A14-tomlvdio_in_n_i[2]
set_location_assignmentPIN_A15-tomlvdio_in_p_i[2]
set_location_assignmentPIN_A16-totclk_in_n_i[1]
set_location_assignmentPIN_A17-totclk_in_p_i[1]
set_location_assignmentPIN_A19-tolib_trig_n_o[2]
set_location_assignmentPIN_A20-tosfp_mod0_i
set_location_assignmentPIN_A21-tosfp_tx_dis_o
set_location_assignmentPIN_A22-tosfp_mod1_io
set_location_assignmentPIN_A23-tosfp_tx_fault_i
set_location_assignmentPIN_A2-tolvtio_oe_n_o[1]
set_location_assignmentPIN_A4-tolvtio_oe_n_o[2]
set_location_assignmentPIN_A5-tolvtio_in_p_i[1]
set_location_assignmentPIN_A6-tolvtio_in_n_i[1]
set_location_assignmentPIN_A8-tolvtio_out_p_o[1]
set_location_assignmentPIN_A9-tolvtio_out_n_o[1]
set_location_assignmentPIN_AA10-tomlvdio_de_o[8]
set_location_assignmentPIN_AA11-totclk_dir_o[4]
set_location_assignmentPIN_AA13-tomlvdio_de_o[4]
set_location_assignmentPIN_AA14-tohss_tx_p_o[4]
set_location_assignmentPIN_AA15-tohss_tx_n_o[3]
set_location_assignmentPIN_AA17-toled_status_o[4]
set_location_assignmentPIN_AA18-toled_status_o[1]
set_location_assignmentPIN_AA1-todis_wr_o
set_location_assignmentPIN_AA23-to"pcie_tx_o[0](n)"
set_location_assignmentPIN_AA24-topcie_tx_o[0]
set_location_assignmentPIN_AA2-torom_data_io
set_location_assignmentPIN_AA3-todis_rst_o
set_location_assignmentPIN_AA4-todis_di_o[6]
set_location_assignmentPIN_AA5-todis_di_o[2]
set_location_assignmentPIN_AA6-todis_di_o[5]
set_location_assignmentPIN_AA7-towr_ndac_cs_o[2]
set_location_assignmentPIN_AA9-towr_dac_din_o
set_location_assignmentPIN_AB13-tomlvdio_re_n_o[1]
set_location_assignmentPIN_AB15-tohss_tx_p_o[3]
set_location_assignmentPIN_AB16-tolvtio_led_dir_o[2]
set_location_assignmentPIN_AB18-toled_status_o[2]
set_location_assignmentPIN_AB1-todis_di_o[0]
set_location_assignmentPIN_AB21-tohss_rx_n_i[2]
set_location_assignmentPIN_AB25-to"pcie_rx_i[0](n)"
set_location_assignmentPIN_AB26-topcie_rx_i[0]
set_location_assignmentPIN_AB2-topa[6]
set_location_assignmentPIN_AB3-topa[7]
set_location_assignmentPIN_AB4-topa[3]
set_location_assignmentPIN_AB6-touclk
set_location_assignmentPIN_AB9-tolib_trig_oe_o
set_location_assignmentPIN_AC10-tomlvdio_de_o[7]
set_location_assignmentPIN_AC11-totclk_en_n_o[3]
set_location_assignmentPIN_AC13-tomlvdio_de_o[3]
set_location_assignmentPIN_AC14-tolvtio_term_en_o[5]
set_location_assignmentPIN_AC16-tolvtio_led_dir_o[1]
set_location_assignmentPIN_AC17-toled_status_o[5]
set_location_assignmentPIN_AC1-toures
set_location_assignmentPIN_AC21-tohss_rx_p_i[2]
set_location_assignmentPIN_AC22-tohss_rx_n_i[1]
set_location_assignmentPIN_AC3-tofd[6]
set_location_assignmentPIN_AC5-toctl[1]
set_location_assignmentPIN_AC6-toctl[2]
set_location_assignmentPIN_AC7-toslrd
set_location_assignmentPIN_AC8-toslwr
set_location_assignmentPIN_AC9-totclk_en_n_o[1]
set_location_assignmentPIN_AD11-totclk_dir_o[3]
set_location_assignmentPIN_AD12-tomlvdio_re_n_o[2]
set_location_assignmentPIN_AD13-tomlvdio_de_o[2]
set_location_assignmentPIN_AD14-tolvtio_led_dir_o[4]
set_location_assignmentPIN_AD15-tohss_tx_n_o[1]
set_location_assignmentPIN_AD16-tohss_tx_n_o[2]
set_location_assignmentPIN_AD17-toled_status_o[6]
set_location_assignmentPIN_AD18-tolvtio_term_en_o[1]
set_location_assignmentPIN_AD22-tohss_rx_p_i[1]
set_location_assignmentPIN_AD3-topa[4]
set_location_assignmentPIN_AD4-topa[0]
set_location_assignmentPIN_AD5-topa[1]
set_location_assignmentPIN_AD6-tofd[3]
set_location_assignmentPIN_AD7-tofd[1]
set_location_assignmentPIN_AD8-toifclk
set_location_assignmentPIN_AD9-totclk_dir_o[2]
set_location_assignmentPIN_AE12-tomlvdio_de_o[1]
set_location_assignmentPIN_AE13-tomlvdio_de_o[5]
set_location_assignmentPIN_AE15-tohss_tx_p_o[1]
set_location_assignmentPIN_AE16-tohss_tx_p_o[2]
set_location_assignmentPIN_AE18-tolvtio_led_act_o[1]
set_location_assignmentPIN_AE3-topa[5]
set_location_assignmentPIN_AE4-toctl[0]
set_location_assignmentPIN_AE6-tofd[7]
set_location_assignmentPIN_AE9-totclk_en_n_o[2]
set_location_assignmentPIN_AF12-tomlvdio_de_o[6]
set_location_assignmentPIN_AF13-tolvtio_led_act_o[2]
set_location_assignmentPIN_AF14-tolvtio_led_act_o[4]
set_location_assignmentPIN_AF15-tolvtio_led_dir_o[3]
set_location_assignmentPIN_AF16-tolvtio_term_en_o[4]
set_location_assignmentPIN_AF21-toclk_20m_vcxo_i
set_location_assignmentPIN_AF3-topa[2]
set_location_assignmentPIN_AF5-tofd[5]
set_location_assignmentPIN_AF6-tofd[4]
set_location_assignmentPIN_AF7-tofd[2]
set_location_assignmentPIN_AF8-tofd[0]
set_location_assignmentPIN_AF9-totclk_dir_o[1]
set_location_assignmentPIN_B10-tomlvdio_in_p_i[8]
set_location_assignmentPIN_B12-tomlvdio_in_p_i[5]
set_location_assignmentPIN_B13-tomlvdio_in_n_i[3]
set_location_assignmentPIN_B15-toclk_lvtio_p_i
set_location_assignmentPIN_B16-totclk_in_p_i[2]
set_location_assignmentPIN_B18-tolib_trig_p_o[2]
set_location_assignmentPIN_B19-tosfp_mod2_io
set_location_assignmentPIN_B1-tohpw[0]
set_location_assignmentPIN_B3-tolvtio_oe_n_o[3]
set_location_assignmentPIN_B4-tolvtio_oe_n_o[4]
set_location_assignmentPIN_B6-tolvtio_in_p_i[2]
set_location_assignmentPIN_B7-tolvtio_out_p_o[2]
set_location_assignmentPIN_B9-tomlvdio_out_p_o[8]
set_location_assignmentPIN_C10-tomlvdio_in_n_i[8]
set_location_assignmentPIN_C11-tomlvdio_out_p_o[5]
set_location_assignmentPIN_C12-tomlvdio_in_n_i[5]
set_location_assignmentPIN_C14-tomlvdio_out_p_o[2]
set_location_assignmentPIN_C15-toclk_lvtio_n_i
set_location_assignmentPIN_C17-totclk_in_n_i[2]
set_location_assignmentPIN_C18-totclk_in_n_i[3]
set_location_assignmentPIN_C19-tosfp_los_i
set_location_assignmentPIN_C1-tocon_io[1]
set_location_assignmentPIN_C20-tohss_tx_en_o[3]
set_location_assignmentPIN_C22-to"clk_125m_local_i(n)"
set_location_assignmentPIN_C23-toclk_125m_local_i
set_location_assignmentPIN_C2-tolvtio_oe_n_o[5]
set_location_assignmentPIN_C3-tolvtio_in_clk_en_n_o
set_location_assignmentPIN_C5-tolvtio_out_p_o[3]
set_location_assignmentPIN_C6-tolvtio_in_n_i[2]
set_location_assignmentPIN_C7-tolvtio_out_n_o[2]
set_location_assignmentPIN_C9-tomlvdio_out_n_o[8]
set_location_assignmentPIN_D11-tomlvdio_out_n_o[5]
set_location_assignmentPIN_D12-tomlvdio_out_p_o[4]
set_location_assignmentPIN_D13-tomlvdio_in_p_i[4]
set_location_assignmentPIN_D14-tomlvdio_out_n_o[2]
set_location_assignmentPIN_D15-totclk_out_p_o[1]
set_location_assignmentPIN_D16-tolib_trig_p_o[0]
set_location_assignmentPIN_D17-totclk_in_p_i[3]
set_location_assignmentPIN_D19-tohss_tx_en_o[4]
set_location_assignmentPIN_D1-tohpw[1]
set_location_assignmentPIN_D20-tohss_tx_pe_en_o
set_location_assignmentPIN_D2-tohpw[12]
set_location_assignmentPIN_D5-tolvtio_out_n_o[3]
set_location_assignmentPIN_D6-tolvtio_in_p_i[3]
set_location_assignmentPIN_E12-tomlvdio_out_n_o[4]
set_location_assignmentPIN_E13-tomlvdio_in_n_i[4]
set_location_assignmentPIN_E15-totclk_out_n_o[1]
set_location_assignmentPIN_E16-tolib_trig_n_o[0]
set_location_assignmentPIN_E18-tolib_trig_p_o[3]
set_location_assignmentPIN_E19-tohss_rx_en_o[3]
set_location_assignmentPIN_E1-tocon_io[2]
set_location_assignmentPIN_E21-tohss_rx_en_o[4]
set_location_assignmentPIN_E3-tohpw[3]
set_location_assignmentPIN_E6-tolvtio_in_n_i[3]
set_location_assignmentPIN_E7-tolvtio_in_p_i[4]
set_location_assignmentPIN_F11-tomlvdio_out_p_o[7]
set_location_assignmentPIN_F12-tomlvdio_out_p_o[6]
set_location_assignmentPIN_F14-tomlvdio_out_p_o[1]
set_location_assignmentPIN_F16-totclk_out_p_o[3]
set_location_assignmentPIN_F18-tolib_trig_n_o[3]
set_location_assignmentPIN_F19-tohss_rx_eq_en_o
set_location_assignmentPIN_F1-tohpw[2]
set_location_assignmentPIN_F2-tohpw[4]
set_location_assignmentPIN_F3-tohpw[6]
set_location_assignmentPIN_F6-tommc_pcie_rst_n_i
set_location_assignmentPIN_F7-tolvtio_in_n_i[4]
set_location_assignmentPIN_F8-tolvtio_out_p_o[4]
set_location_assignmentPIN_G10-tohss_rx_p_i[3]
set_location_assignmentPIN_G11-tomlvdio_out_n_o[7]
set_location_assignmentPIN_G12-tomlvdio_out_n_o[6]
set_location_assignmentPIN_G14-tomlvdio_out_n_o[1]
set_location_assignmentPIN_G15-toclk_125m_pllref_i
set_location_assignmentPIN_G16-totclk_out_n_o[3]
set_location_assignmentPIN_G18-totclk_in_p_i[4]
set_location_assignmentPIN_G21-tohss_tx_en_o[2]
set_location_assignmentPIN_G2-tohpw[7]
set_location_assignmentPIN_G3-tohpw[5]
set_location_assignmentPIN_G8-tolvtio_out_n_o[4]
set_location_assignmentPIN_G9-tolvtio_in_p_i[5]
set_location_assignmentPIN_H10-tohss_rx_n_i[3]
set_location_assignmentPIN_H12-tomlvdio_in_p_i[7]
set_location_assignmentPIN_H15-to"clk_125m_pllref_i(n)"
set_location_assignmentPIN_H18-totclk_in_n_i[4]
set_location_assignmentPIN_H19-tohss_rx_en_o[1]
set_location_assignmentPIN_H1-tohswf_i[2]
set_location_assignmentPIN_H21-tohss_tx_en_o[1]
set_location_assignmentPIN_H9-tolvtio_in_n_i[5]
set_location_assignmentPIN_J10-totclk_out_p_o[4]
set_location_assignmentPIN_J11-tomlvdio_in_p_i[1]
set_location_assignmentPIN_J12-tomlvdio_in_n_i[7]
set_location_assignmentPIN_J13-tomlvdio_out_p_o[3]
set_location_assignmentPIN_J14-tomlvdio_out_n_o[3]
set_location_assignmentPIN_J15-totclk_out_p_o[2]
set_location_assignmentPIN_J17-tohss_rx_p_i[4]
set_location_assignmentPIN_J18-tolib_trig_p_o[1]
set_location_assignmentPIN_J19-tohss_rx_en_o[2]
set_location_assignmentPIN_J1-tohswf_i[1]
set_location_assignmentPIN_J23-to"sfp_txp_o(n)"
set_location_assignmentPIN_J24-tosfp_txp_o
set_location_assignmentPIN_J2-tohpw[8]
set_location_assignmentPIN_J3-tohpw[9]
set_location_assignmentPIN_J4-tohpw[14]
set_location_assignmentPIN_J5-tocon_io[3]
set_location_assignmentPIN_J8-tolvtio_out_n_o[5]
set_location_assignmentPIN_J9-tolvtio_out_p_o[5]
set_location_assignmentPIN_K10-totclk_out_n_o[4]
set_location_assignmentPIN_K12-tomlvdio_in_n_i[1]
set_location_assignmentPIN_K15-totclk_out_n_o[2]
set_location_assignmentPIN_K17-tohss_rx_n_i[4]
set_location_assignmentPIN_K18-tolib_trig_n_o[1]
set_location_assignmentPIN_K25-to"sfp_rxp_i(n)"
set_location_assignmentPIN_K26-tosfp_rxp_i
set_location_assignmentPIN_K3-tohpwck
set_location_assignmentPIN_K4-tohpw[15]
set_location_assignmentPIN_K6-tohpw[13]
set_location_assignmentPIN_K7-tocon_io[4]
set_location_assignmentPIN_L1-tohswf_i[3]
set_location_assignmentPIN_L3-tohpw[10]
set_location_assignmentPIN_L4-tocon_io[5]
set_location_assignmentPIN_M2-tohswf_i[4]
set_location_assignmentPIN_M3-tohpw[11]
set_location_assignmentPIN_M4-topbs_f_i
set_location_assignmentPIN_N18-toclk_sfp_ref_i
set_location_assignmentPIN_N19-to"clk_sfp_ref_i(n)"
set_location_assignmentPIN_N5-tofpga2mmc_int_io
set_location_assignmentPIN_P1-toled_user_o[1]
set_location_assignmentPIN_R23-to"pcie_tx_o[3](n)"
set_location_assignmentPIN_R24-topcie_tx_o[3]
set_location_assignmentPIN_R2-tommc_spi0_sel_fpga_n_i
set_location_assignmentPIN_R3-tommc2fpga_usr_io[2]
set_location_assignmentPIN_R5-tommc_quiesce_out_i
set_location_assignmentPIN_R6-tommc_spi0_mosi_i
set_location_assignmentPIN_T1-toled_user_o[5]
set_location_assignmentPIN_T25-to"pcie_rx_i[3](n)"
set_location_assignmentPIN_T26-topcie_rx_i[3]
set_location_assignmentPIN_T2-toled_user_o[2]
set_location_assignmentPIN_T4-tommc_quiesce_in_o
set_location_assignmentPIN_T7-tommc_pcie_en_i
set_location_assignmentPIN_U18-topcie_clk_i
set_location_assignmentPIN_U19-to"pcie_clk_i(n)"
set_location_assignmentPIN_U1-toled_user_o[6]
set_location_assignmentPIN_U23-to"pcie_tx_o[2](n)"
set_location_assignmentPIN_U24-topcie_tx_o[2]
set_location_assignmentPIN_U5-tommc2fpga_usr_io[1]
set_location_assignmentPIN_V10-tomlvdio_pd_n_o
set_location_assignmentPIN_V12-tomlvdio_re_n_o[4]
set_location_assignmentPIN_V13-tomlvdio_re_n_o[6]
set_location_assignmentPIN_V15-tolvtio_led_dir_o[5]
set_location_assignmentPIN_V16-tolvtio_term_en_o[3]
set_location_assignmentPIN_V1-toled_user_o[7]
set_location_assignmentPIN_V25-to"pcie_rx_i[2](n)"
set_location_assignmentPIN_V26-topcie_rx_i[2]
set_location_assignmentPIN_V2-toled_user_o[3]
set_location_assignmentPIN_V4-tommc_spi0_sck_i
set_location_assignmentPIN_V5-tommc_spi0_miso_o
set_location_assignmentPIN_V9-tonres_i
set_location_assignmentPIN_W10-tomlvdio_re_n_o[7]
set_location_assignmentPIN_W12-tomlvdio_fsen_o
set_location_assignmentPIN_W13-totclk_en_n_o[4]
set_location_assignmentPIN_W15-tolvtio_led_act_o[5]
set_location_assignmentPIN_W16-tolvtio_led_act_o[3]
set_location_assignmentPIN_W1-toled_user_o[8]
set_location_assignmentPIN_W23-to"pcie_tx_o[1](n)"
set_location_assignmentPIN_W24-topcie_tx_o[1]
set_location_assignmentPIN_W2-toled_user_o[4]
set_location_assignmentPIN_W3-todis_ai_i[1]
set_location_assignmentPIN_W4-todis_do_i
set_location_assignmentPIN_W6-todis_di_o[4]
set_location_assignmentPIN_W7-todis_ai_i[0]
set_location_assignmentPIN_W9-towr_dac_sclk_o
set_location_assignmentPIN_Y10-tomlvdio_re_n_o[8]
set_location_assignmentPIN_Y11-tomlvdio_re_n_o[5]
set_location_assignmentPIN_Y13-tomlvdio_re_n_o[3]
set_location_assignmentPIN_Y14-tohss_tx_n_o[4]
set_location_assignmentPIN_Y17-toled_status_o[3]
set_location_assignmentPIN_Y18-tolvtio_term_en_o[2]
set_location_assignmentPIN_Y1-tofpga_res_i
set_location_assignmentPIN_Y25-to"pcie_rx_i[1](n)"
set_location_assignmentPIN_Y26-topcie_rx_i[1]
set_location_assignmentPIN_Y4-todis_di_o[3]
set_location_assignmentPIN_Y5-todis_di_o[1]
set_location_assignmentPIN_Y9-towr_ndac_cs_o[1]
set_location_assignmentPLLOUTPUTCOUNTER_X0_Y20_N1-to"monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0]"
set_location_assignmentPLLOUTPUTCOUNTER_X0_Y64_N1-to"monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[3]"
set_location_assignmentPLLOUTPUTCOUNTER_X0_Y65_N1-to"monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[2]"
set_location_assignmentPLLOUTPUTCOUNTER_X0_Y66_N1-to"monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[1]"
set_location_assignmentPLLOUTPUTCOUNTER_X0_Y67_N1-to"monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0]"
set_location_assignmentPLLOUTPUTCOUNTER_X43_Y61_N1-to"monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[2]"
set_location_assignmentPLLOUTPUTCOUNTER_X43_Y62_N1-to"monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[1]"
set_location_assignmentPLLOUTPUTCOUNTER_X43_Y63_N1-to"monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[0]"
