// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1.h"
#include "conv_2.h"
#include "dense_out.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "dense_1.h"
#include "dense_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64KfY.h"
#include "cnn_conv_1_input_zec.h"
#include "cnn_conv_1_input_Aem.h"
#include "cnn_conv_1_input_DeQ.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_ouIfE.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ouJfO.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "dense_out_dense_axdS.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_conv_1_input_zec* conv_1_input_0_0_V_U;
    cnn_conv_1_input_Aem* conv_1_input_0_1_V_U;
    cnn_conv_1_input_Aem* conv_1_input_0_2_V_U;
    cnn_conv_1_input_Aem* conv_1_input_1_0_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_1_1_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_1_2_V_U;
    cnn_conv_1_input_Aem* conv_1_input_2_0_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_2_1_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_2_2_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_ouIfE* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ouJfO* max_pool_2_out_V_U;
    cnn_max_pool_2_ouJfO* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    dense_out_dense_axdS* prediction_V_U;
    conv_1* grp_conv_1_fu_613;
    conv_2* grp_conv_2_fu_631;
    dense_out* grp_dense_out_fu_641;
    max_pool_1* grp_max_pool_1_fu_657;
    max_pool_2* grp_max_pool_2_fu_663;
    dense_1* grp_dense_1_fu_669;
    dense_2* grp_dense_2_fu_679;
    flat* grp_flat_fu_689;
    cnn_fpext_32ns_64KfY<1,2,32,64>* cnn_fpext_32ns_64KfY_U82;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > add_ln23_fu_699_p2;
    sc_signal< sc_lv<11> > add_ln23_reg_1483;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_1_fu_711_p2;
    sc_signal< sc_lv<5> > i_1_reg_1491;
    sc_signal< sc_lv<10> > ix_in_fu_717_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1496;
    sc_signal< sc_lv<1> > icmp_ln23_fu_705_p2;
    sc_signal< sc_lv<3> > trunc_ln203_fu_723_p1;
    sc_signal< sc_lv<3> > trunc_ln203_reg_1501;
    sc_signal< sc_lv<8> > add_ln203_fu_765_p2;
    sc_signal< sc_lv<8> > add_ln203_reg_1505;
    sc_signal< sc_lv<8> > add_ln203_9_fu_771_p2;
    sc_signal< sc_lv<8> > add_ln203_9_reg_1510;
    sc_signal< sc_lv<5> > j_fu_783_p2;
    sc_signal< sc_lv<5> > j_reg_1518;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln25_fu_777_p2;
    sc_signal< sc_lv<11> > add_ln203_12_fu_794_p2;
    sc_signal< sc_lv<11> > add_ln203_12_reg_1528;
    sc_signal< sc_lv<8> > add_ln203_10_fu_814_p2;
    sc_signal< sc_lv<8> > add_ln203_10_reg_1533;
    sc_signal< sc_lv<8> > add_ln203_11_fu_819_p2;
    sc_signal< sc_lv<8> > add_ln203_11_reg_1538;
    sc_signal< sc_lv<5> > select_ln23_fu_836_p3;
    sc_signal< sc_lv<32> > cnn_input_load_reg_1548;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > p_Result_31_reg_1554;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<52> > trunc_ln565_fu_874_p1;
    sc_signal< sc_lv<52> > trunc_ln565_reg_1559;
    sc_signal< sc_lv<1> > icmp_ln571_fu_878_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1564;
    sc_signal< sc_lv<12> > F2_fu_884_p2;
    sc_signal< sc_lv<12> > F2_reg_1570;
    sc_signal< sc_lv<5> > select_ln28_fu_1141_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<10> > add_ln28_fu_1149_p2;
    sc_signal< sc_lv<4> > i_fu_1161_p2;
    sc_signal< sc_lv<4> > i_reg_1594;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<64> > zext_ln70_fu_1167_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_1599;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1155_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1172_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1609;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > p_Result_33_fu_1178_p3;
    sc_signal< sc_lv<1> > p_Result_33_reg_1614;
    sc_signal< sc_lv<14> > tmp_V_9_fu_1192_p3;
    sc_signal< sc_lv<14> > tmp_V_9_reg_1619;
    sc_signal< sc_lv<32> > sub_ln944_fu_1226_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_1624;
    sc_signal< sc_lv<32> > or_ln_fu_1336_p3;
    sc_signal< sc_lv<32> > or_ln_reg_1630;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1344_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_1635;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1350_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1640;
    sc_signal< sc_lv<7> > conv_1_input_0_0_V_address0;
    sc_signal< sc_logic > conv_1_input_0_0_V_ce0;
    sc_signal< sc_logic > conv_1_input_0_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_0_0_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_0_1_V_address0;
    sc_signal< sc_logic > conv_1_input_0_1_V_ce0;
    sc_signal< sc_logic > conv_1_input_0_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_0_1_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_0_2_V_address0;
    sc_signal< sc_logic > conv_1_input_0_2_V_ce0;
    sc_signal< sc_logic > conv_1_input_0_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_0_2_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_1_0_V_address0;
    sc_signal< sc_logic > conv_1_input_1_0_V_ce0;
    sc_signal< sc_logic > conv_1_input_1_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_1_0_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_1_1_V_address0;
    sc_signal< sc_logic > conv_1_input_1_1_V_ce0;
    sc_signal< sc_logic > conv_1_input_1_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_1_1_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_1_2_V_address0;
    sc_signal< sc_logic > conv_1_input_1_2_V_ce0;
    sc_signal< sc_logic > conv_1_input_1_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_1_2_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_2_0_V_address0;
    sc_signal< sc_logic > conv_1_input_2_0_V_ce0;
    sc_signal< sc_logic > conv_1_input_2_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_2_0_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_2_1_V_address0;
    sc_signal< sc_logic > conv_1_input_2_1_V_ce0;
    sc_signal< sc_logic > conv_1_input_2_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_2_1_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_2_2_V_address0;
    sc_signal< sc_logic > conv_1_input_2_2_V_ce0;
    sc_signal< sc_logic > conv_1_input_2_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_2_2_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_1_fu_613_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_613_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_613_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_613_ap_ready;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_0_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_0_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_0_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_0_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_0_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_0_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_1_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_1_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_1_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_1_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_1_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_1_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_2_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_2_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_2_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_2_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_613_input_2_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_input_2_2_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_613_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_613_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_613_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_613_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_2_fu_631_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_631_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_631_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_631_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_631_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_631_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_631_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_631_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_631_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_631_conv_out_V_d0;
    sc_signal< sc_logic > grp_dense_out_fu_641_ap_start;
    sc_signal< sc_logic > grp_dense_out_fu_641_ap_done;
    sc_signal< sc_logic > grp_dense_out_fu_641_ap_idle;
    sc_signal< sc_logic > grp_dense_out_fu_641_ap_ready;
    sc_signal< sc_lv<5> > grp_dense_out_fu_641_dense_2_out_V_address0;
    sc_signal< sc_logic > grp_dense_out_fu_641_dense_2_out_V_ce0;
    sc_signal< sc_lv<4> > grp_dense_out_fu_641_prediction_V_address0;
    sc_signal< sc_logic > grp_dense_out_fu_641_prediction_V_ce0;
    sc_signal< sc_logic > grp_dense_out_fu_641_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_dense_out_fu_641_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_657_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_657_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_657_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_663_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_663_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_663_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_dense_1_fu_669_ap_start;
    sc_signal< sc_logic > grp_dense_1_fu_669_ap_done;
    sc_signal< sc_logic > grp_dense_1_fu_669_ap_idle;
    sc_signal< sc_logic > grp_dense_1_fu_669_ap_ready;
    sc_signal< sc_lv<9> > grp_dense_1_fu_669_flat_array_V_address0;
    sc_signal< sc_logic > grp_dense_1_fu_669_flat_array_V_ce0;
    sc_signal< sc_lv<6> > grp_dense_1_fu_669_dense_1_out_V_address0;
    sc_signal< sc_logic > grp_dense_1_fu_669_dense_1_out_V_ce0;
    sc_signal< sc_logic > grp_dense_1_fu_669_dense_1_out_V_we0;
    sc_signal< sc_lv<13> > grp_dense_1_fu_669_dense_1_out_V_d0;
    sc_signal< sc_logic > grp_dense_2_fu_679_ap_start;
    sc_signal< sc_logic > grp_dense_2_fu_679_ap_done;
    sc_signal< sc_logic > grp_dense_2_fu_679_ap_idle;
    sc_signal< sc_logic > grp_dense_2_fu_679_ap_ready;
    sc_signal< sc_lv<6> > grp_dense_2_fu_679_dense_1_out_V_address0;
    sc_signal< sc_logic > grp_dense_2_fu_679_dense_1_out_V_ce0;
    sc_signal< sc_lv<5> > grp_dense_2_fu_679_dense_2_out_V_address0;
    sc_signal< sc_logic > grp_dense_2_fu_679_dense_2_out_V_ce0;
    sc_signal< sc_logic > grp_dense_2_fu_679_dense_2_out_V_we0;
    sc_signal< sc_lv<13> > grp_dense_2_fu_679_dense_2_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_689_ap_start;
    sc_signal< sc_logic > grp_flat_fu_689_ap_done;
    sc_signal< sc_logic > grp_flat_fu_689_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_689_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_689_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_689_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_689_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_689_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_689_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_689_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_511;
    sc_signal< sc_lv<5> > i_0_reg_523;
    sc_signal< sc_lv<11> > phi_mul5_reg_534;
    sc_signal< sc_lv<5> > phi_urem7_reg_545;
    sc_signal< sc_lv<10> > ix_in_1_reg_557;
    sc_signal< sc_lv<5> > j_0_reg_568;
    sc_signal< sc_lv<11> > phi_mul_reg_579;
    sc_signal< sc_lv<5> > phi_urem_reg_590;
    sc_signal< sc_lv<4> > i24_0_reg_602;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > grp_conv_1_fu_613_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_conv_2_fu_631_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_dense_out_fu_641_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > grp_max_pool_1_fu_657_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_663_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_dense_1_fu_669_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_dense_2_fu_679_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_flat_fu_689_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > zext_ln27_fu_789_p1;
    sc_signal< sc_lv<64> > zext_ln203_19_fu_1114_p1;
    sc_signal< sc_lv<64> > zext_ln203_20_fu_1120_p1;
    sc_signal< sc_lv<3> > trunc_ln203_1_fu_1110_p1;
    sc_signal< sc_lv<14> > select_ln603_fu_1093_p3;
    sc_signal< sc_lv<4> > tmp_40_fu_727_p4;
    sc_signal< sc_lv<7> > tmp_41_fu_741_p3;
    sc_signal< sc_lv<5> > tmp_42_fu_753_p3;
    sc_signal< sc_lv<8> > zext_ln203_17_fu_761_p1;
    sc_signal< sc_lv<8> > zext_ln203_16_fu_749_p1;
    sc_signal< sc_lv<8> > zext_ln203_fu_737_p1;
    sc_signal< sc_lv<4> > tmp_49_fu_800_p4;
    sc_signal< sc_lv<8> > zext_ln203_18_fu_810_p1;
    sc_signal< sc_lv<5> > add_ln23_8_fu_824_p2;
    sc_signal< sc_lv<1> > icmp_ln23_1_fu_830_p2;
    sc_signal< sc_lv<64> > grp_fu_695_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_844_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_860_p4;
    sc_signal< sc_lv<63> > trunc_ln556_fu_848_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_870_p1;
    sc_signal< sc_lv<53> > tmp_fu_890_p3;
    sc_signal< sc_lv<54> > p_Result_32_fu_897_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_901_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_914_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_919_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_924_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_929_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_907_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_937_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_962_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_966_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_976_p1;
    sc_signal< sc_lv<1> > tmp_48_fu_979_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_946_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_995_p1;
    sc_signal< sc_lv<1> > icmp_ln582_fu_941_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1005_p2;
    sc_signal< sc_lv<1> > and_ln582_fu_1010_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1024_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1029_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_950_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1035_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1041_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1047_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_987_p3;
    sc_signal< sc_lv<14> > select_ln582_fu_1016_p3;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1061_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_972_p1;
    sc_signal< sc_lv<14> > select_ln585_fu_1053_p3;
    sc_signal< sc_lv<1> > or_ln581_fu_1075_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_956_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1081_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1087_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_999_p2;
    sc_signal< sc_lv<14> > select_ln585_1_fu_1067_p3;
    sc_signal< sc_lv<5> > add_ln28_2_fu_1129_p2;
    sc_signal< sc_lv<1> > icmp_ln28_fu_1135_p2;
    sc_signal< sc_lv<14> > tmp_V_fu_1186_p2;
    sc_signal< sc_lv<14> > p_Result_13_fu_1200_p4;
    sc_signal< sc_lv<32> > p_Result_34_fu_1210_p3;
    sc_signal< sc_lv<32> > l_fu_1218_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1236_p2;
    sc_signal< sc_lv<31> > tmp_44_fu_1242_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1258_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1262_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1268_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1272_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1278_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1252_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1284_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_1296_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1232_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1310_p2;
    sc_signal< sc_lv<1> > p_Result_27_fu_1316_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1304_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1324_p2;
    sc_signal< sc_lv<1> > a_fu_1290_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1330_p2;
    sc_signal< sc_lv<32> > m_fu_1354_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1357_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1368_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1362_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1373_p2;
    sc_signal< sc_lv<32> > m_7_fu_1379_p3;
    sc_signal< sc_lv<32> > m_8_fu_1386_p2;
    sc_signal< sc_lv<31> > m_s_fu_1391_p4;
    sc_signal< sc_lv<1> > tmp_46_fu_1405_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_1413_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1421_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1426_p2;
    sc_signal< sc_lv<32> > m_11_fu_1401_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_1432_p3;
    sc_signal< sc_lv<32> > p_Result_35_fu_1439_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1451_p1;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_fsm_state1;
    static const sc_lv<25> ap_ST_fsm_state2;
    static const sc_lv<25> ap_ST_fsm_state3;
    static const sc_lv<25> ap_ST_fsm_state4;
    static const sc_lv<25> ap_ST_fsm_state5;
    static const sc_lv<25> ap_ST_fsm_state6;
    static const sc_lv<25> ap_ST_fsm_state7;
    static const sc_lv<25> ap_ST_fsm_state8;
    static const sc_lv<25> ap_ST_fsm_state9;
    static const sc_lv<25> ap_ST_fsm_state10;
    static const sc_lv<25> ap_ST_fsm_state11;
    static const sc_lv<25> ap_ST_fsm_state12;
    static const sc_lv<25> ap_ST_fsm_state13;
    static const sc_lv<25> ap_ST_fsm_state14;
    static const sc_lv<25> ap_ST_fsm_state15;
    static const sc_lv<25> ap_ST_fsm_state16;
    static const sc_lv<25> ap_ST_fsm_state17;
    static const sc_lv<25> ap_ST_fsm_state18;
    static const sc_lv<25> ap_ST_fsm_state19;
    static const sc_lv<25> ap_ST_fsm_state20;
    static const sc_lv<25> ap_ST_fsm_state21;
    static const sc_lv<25> ap_ST_fsm_state22;
    static const sc_lv<25> ap_ST_fsm_state23;
    static const sc_lv<25> ap_ST_fsm_state24;
    static const sc_lv<25> ap_ST_fsm_state25;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<11> ap_const_lv11_2B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_884_p2();
    void thread_a_fu_1290_p2();
    void thread_add_ln203_10_fu_814_p2();
    void thread_add_ln203_11_fu_819_p2();
    void thread_add_ln203_12_fu_794_p2();
    void thread_add_ln203_9_fu_771_p2();
    void thread_add_ln203_fu_765_p2();
    void thread_add_ln23_8_fu_824_p2();
    void thread_add_ln23_fu_699_p2();
    void thread_add_ln28_2_fu_1129_p2();
    void thread_add_ln28_fu_1149_p2();
    void thread_add_ln581_fu_919_p2();
    void thread_add_ln949_fu_1310_p2();
    void thread_add_ln958_fu_1357_p2();
    void thread_add_ln964_fu_1426_p2();
    void thread_and_ln581_fu_1035_p2();
    void thread_and_ln582_fu_1010_p2();
    void thread_and_ln585_1_fu_1061_p2();
    void thread_and_ln585_fu_1047_p2();
    void thread_and_ln603_fu_1087_p2();
    void thread_and_ln949_fu_1324_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_966_p2();
    void thread_bitcast_ln696_fu_976_p1();
    void thread_bitcast_ln739_fu_1451_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_0_0_V_address0();
    void thread_conv_1_input_0_0_V_ce0();
    void thread_conv_1_input_0_0_V_we0();
    void thread_conv_1_input_0_1_V_address0();
    void thread_conv_1_input_0_1_V_ce0();
    void thread_conv_1_input_0_1_V_we0();
    void thread_conv_1_input_0_2_V_address0();
    void thread_conv_1_input_0_2_V_ce0();
    void thread_conv_1_input_0_2_V_we0();
    void thread_conv_1_input_1_0_V_address0();
    void thread_conv_1_input_1_0_V_ce0();
    void thread_conv_1_input_1_0_V_we0();
    void thread_conv_1_input_1_1_V_address0();
    void thread_conv_1_input_1_1_V_ce0();
    void thread_conv_1_input_1_1_V_we0();
    void thread_conv_1_input_1_2_V_address0();
    void thread_conv_1_input_1_2_V_ce0();
    void thread_conv_1_input_1_2_V_we0();
    void thread_conv_1_input_2_0_V_address0();
    void thread_conv_1_input_2_0_V_ce0();
    void thread_conv_1_input_2_0_V_we0();
    void thread_conv_1_input_2_1_V_address0();
    void thread_conv_1_input_2_1_V_ce0();
    void thread_conv_1_input_2_1_V_we0();
    void thread_conv_1_input_2_2_V_address0();
    void thread_conv_1_input_2_2_V_ce0();
    void thread_conv_1_input_2_2_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_exp_tmp_V_fu_860_p4();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_613_ap_start();
    void thread_grp_conv_2_fu_631_ap_start();
    void thread_grp_dense_1_fu_669_ap_start();
    void thread_grp_dense_2_fu_679_ap_start();
    void thread_grp_dense_out_fu_641_ap_start();
    void thread_grp_flat_fu_689_ap_start();
    void thread_grp_max_pool_1_fu_657_ap_start();
    void thread_grp_max_pool_2_fu_663_ap_start();
    void thread_i_1_fu_711_p2();
    void thread_i_fu_1161_p2();
    void thread_icmp_ln23_1_fu_830_p2();
    void thread_icmp_ln23_fu_705_p2();
    void thread_icmp_ln25_fu_777_p2();
    void thread_icmp_ln28_fu_1135_p2();
    void thread_icmp_ln571_fu_878_p2();
    void thread_icmp_ln581_fu_914_p2();
    void thread_icmp_ln582_fu_941_p2();
    void thread_icmp_ln585_fu_950_p2();
    void thread_icmp_ln603_fu_956_p2();
    void thread_icmp_ln69_fu_1155_p2();
    void thread_icmp_ln935_fu_1172_p2();
    void thread_icmp_ln947_1_fu_1284_p2();
    void thread_icmp_ln947_fu_1252_p2();
    void thread_icmp_ln958_fu_1344_p2();
    void thread_ireg_V_fu_844_p1();
    void thread_ix_in_fu_717_p2();
    void thread_j_fu_783_p2();
    void thread_l_fu_1218_p3();
    void thread_lsb_index_fu_1236_p2();
    void thread_lshr_ln947_fu_1272_p2();
    void thread_lshr_ln958_fu_1362_p2();
    void thread_m_11_fu_1401_p1();
    void thread_m_7_fu_1379_p3();
    void thread_m_8_fu_1386_p2();
    void thread_m_fu_1354_p1();
    void thread_m_s_fu_1391_p4();
    void thread_man_V_1_fu_901_p2();
    void thread_man_V_2_fu_907_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1075_p2();
    void thread_or_ln582_fu_1024_p2();
    void thread_or_ln949_fu_1330_p2();
    void thread_or_ln_fu_1336_p3();
    void thread_p_Result_13_fu_1200_p4();
    void thread_p_Result_27_fu_1316_p3();
    void thread_p_Result_32_fu_897_p1();
    void thread_p_Result_33_fu_1178_p3();
    void thread_p_Result_34_fu_1210_p3();
    void thread_p_Result_35_fu_1439_p5();
    void thread_p_Result_s_fu_1278_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln23_fu_836_p3();
    void thread_select_ln28_fu_1141_p3();
    void thread_select_ln582_fu_1016_p3();
    void thread_select_ln585_1_fu_1067_p3();
    void thread_select_ln585_fu_1053_p3();
    void thread_select_ln588_fu_987_p3();
    void thread_select_ln603_fu_1093_p3();
    void thread_select_ln964_fu_1413_p3();
    void thread_sext_ln581_fu_937_p1();
    void thread_sext_ln581cast_fu_995_p1();
    void thread_sh_amt_fu_929_p3();
    void thread_shl_ln604_fu_999_p2();
    void thread_shl_ln958_fu_1373_p2();
    void thread_sub_ln581_fu_924_p2();
    void thread_sub_ln944_fu_1226_p2();
    void thread_sub_ln947_fu_1262_p2();
    void thread_sub_ln958_fu_1368_p2();
    void thread_sub_ln964_fu_1421_p2();
    void thread_tmp_40_fu_727_p4();
    void thread_tmp_41_fu_741_p3();
    void thread_tmp_42_fu_753_p3();
    void thread_tmp_44_fu_1242_p4();
    void thread_tmp_45_fu_1296_p3();
    void thread_tmp_46_fu_1405_p3();
    void thread_tmp_48_fu_979_p3();
    void thread_tmp_49_fu_800_p4();
    void thread_tmp_V_9_fu_1192_p3();
    void thread_tmp_V_fu_1186_p2();
    void thread_tmp_fu_890_p3();
    void thread_tmp_s_fu_1432_p3();
    void thread_trunc_ln203_1_fu_1110_p1();
    void thread_trunc_ln203_fu_723_p1();
    void thread_trunc_ln556_fu_848_p1();
    void thread_trunc_ln565_fu_874_p1();
    void thread_trunc_ln583_fu_946_p1();
    void thread_trunc_ln586_fu_972_p1();
    void thread_trunc_ln943_fu_1350_p1();
    void thread_trunc_ln944_fu_1232_p1();
    void thread_trunc_ln947_fu_1258_p1();
    void thread_xor_ln571_fu_1005_p2();
    void thread_xor_ln581_fu_1081_p2();
    void thread_xor_ln582_fu_1029_p2();
    void thread_xor_ln585_fu_1041_p2();
    void thread_xor_ln949_fu_1304_p2();
    void thread_zext_ln203_16_fu_749_p1();
    void thread_zext_ln203_17_fu_761_p1();
    void thread_zext_ln203_18_fu_810_p1();
    void thread_zext_ln203_19_fu_1114_p1();
    void thread_zext_ln203_20_fu_1120_p1();
    void thread_zext_ln203_fu_737_p1();
    void thread_zext_ln27_fu_789_p1();
    void thread_zext_ln461_fu_870_p1();
    void thread_zext_ln586_fu_962_p1();
    void thread_zext_ln70_fu_1167_p1();
    void thread_zext_ln947_fu_1268_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
