C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_comp.srs"  -hdllog  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synlog\impl1_compiler.srr"  -encrypt  -mp  1  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd" -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd" -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd" -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd"  -jobname  "compiler" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_comp.srs" -hdllog "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synlog\impl1_compiler.srr" -encrypt -mp 1 -verification_mode 0 -vhdl -prodtype synplify_pro -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd" -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd" -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd" -lib work "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd" -jobname "compiler"
rc:0 success:1 runtime:9
file:..\synwork\impl1_comp.srs|io:o|time:1653319940|size:5865|exec:0|csum:
file:..\synlog\impl1_compiler.srr|io:o|time:1653319942|size:6916|exec:0|csum:
file:C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd|io:i|time:1542231136|size:146261|exec:0|csum:39E3C05F2F228E6747F370884BDFBB67
file:..\..\cntr19.vhd|io:i|time:1652910744|size:853|exec:0|csum:A809C47CD415AA9BAA819BD90B50E0E0
file:..\..\cntr49.vhd|io:i|time:1652945026|size:808|exec:0|csum:788A0C9E5D5110FE9A8A3CC76C616D73
file:..\..\cntr136.vhd|io:i|time:1652910744|size:864|exec:0|csum:B6378EB28D66BB184387DE02DCF5F396
file:..\..\JM2.vhd|io:i|time:1652943464|size:2080|exec:0|csum:9DB60043169DCB76A0A03A59F4A3F995
file:C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1603955922|size:5736448|exec:1|csum:F3379711CDC83CA310869A1D9BD9BABE
