### Verification environment using register model
![RAL Image](https://github.com/nhchung11/UVM/blob/master/image/Verification_environment.png)