const std = @import("std");
const expectEqual = std.testing.expectEqual;

const ps1_core = @import("ps1_core");
const Bus = ps1_core.memory.Bus;

const TestContext = struct {
    bus: *Bus,
    allocator: std.mem.Allocator,

    pub fn init() !TestContext {
        const allocator = std.testing.allocator;
        const bus = try Bus.init(allocator);
        return TestContext{
            .bus = bus,
            .allocator = allocator,
        };
    }

    pub fn deinit(self: *TestContext) void {
        self.bus.deinit(self.allocator);
    }
};

test "SPU Register R/W and Status Mirroring" {
    var ctx = try TestContext.init();
    defer ctx.deinit();
    const bus = ctx.bus;

    // Write to SPUCNT (1F801DA2h)
    const spu_cnt_val: u16 = 0x1234;
    bus.write16(0x1F801DA2, spu_cnt_val);

    // Read back SPUCNT
    try expectEqual(spu_cnt_val, bus.read16(0x1F801DA2));

    // Read SPUSTAT (1F801DAAh). Bits 0-5 should mirror SPUCNT bits 0-5.
    const expected_stat = spu_cnt_val & 0x3F;
    try expectEqual(expected_stat, bus.read16(0x1F801DAA) & 0x3F);
}

test "SPU SRAM DMA Transfer (RAM to SPU)" {
    var ctx = try TestContext.init();
    defer ctx.deinit();
    const bus = ctx.bus;

    // 1. Prepare data in Main RAM
    bus.write32(0x100000, 0x11223344);
    bus.write32(0x100004, 0x55667788);

    // 2. Setup SPU SRAM Address (1F801DA6h)
    // SPU address is in units of 8 bytes.
    bus.write16(0x1F801DA6, 0x0100);

    // Prime the SPU read buffer (dummy read) before executing DMA!
    _ = bus.read16(0x1F801DA8);

    // 3. Enable DMA Channel 4 in DPCR
    // Bit 19 is enable for Channel 4
    bus.write32(0x1F8010F0, 1 << 19);

    // 4. Setup DMA Channel 4 (SPU)
    bus.write32(0x1F8010C0, 0x00100000); // MADR: Point to our data
    bus.write32(0x1F8010C4, 2); // BCR: Transfer 2 words (32-bit words)

    // CHCR: SyncMode=0, Dir=1 (RAM to Device), Step=0 (+4), Start=1, Trigger=1
    bus.write32(0x1F8010C8, (1 << 28) | (1 << 24) | (1 << 0));

    bus.dma.step(bus);

    // 5. Verify data in SPU SRAM
    // 0x11223344 -> bytes 0x800, 0x801 (0x3344) and 0x802, 0x803 (0x1122)
    // 0x55667788 -> bytes 0x804, 0x805 (0x7788) and 0x806, 0x807 (0x5566)
    try expectEqual(@as(u16, 0x3344), std.mem.readInt(u16, bus.spu.sram[0x800..][0..2], .little));
    try expectEqual(@as(u16, 0x1122), std.mem.readInt(u16, bus.spu.sram[0x802..][0..2], .little));
    try expectEqual(@as(u16, 0x7788), std.mem.readInt(u16, bus.spu.sram[0x804..][0..2], .little));
    try expectEqual(@as(u16, 0x5566), std.mem.readInt(u16, bus.spu.sram[0x806..][0..2], .little));

    // Verify sram_addr register. 
    // It should be (0x800 + 8) >> 3 = 0x808 >> 3 = 0x101.
    try expectEqual(@as(u16, 0x0101), bus.read16(0x1F801DA6));
}

test "SPU SRAM DMA Transfer (SPU to RAM)" {
    var ctx = try TestContext.init();
    defer ctx.deinit();
    const bus = ctx.bus;

    // 1. Prepare data in SPU SRAM (contiguously)
    std.mem.writeInt(u16, bus.spu.sram[0x1000..][0..2], 0xAAAA, .little);
    std.mem.writeInt(u16, bus.spu.sram[0x1002..][0..2], 0xBBBB, .little);

    // 2. Setup SPU SRAM Address (0x1000 >> 3 = 0x200)
    bus.write16(0x1F801DA6, 0x0200);

    // 3. Enable DMA Channel 4 in DPCR
    bus.write32(0x1F8010F0, 1 << 19);

    // 4. Setup DMA Channel 4 (SPU)
    bus.write32(0x1F8010C0, 0x001F0000); // MADR: Where to put data in RAM
    bus.write32(0x1F8010C4, 1); // BCR: Transfer 1 word

    // CHCR: SyncMode=0, Dir=0 (Device to RAM), Step=0 (+4), Start=1, Trigger=1
    bus.write32(0x1F8010C8, (1 << 28) | (1 << 24) | (0 << 0));

    bus.dma.step(bus);

    // 5. Verify data in Main RAM
    try expectEqual(@as(u32, 0xBBBBAAAA), bus.read32(0x001F0000));
}

test "ADPCM Decoding logic - No Filter, No Shift" {
    // 16 bytes of ADPCM data
    // Byte 0: Shift Factor=12 (Shift=0), Filter=0
    var block = [_]u8{0} ** 16;
    block[0] = 0x0C; 
    
    // Fill data with nibbles = 1
    for (2..16) |i| {
        block[i] = 0x11; 
    }
    
    var old: i32 = 0;
    var older: i32 = 0;
    var out_pcm: [28]i16 = undefined;
    
    ps1_core.spu.decodeBlock(&block, &old, &older, &out_pcm);
    
    for (out_pcm) |sample| {
        try expectEqual(@as(i16, 1), sample);
    }
}

test "ADPCM Decoding logic - Shift 12" {
    var block = [_]u8{0} ** 16;
    block[0] = 0x00; // Shift Factor=0 (Shift=12), Filter=0
    
    for (2..16) |i| {
        block[i] = 0x11; 
    }
    
    var old: i32 = 0;
    var older: i32 = 0;
    var out_pcm: [28]i16 = undefined;
    
    ps1_core.spu.decodeBlock(&block, &old, &older, &out_pcm);
    
    for (out_pcm) |sample| {
        try expectEqual(@as(i16, 4096), sample);
    }
}

test "ADPCM Decoding logic - Filter 1" {
    var block = [_]u8{0} ** 16;
    block[0] = 0x1C; // Shift Factor=12 (Shift=0), Filter=1 (f0=60, f1=0)
    
    for (2..16) |i| {
        block[i] = 0x11; 
    }
    
    var old: i32 = 0;
    var older: i32 = 0;
    var out_pcm: [28]i16 = undefined;
    
    ps1_core.spu.decodeBlock(&block, &old, &older, &out_pcm);
    
    try expectEqual(@as(i16, 1), out_pcm[0]);
    try expectEqual(@as(i16, 2), out_pcm[1]);
    try expectEqual(@as(i16, 3), out_pcm[2]);
}
