#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 13:57:05 2020
# Process ID: 13016
# Current directory: D:/FPGA project/MyDemo/My_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1028 D:\FPGA project\MyDemo\My_Demo\My_Demo.xpr
# Log file: D:/FPGA project/MyDemo/My_Demo/vivado.log
# Journal file: D:/FPGA project/MyDemo/My_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA project/MyDemo/My_Demo/My_Demo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 909.938 ; gain = 59.738
cadd_files -norecurse C:/Users/wangdachui/Lab_3/Lab_3.srcs/sources_1/new/Lab_3_2.v
set_property  ip_repo_paths  {d:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP d:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP d:/IP_Core/HDMI-IP/IP/RGB2DVI_IP d:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP d:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP d:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP D:/FPGA/SEA-Tutorial/FPGA_IP/LED-IP} [current_project]
update_ip_catalog
INFO: [IPopen_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/wangdachui/Lab_3/Lab_3.runs/impl_1/Lab_3_2.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/wangdachui/Lab_3/Lab_3.runs/impl_1/Lab_3_2.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 14:15:23 2020...
ory 'd:/FPGA/SEA-Tutorial/FPGA_IP/LED-IP'.
create_ip -name RGB_LED_Task -vendor xilinx.com -library user -version 1.0 -module_name RGB_LED_Task_0 -dir {d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip}
generate_target {instantiation_template} [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RGB_LED_Task_0'...
generate_target all [get_files  {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RGB_LED_Task_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RGB_LED_Task_0'...
catch { config_ip_cache -export [get_ips -all RGB_LED_Task_0] }
export_ip_user_files -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}]
launch_runs -jobs 4 RGB_LED_Task_0_synth_1
[Fri Jul 31 14:00:20 2020] Launched RGB_LED_Task_0_synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/RGB_LED_Task_0_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}] -directory {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files} -ipstatic_source_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/modelsim} {questa=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/questa} {riviera=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/riviera} {activehdl=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {d:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP d:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP d:/IP_Core/HDMI-IP/IP/RGB2DVI_IP d:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP d:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP d:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP d:/FPGA/SEA-Tutorial/FPGA_IP/LED-IP D:/FPGA/SEA-Tutorial/FPGA_IP/Frequency-Divider-IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/SEA-Tutorial/FPGA_IP/LED-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/SEA-Tutorial/FPGA_IP/Frequency-Divider-IP'.
create_ip -name Clk_Division -vendor xilinx.com -library user -version 1.0 -module_name Clk_Division_0 -dir {d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip}
generate_target {instantiation_template} [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Clk_Division_0'...
generate_target all [get_files  {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Clk_Division_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Clk_Division_0'...
catch { config_ip_cache -export [get_ips -all Clk_Division_0] }
export_ip_user_files -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}]
launch_runs -jobs 4 Clk_Division_0_synth_1
[Fri Jul 31 14:00:48 2020] Launched Clk_Division_0_synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/Clk_Division_0_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}] -directory {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files} -ipstatic_source_dir {D:/FPGA project/MyDemo/My_Demo/My_Demo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/modelsim} {questa=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/questa} {riviera=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/riviera} {activehdl=D:/FPGA project/MyDemo/My_Demo/My_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jul 31 14:06:04 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jul 31 14:06:56 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_4/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1628.945 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1628.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1727.363 ; gain = 262.227
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 14:09:10 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210251A08870.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210251A08870.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 14:16:23 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jul 31 14:19:26 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 14:20:24 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files C:/Users/wangdachui/Lab_3/Lab_3.srcs/sources_1/new/Lab_3_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/wangdachui/Lab_3/Lab_3.srcs/sources_1/new/Lab_3_2.v
export_ip_user_files -of_objects  [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset Clk_Division_0 {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci}}
INFO: [Project 1-386] Moving file 'd:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci' from fileset 'Clk_Division_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset RGB_LED_Task_0 {{d:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci}}
INFO: [Project 1-386] Moving file 'd:/FPGA project/MyDemo/My_Demo/My_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci' from fileset 'RGB_LED_Task_0' to fileset 'sources_1'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 14:32:08 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
[Fri Jul 31 14:32:08 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/FPGA project/LED_Demo/RGB_LED_Demo/RGB_LED_Demo.srcs/sources_1/new/clk_division.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA project/LED_Demo/RGB_LED_Demo/RGB_LED_Demo.srcs/sources_1/new/clk_division.v}}
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 14:37:01 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
[Fri Jul 31 14:37:01 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 14:38:34 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
[Fri Jul 31 14:38:34 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 16:13:17 2020...
