

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_315_2'
================================================================
* Date:           Tue Feb  8 11:01:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_2  |        8|        8|         7|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_aux_2_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_2_1_2_reload"   --->   Operation 11 'read' 'num_aux_2_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_aux_1_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_1_1_2_reload"   --->   Operation 12 'read' 'num_aux_1_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_aux_0_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_0_1_2_reload"   --->   Operation 13 'read' 'num_aux_0_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln297_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln297_1"   --->   Operation 14 'read' 'trunc_ln297_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub11_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sub11_i"   --->   Operation 15 'read' 'sub11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 16 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_ln290_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln290"   --->   Operation 17 'read' 'sub_ln290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_38 = load i2 %i" [../src/ban.cpp:319]   --->   Operation 20 'load' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.44ns)   --->   "%icmp_ln315 = icmp_eq  i2 %i_38, i2 3" [../src/ban.cpp:315]   --->   Operation 22 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.54ns)   --->   "%add_ln315 = add i2 %i_38, i2 1" [../src/ban.cpp:315]   --->   Operation 24 'add' 'add_ln315' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %.split67_ifconv, void %.exitStub" [../src/ban.cpp:315]   --->   Operation 25 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i2 %i_38" [../src/ban.cpp:317]   --->   Operation 26 'zext' 'zext_ln317' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln317 = add i6 %sub_ln290_read, i6 %zext_ln317" [../src/ban.cpp:317]   --->   Operation 27 'add' 'add_ln317' <Predicate = (!icmp_ln315)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln317_2 = zext i6 %add_ln317" [../src/ban.cpp:317]   --->   Operation 28 'zext' 'zext_ln317_2' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln317_2" [../src/ban.cpp:317]   --->   Operation 29 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln317_1 = add i6 %sub_ln542_read, i6 %zext_ln317" [../src/ban.cpp:317]   --->   Operation 30 'add' 'add_ln317_1' <Predicate = (!icmp_ln315)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:317]   --->   Operation 31 'load' 'b_num_load' <Predicate = (!icmp_ln315)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln315 = store i2 %add_ln315, i2 %i" [../src/ban.cpp:315]   --->   Operation 32 'store' 'store_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%icmp_ln316 = icmp_ult  i2 %i_38, i2 %sub11_i_read" [../src/ban.cpp:316]   --->   Operation 33 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:317]   --->   Operation 34 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 35 [1/1] (0.54ns)   --->   "%add_ln319 = add i2 %i_38, i2 %trunc_ln297_1_read" [../src/ban.cpp:319]   --->   Operation 35 'add' 'add_ln319' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 36 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_aux_0_1_2_reload_read, i32 %num_aux_1_1_2_reload_read, i32 %num_aux_2_1_2_reload_read, i2 %add_ln319" [../src/ban.cpp:319]   --->   Operation 36 'mux' 'tmp_s' <Predicate = (!icmp_ln316)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [4/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 37 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 38 [3/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 38 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 39 [2/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 39 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 40 [1/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 40 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln316 = select i1 %icmp_ln316, i32 %b_num_load, i32 %add24_i" [../src/ban.cpp:316]   --->   Operation 41 'select' 'select_ln316' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln315)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln317_3 = zext i6 %add_ln317_1" [../src/ban.cpp:317]   --->   Operation 42 'zext' 'zext_ln317_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%b_num_addr_13 = getelementptr i32 %b_num, i64 0, i64 %zext_ln317_3" [../src/ban.cpp:317]   --->   Operation 43 'getelementptr' 'b_num_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/ban.cpp:315]   --->   Operation 44 'specloopname' 'specloopname_ln315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln317 = store i32 %select_ln316, i6 %b_num_addr_13" [../src/ban.cpp:317]   --->   Operation 45 'store' 'store_ln317' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:319) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln317', ../src/ban.cpp:317) [28]  (0.781 ns)
	'getelementptr' operation ('b_num_addr', ../src/ban.cpp:317) [30]  (0 ns)
	'load' operation ('b_num_load', ../src/ban.cpp:317) on array 'b_num' [36]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:317) on array 'b_num' [36]  (1.24 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mux' operation ('tmp_s', ../src/ban.cpp:319) [38]  (0.476 ns)
	'fadd' operation ('add24_i', ../src/ban.cpp:319) [39]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add24_i', ../src/ban.cpp:319) [39]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add24_i', ../src/ban.cpp:319) [39]  (6.44 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('add24_i', ../src/ban.cpp:319) [39]  (6.44 ns)
	'select' operation ('select_ln316', ../src/ban.cpp:316) [40]  (0.449 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('b_num_addr_13', ../src/ban.cpp:317) [33]  (0 ns)
	'store' operation ('store_ln317', ../src/ban.cpp:317) of variable 'select_ln316', ../src/ban.cpp:316 on array 'b_num' [41]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
