EDAC/amd64: Add AMD family 17h model 60h PCI IDs

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-358.el8
commit-author Alexander Monakov <amonakov@ispras.ru>
commit b6bea24d41519e8c31e4798f1c1a3f67e540c5d0
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-358.el8/b6bea24d.failed

Add support for AMD Renoir (4000-series Ryzen CPUs).

	Signed-off-by: Alexander Monakov <amonakov@ispras.ru>
	Signed-off-by: Borislav Petkov <bp@suse.de>
	Acked-by: Yazen Ghannam <yazen.ghannam@amd.com>
Link: https://lkml.kernel.org/r/20200510204842.2603-4-amonakov@ispras.ru
(cherry picked from commit b6bea24d41519e8c31e4798f1c1a3f67e540c5d0)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/edac/amd64_edac.c
#	drivers/edac/amd64_edac.h
diff --cc drivers/edac/amd64_edac.c
index c1864cc31f7c,42024a8d6a58..000000000000
--- a/drivers/edac/amd64_edac.c
+++ b/drivers/edac/amd64_edac.c
@@@ -2311,10 -2316,20 +2311,27 @@@ static struct amd64_family_type family_
  			.dbam_to_cs		= f17_addr_mask_to_cs_size,
  		}
  	},
++<<<<<<< HEAD
 +	[F17_M10H_CPUS] = {
 +		.ctl_name = "F17h_M10h",
 +		.f0_id = PCI_DEVICE_ID_AMD_17H_M10H_DF_F0,
 +		.f6_id = PCI_DEVICE_ID_AMD_17H_M10H_DF_F6,
++=======
+ 	[F17_M60H_CPUS] = {
+ 		.ctl_name = "F17h_M60h",
+ 		.f0_id = PCI_DEVICE_ID_AMD_17H_M60H_DF_F0,
+ 		.f6_id = PCI_DEVICE_ID_AMD_17H_M60H_DF_F6,
+ 		.max_mcs = 2,
+ 		.ops = {
+ 			.early_channel_count	= f17_early_channel_count,
+ 			.dbam_to_cs		= f17_addr_mask_to_cs_size,
+ 		}
+ 	},
+ 	[F17_M70H_CPUS] = {
+ 		.ctl_name = "F17h_M70h",
+ 		.f0_id = PCI_DEVICE_ID_AMD_17H_M70H_DF_F0,
+ 		.f6_id = PCI_DEVICE_ID_AMD_17H_M70H_DF_F6,
++>>>>>>> b6bea24d4151 (EDAC/amd64: Add AMD family 17h model 60h PCI IDs)
  		.max_mcs = 2,
  		.ops = {
  			.early_channel_count	= f17_early_channel_count,
@@@ -3353,9 -3364,22 +3370,20 @@@ static struct amd64_family_type *per_fa
  			fam_type = &family_types[F17_M30H_CPUS];
  			pvt->ops = &family_types[F17_M30H_CPUS].ops;
  			break;
++<<<<<<< HEAD
++=======
+ 		} else if (pvt->model >= 0x60 && pvt->model <= 0x6f) {
+ 			fam_type = &family_types[F17_M60H_CPUS];
+ 			pvt->ops = &family_types[F17_M60H_CPUS].ops;
+ 			break;
+ 		} else if (pvt->model >= 0x70 && pvt->model <= 0x7f) {
+ 			fam_type = &family_types[F17_M70H_CPUS];
+ 			pvt->ops = &family_types[F17_M70H_CPUS].ops;
+ 			break;
++>>>>>>> b6bea24d4151 (EDAC/amd64: Add AMD family 17h model 60h PCI IDs)
  		}
 -		/* fall through */
 -	case 0x18:
  		fam_type	= &family_types[F17_CPUS];
  		pvt->ops	= &family_types[F17_CPUS].ops;
 -
 -		if (pvt->fam == 0x18)
 -			family_types[F17_CPUS].ctl_name = "F18h";
  		break;
  
  	case 0x19:
diff --cc drivers/edac/amd64_edac.h
index ed7fd914a2f6,52b5d03eeba0..000000000000
--- a/drivers/edac/amd64_edac.h
+++ b/drivers/edac/amd64_edac.h
@@@ -120,6 -120,10 +120,13 @@@
  #define PCI_DEVICE_ID_AMD_17H_M10H_DF_F6 0x15ee
  #define PCI_DEVICE_ID_AMD_17H_M30H_DF_F0 0x1490
  #define PCI_DEVICE_ID_AMD_17H_M30H_DF_F6 0x1496
++<<<<<<< HEAD
++=======
+ #define PCI_DEVICE_ID_AMD_17H_M60H_DF_F0 0x1448
+ #define PCI_DEVICE_ID_AMD_17H_M60H_DF_F6 0x144e
+ #define PCI_DEVICE_ID_AMD_17H_M70H_DF_F0 0x1440
+ #define PCI_DEVICE_ID_AMD_17H_M70H_DF_F6 0x1446
++>>>>>>> b6bea24d4151 (EDAC/amd64: Add AMD family 17h model 60h PCI IDs)
  #define PCI_DEVICE_ID_AMD_19H_DF_F0	0x1650
  #define PCI_DEVICE_ID_AMD_19H_DF_F6	0x1656
  
@@@ -291,6 -295,8 +298,11 @@@ enum amd_families 
  	F17_CPUS,
  	F17_M10H_CPUS,
  	F17_M30H_CPUS,
++<<<<<<< HEAD
++=======
+ 	F17_M60H_CPUS,
+ 	F17_M70H_CPUS,
++>>>>>>> b6bea24d4151 (EDAC/amd64: Add AMD family 17h model 60h PCI IDs)
  	F19_CPUS,
  	NUM_FAMILIES,
  };
* Unmerged path drivers/edac/amd64_edac.c
* Unmerged path drivers/edac/amd64_edac.h
