Design Entry;HDL Check||(null)||Checking HDL syntax of 'main_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'main_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'main_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'main_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'main_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'main_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'alu_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'address_bus.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'control.vhd'||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cpu
Implementation;Synthesis|| CD645 ||@W:Ignoring undefined library fusion||cpu.srr(20);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/20||cpu.vhd(12);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/12
Implementation;Synthesis|| CD642 ||@W:Ignoring use clause - library fusion not found ...||cpu.srr(21);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/21||cpu.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/13
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||cpu.srr(36);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/36||pc.vhd(33);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\pc.vhd'/linenumber/33
Implementation;Synthesis|| CG290 ||@W:Referenced variable rst is not in sensitivity list.||cpu.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/37||pc.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\pc.vhd'/linenumber/34
Implementation;Synthesis|| CL240 ||@W:Signal alu_lhs_sel is floating; a simulation mismatch is possible.||cpu.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/47||control.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/65
Implementation;Synthesis|| CL240 ||@W:Signal alu_rhs_sel is floating; a simulation mismatch is possible.||cpu.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/48||control.vhd(64);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/64
Implementation;Synthesis|| CL240 ||@W:Signal addr_reg_sel is floating; a simulation mismatch is possible.||cpu.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/49||control.vhd(61);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/61
Implementation;Synthesis|| CL240 ||@W:Signal addr_sp_sel is floating; a simulation mismatch is possible.||cpu.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/50||control.vhd(60);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/60
Implementation;Synthesis|| CL240 ||@W:Signal addr_pc_sel is floating; a simulation mismatch is possible.||cpu.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/51||control.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal main_reg_m_sel is floating; a simulation mismatch is possible.||cpu.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/52||control.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/56
Implementation;Synthesis|| CL240 ||@W:Signal main_reg_l_sel is floating; a simulation mismatch is possible.||cpu.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/53||control.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/55
Implementation;Synthesis|| CL240 ||@W:Signal main_reg_sel is floating; a simulation mismatch is possible.||cpu.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/54||control.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/54
Implementation;Synthesis|| CL240 ||@W:Signal main_mem_sel is floating; a simulation mismatch is possible.||cpu.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/55||control.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/53
Implementation;Synthesis|| CL240 ||@W:Signal main_alu_sel is floating; a simulation mismatch is possible.||cpu.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/56||control.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal reg_we_m is floating; a simulation mismatch is possible.||cpu.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/57||control.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/49
Implementation;Synthesis|| CL240 ||@W:Signal reg_we_l is floating; a simulation mismatch is possible.||cpu.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/58||control.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/48
Implementation;Synthesis|| CL240 ||@W:Signal reg_we is floating; a simulation mismatch is possible.||cpu.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/59||control.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/47
Implementation;Synthesis|| CL240 ||@W:Signal alu_op is floating; a simulation mismatch is possible.||cpu.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/60||control.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/45
Implementation;Synthesis|| CL240 ||@W:Signal sp_decr is floating; a simulation mismatch is possible.||cpu.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/61||control.vhd(43);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/43
Implementation;Synthesis|| CL240 ||@W:Signal sp_inc is floating; a simulation mismatch is possible.||cpu.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/62||control.vhd(42);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/42
Implementation;Synthesis|| CL240 ||@W:Signal pc_load is floating; a simulation mismatch is possible.||cpu.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/63||control.vhd(40);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/40
Implementation;Synthesis|| CL240 ||@W:Signal pc_inc is floating; a simulation mismatch is possible.||cpu.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/64||control.vhd(39);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/39
Implementation;Synthesis|| CL240 ||@W:Signal mem_we is floating; a simulation mismatch is possible.||cpu.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/65||control.vhd(37);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/37
Implementation;Synthesis|| CL240 ||@W:Signal control_latch_msb_imm is floating; a simulation mismatch is possible.||cpu.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/66||control.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/35
Implementation;Synthesis|| CL240 ||@W:Signal control_latch_lsb_imm is floating; a simulation mismatch is possible.||cpu.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/67||control.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/34
Implementation;Synthesis|| CL240 ||@W:Signal control_latch_op2 is floating; a simulation mismatch is possible.||cpu.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/68||control.vhd(33);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/33
Implementation;Synthesis|| CL240 ||@W:Signal control_latch_opcode_op1 is floating; a simulation mismatch is possible.||cpu.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/69||control.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/32
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imm_7(15 downto 0). Make sure that there are no unused intermediate registers.||cpu.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/70||control.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/69
Implementation;Synthesis|| CL169 ||@W:Pruning unused register op2_3(7 downto 0). Make sure that there are no unused intermediate registers.||cpu.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/71||control.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/69
Implementation;Synthesis|| CL169 ||@W:Pruning unused register op1_3(2 downto 0). Make sure that there are no unused intermediate registers.||cpu.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/72||control.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/69
Implementation;Synthesis|| CL169 ||@W:Pruning unused register opcode_3(4 downto 0). Make sure that there are no unused intermediate registers.||cpu.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/73||control.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/69
Implementation;Synthesis|| CL169 ||@W:Pruning unused register step_3(30 downto 0). Make sure that there are no unused intermediate registers.||cpu.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/74||control.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\control.vhd'/linenumber/76
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||cpu.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/76||alu.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu.vhd'/linenumber/35
Implementation;Synthesis|| CL168 ||@W:Removing instance we_m because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/82||cpu.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/621
Implementation;Synthesis|| CL168 ||@W:Removing instance we_l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/83||cpu.vhd(612);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/612
Implementation;Synthesis|| CL168 ||@W:Removing instance we because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/84||cpu.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/603
Implementation;Synthesis|| CL168 ||@W:Removing instance sp_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/85||cpu.vhd(592);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/592
Implementation;Synthesis|| CL168 ||@W:Removing instance rhs because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/86||cpu.vhd(575);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/575
Implementation;Synthesis|| CL168 ||@W:Removing instance register_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/87||cpu.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/562
Implementation;Synthesis|| CL168 ||@W:Removing instance register_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/88||cpu.vhd(549);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/549
Implementation;Synthesis|| CL168 ||@W:Removing instance register_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/89||cpu.vhd(536);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/536
Implementation;Synthesis|| CL168 ||@W:Removing instance register_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/90||cpu.vhd(523);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/523
Implementation;Synthesis|| CL168 ||@W:Removing instance register_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/91||cpu.vhd(510);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/510
Implementation;Synthesis|| CL168 ||@W:Removing instance register_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/92||cpu.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/497
Implementation;Synthesis|| CL168 ||@W:Removing instance register_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/93||cpu.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/484
Implementation;Synthesis|| CL168 ||@W:Removing instance register_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/94||cpu.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/471
Implementation;Synthesis|| CL168 ||@W:Removing instance pc_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/95||cpu.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/459
Implementation;Synthesis|| CL168 ||@W:Removing instance memory_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/96||cpu.vhd(448);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/448
Implementation;Synthesis|| CL168 ||@W:Removing instance main_bus_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/97||cpu.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/425
Implementation;Synthesis|| CL168 ||@W:Removing instance lhs because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/98||cpu.vhd(408);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/408
Implementation;Synthesis|| CL168 ||@W:Removing instance control_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/99||cpu.vhd(368);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/368
Implementation;Synthesis|| CL168 ||@W:Removing instance alu_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/100||cpu.vhd(353);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/353
Implementation;Synthesis|| CL168 ||@W:Removing instance address_bus_inst_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||cpu.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/101||cpu.vhd(332);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/332
Implementation;Synthesis|| CL305 ||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||cpu.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/133||alu_bus.vhd(42);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input clk is unused.||cpu.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/134||alu_bus.vhd(20);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/20
Implementation;Synthesis|| CL159 ||@N: Input reg_sel is unused.||cpu.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/135||alu_bus.vhd(23);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/23
Implementation;Synthesis|| CL159 ||@N: Input r0 is unused.||cpu.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/136||alu_bus.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/26
Implementation;Synthesis|| CL159 ||@N: Input r1 is unused.||cpu.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/137||alu_bus.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/27
Implementation;Synthesis|| CL159 ||@N: Input r2 is unused.||cpu.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/138||alu_bus.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/28
Implementation;Synthesis|| CL159 ||@N: Input r3 is unused.||cpu.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/139||alu_bus.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/29
Implementation;Synthesis|| CL159 ||@N: Input r4 is unused.||cpu.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/140||alu_bus.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/30
Implementation;Synthesis|| CL159 ||@N: Input r5 is unused.||cpu.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/141||alu_bus.vhd(31);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/31
Implementation;Synthesis|| CL159 ||@N: Input r6 is unused.||cpu.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/142||alu_bus.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/32
Implementation;Synthesis|| CL159 ||@N: Input r7 is unused.||cpu.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/143||alu_bus.vhd(33);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\hdl\alu_bus.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input clk is unused.||cpu.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/144||cpu.vhd(21);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/21
Implementation;Synthesis|| CL159 ||@N: Input rst is unused.||cpu.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/145||cpu.vhd(22);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/22
Implementation;Synthesis||null||@N: Running in 64-bit mode||cpu.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/156||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: cpu view rtl as top level||cpu.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/157||cpu.vhd(17);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/17
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: cpu view rtl as top level||cpu.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/158||cpu.vhd(17);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/17
Implementation;Synthesis||null||@N: Running in 64-bit mode||cpu.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/179||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: cpu view rtl as top level||cpu.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/180||cpu.vhd(17);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/17
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: cpu view rtl as top level||cpu.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/181||cpu.vhd(17);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\component\work\cpu\cpu.vhd'/linenumber/17
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cpu.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/204||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cpu.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/205||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.sap.||cpu.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/226||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cpu.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/253||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cpu.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/254||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cpu.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/359||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cpu.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\Tommaso Peduzzi\Documents\GitHub\16-bit-RISC-processor\fpga\synthesis\cpu.srr'/linenumber/361||null;null
