{
    "DESIGN_NAME": "operators_top",
    "VERILOG_FILES": [
        "dir::../src/operators_top.v",
        "dir::../src/tkeo.v",
        "dir::../src/ed.v",
        "dir::../src/aso.v",
        "dir::../src/ado.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "PNR_SDC_FILE": "dir::../constraints.sdc",
    "SIGNOFF_SDC_FILE": "dir::../constraints.sdc",
    "ERROR_ON_SYNTH_CHECKS": true,
    "RUN_ANTENNA_REPAIR": true,
    "PL_RESIZER_TIMING_OPTIMIZATION": true,
    "GLB_RESIZER_TIMING_OPTIMIZATION": true,
    "FP_CORE_UTIL": 40,
    "PL_RESIZER_MAX_SLEW_MARGIN": 10,
    "PL_RESIZER_MAX_CAP_MARGIN": 10,
    "GRT_REPAIR_ANTENNAS": true,
    "RCX_RULES": "nom",
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.05,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.05
}