Info: Starting: Create simulation model
Info: qsys-generate D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading intADC/intADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 20.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: intADC: Generating intADC "intADC" for SIM_VHDL
Info: modular_adc_0: "intADC" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: intADC: Done "intADC" with 3 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC\intADC.spd --output-directory=D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC\intADC.spd --output-directory=D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC.qsys --block-symbol-file --output-directory=D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading intADC/intADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 20.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC.qsys --synthesis=VHDL --greybox --output-directory=D:\Semesterprojekt\ProjectOsziFPGA\FPGA\intADC_Oszi\intADC\intADC\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading intADC/intADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 20.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: intADC: Generating intADC "intADC" for QUARTUS_SYNTH
Info: modular_adc_0: "intADC" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: intADC: Done "intADC" with 3 modules, 9 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
