Info: Starting: Create simulation model
Info: qsys-generate C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top\simulation --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Cyclone_V_NIOS_II/niosii_top.qsys
Progress: Reading input file
Progress: Adding clock [altera_clock_bridge 23.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Adding reset [altera_reset_bridge 23.1]
Progress: Parameterizing module reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: niosii_top: Generating niosii_top "niosii_top" for SIM_VERILOG
Info: jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen//niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'
Info: jtag_uart_0: "niosii_top" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "niosii_top" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen//niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'
Info: onchip_memory2_0: "niosii_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'niosii_top_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen//niosii_top_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'niosii_top_pio_0'
Info: pio_0: "niosii_top" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosii_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosii_top" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosii_top" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen//niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen/  ]
Info: cpu: # 2024.02.16 22:11:03 (*) Starting Nios II generation
Info: cpu: # 2024.02.16 22:11:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.02.16 22:11:03 (*)   Creating all objects for CPU
Info: cpu: # 2024.02.16 22:11:03 (*)   Creating 'C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen//niosii_top_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2024.02.16 22:11:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.02.16 22:11:03 (*)   Creating plain-text RTL
Info: cpu: # 2024.02.16 22:11:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosii_top: Done "niosii_top" with 22 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top\niosii_top.spd --output-directory=C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top\niosii_top.spd --output-directory=C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top.qsys --block-symbol-file --output-directory=C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Cyclone_V_NIOS_II/niosii_top.qsys
Progress: Reading input file
Progress: Adding clock [altera_clock_bridge 23.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Adding reset [altera_reset_bridge 23.1]
Progress: Parameterizing module reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top.qsys --synthesis=VERILOG --output-directory=C:\Users\jongh\Documents\repo\Cyclone_V_NIOS_II\niosii_top\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Cyclone_V_NIOS_II/niosii_top.qsys
Progress: Reading input file
Progress: Adding clock [altera_clock_bridge 23.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_0
Progress: Adding reset [altera_reset_bridge 23.1]
Progress: Parameterizing module reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: niosii_top: Generating niosii_top "niosii_top" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0021_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0021_jtag_uart_0_gen//niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'
Info: jtag_uart_0: "niosii_top" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "niosii_top" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0022_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0022_onchip_memory2_0_gen//niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'
Info: onchip_memory2_0: "niosii_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'niosii_top_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0023_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0023_pio_0_gen//niosii_top_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'niosii_top_pio_0'
Info: pio_0: "niosii_top" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosii_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosii_top" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosii_top" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0026_cpu_gen//niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.02.16 22:11:29 (*) Starting Nios II generation
Info: cpu: # 2024.02.16 22:11:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.02.16 22:11:29 (*)   Creating all objects for CPU
Info: cpu: # 2024.02.16 22:11:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.02.16 22:11:30 (*)   Creating plain-text RTL
Info: cpu: # 2024.02.16 22:11:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosii_top: Done "niosii_top" with 22 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
