$date
	Mon Oct 28 14:01:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 8 ! out_tb [7:0] $end
$var wire 1 " ALU_2_RegCY $end
$var reg 3 # ALUCode_tb [2:0] $end
$var reg 1 $ A_CE_tb $end
$var reg 8 % A_tb [7:0] $end
$var reg 1 & CY_CE_tb $end
$var reg 1 ' Ci_tb $end
$var reg 1 ( Co_tb $end
$var reg 8 ) R_tb [7:0] $end
$var reg 1 * clk_tb $end
$scope module ALU_1 $end
$var wire 8 + A [7:0] $end
$var wire 3 , ALUCode [2:0] $end
$var wire 1 ' Ci $end
$var wire 8 - R [7:0] $end
$var reg 1 " Co $end
$var reg 8 . out [7:0] $end
$upscope $end
$scope module Reg_CY_1 $end
$var wire 1 & CE $end
$var wire 1 " CY_in $end
$var wire 1 * clk $end
$var reg 1 / CY_out $end
$upscope $end
$upscope $end
$scope module Aku $end
$var wire 1 0 CE $end
$var wire 8 1 D [7:0] $end
$var wire 1 2 clk $end
$var reg 8 3 Q [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
z2
bz 1
z0
x/
b1100 .
b100 -
b0 ,
b1000 +
0*
b100 )
0(
0'
0&
b1000 %
0$
b0 #
0"
b1100 !
$end
#5000
1*
#10000
0*
#15000
1*
#20000
0*
#25000
1*
#30000
0*
#35000
1*
#40000
0*
#45000
1*
#50000
0*
#55000
1*
#60000
0*
#65000
1*
#70000
0*
#75000
1*
#80000
0*
#85000
1*
#90000
0*
#95000
1*
#100000
0*
