

================================================================
== Vivado HLS Report for 'Erode_16_16_480_640_s'
================================================================
* Date:           Mon Nov  4 20:48:47 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.48|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 1.1  |    6|    6|         2|          -|          -|     3|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / (!exitcond7)
	5  / (exitcond7)
4 --> 
	3  / true
5 --> 
	2  / (exitcond5_i)
	6  / (!exitcond5_i)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str170, i32 0, i32 0, [8 x i8]* @str170) ; <i32> [#uses=0]

ST_1: empty_136 [1/1] 0.00ns
entry:1  %empty_136 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str167, i32 0, i32 0, [8 x i8]* @str167) ; <i32> [#uses=0]

ST_1: empty_137 [1/1] 0.00ns
entry:2  %empty_137 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str164, i32 0, i32 0, [8 x i8]* @str164) ; <i32> [#uses=0]

ST_1: empty_138 [1/1] 0.00ns
entry:3  %empty_138 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str161, i32 0, i32 0, [8 x i8]* @str161) ; <i32> [#uses=0]

ST_1: empty_139 [1/1] 0.00ns
entry:4  %empty_139 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str158, i32 0, i32 0, [8 x i8]* @str158) ; <i32> [#uses=0]

ST_1: empty_140 [1/1] 0.00ns
entry:5  %empty_140 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str155, i32 0, i32 0, [8 x i8]* @str155) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_2 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_2 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_16 [1/1] 1.30ns
entry:8  br label %bb32.i


 <State 2>: 2.73ns
ST_2: temp_kernel_val_0_2 [1/1] 0.00ns
bb32.i:0  %temp_kernel_val_0_2 = phi i8 [ undef, %entry ], [ %result_val2_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_0 [1/1] 0.00ns
bb32.i:1  %temp_kernel_val_1_0 = phi i8 [ undef, %entry ], [ %result_val13_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_1 [1/1] 0.00ns
bb32.i:2  %temp_kernel_val_1_1 = phi i8 [ undef, %entry ], [ %result_val14_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_0_1 [1/1] 0.00ns
bb32.i:3  %temp_kernel_val_0_1 = phi i8 [ undef, %entry ], [ %result_val16_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_1_2 [1/1] 0.00ns
bb32.i:4  %temp_kernel_val_1_2 = phi i8 [ undef, %entry ], [ %result_val1520_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_0 [1/1] 0.00ns
bb32.i:5  %temp_kernel_val_2_0 = phi i8 [ undef, %entry ], [ %result_val26_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_0_0 [1/1] 0.00ns
bb32.i:6  %temp_kernel_val_0_0 = phi i8 [ undef, %entry ], [ %result_val_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_1 [1/1] 0.00ns
bb32.i:7  %temp_kernel_val_2_1 = phi i8 [ undef, %entry ], [ %result_val27_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: temp_kernel_val_2_2 [1/1] 0.00ns
bb32.i:8  %temp_kernel_val_2_2 = phi i8 [ undef, %entry ], [ %result_val28_2_i, %bb30.i ] ; <i8> [#uses=2]

ST_2: i [1/1] 0.00ns
bb32.i:9  %i = phi i2 [ 0, %entry ], [ %i_3, %bb30.i ]    ; <i2> [#uses=7]

ST_2: stg_27 [1/1] 0.00ns
bb32.i:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: exitcond [1/1] 1.36ns
bb32.i:11  %exitcond = icmp eq i2 %i, -1                   ; <i1> [#uses=1]

ST_2: i_3 [1/1] 0.85ns
bb32.i:12  %i_3 = add i2 %i, 1                             ; <i2> [#uses=1]

ST_2: stg_30 [1/1] 0.00ns
bb32.i:13  br i1 %exitcond, label %"getStructuringElement<unsigned char,int,int,3,3>.exit", label %bb27.i.preheader

ST_2: sel_tmp37_i [1/1] 1.36ns
bb27.i.preheader:0  %sel_tmp37_i = icmp eq i2 %i, 1                 ; <i1> [#uses=8]

ST_2: sel_tmp44_i [1/1] 1.36ns
bb27.i.preheader:1  %sel_tmp44_i = icmp ne i2 %i, 0                 ; <i1> [#uses=1]

ST_2: sel_tmp45_i [1/1] 1.36ns
bb27.i.preheader:2  %sel_tmp45_i = icmp ne i2 %i, 1                 ; <i1> [#uses=1]

ST_2: sel_tmp46_i [1/1] 1.37ns
bb27.i.preheader:3  %sel_tmp46_i = and i1 %sel_tmp44_i, %sel_tmp45_i ; <i1> [#uses=4]

ST_2: sel_tmp49_i [1/1] 1.36ns
bb27.i.preheader:4  %sel_tmp49_i = icmp eq i2 %i, 0                 ; <i1> [#uses=5]

ST_2: stg_36 [1/1] 1.39ns
bb27.i.preheader:5  br label %bb27.i

ST_2: stg_37 [2/2] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:0  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,480,640,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_2, i12 %p_src_cols_V_read_2)


 <State 3>: 5.47ns
ST_3: result_val2_6_i [1/1] 0.00ns
bb27.i:0  %result_val2_6_i = phi i8 [ %newSel29_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_2, %bb27.i.preheader ] ; <i8> [#uses=5]

ST_3: result_val13_6_i [1/1] 0.00ns
bb27.i:1  %result_val13_6_i = phi i8 [ %result_val13_5_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_0, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val14_6_i [1/1] 0.00ns
bb27.i:2  %result_val14_6_i = phi i8 [ %newSel31_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_1, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val16_6_i [1/1] 0.00ns
bb27.i:3  %result_val16_6_i = phi i8 [ %newSel34_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_1, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val1520_6_i [1/1] 0.00ns
bb27.i:4  %result_val1520_6_i = phi i8 [ %newSel37_i, %bb26_ifconv.i ], [ %temp_kernel_val_1_2, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val26_6_i [1/1] 0.00ns
bb27.i:5  %result_val26_6_i = phi i8 [ %result_val26_5_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_0, %bb27.i.preheader ] ; <i8> [#uses=2]

ST_3: result_val_6_i [1/1] 0.00ns
bb27.i:6  %result_val_6_i = phi i8 [ %newSel39_i, %bb26_ifconv.i ], [ %temp_kernel_val_0_0, %bb27.i.preheader ] ; <i8> [#uses=3]

ST_3: result_val27_6_i [1/1] 0.00ns
bb27.i:7  %result_val27_6_i = phi i8 [ %newSel42_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_1, %bb27.i.preheader ] ; <i8> [#uses=4]

ST_3: result_val28_6_i [1/1] 0.00ns
bb27.i:8  %result_val28_6_i = phi i8 [ %newSel43_i, %bb26_ifconv.i ], [ %temp_kernel_val_2_2, %bb27.i.preheader ] ; <i8> [#uses=2]

ST_3: j [1/1] 0.00ns
bb27.i:9  %j = phi i2 [ %indvar_next1_i, %bb26_ifconv.i ], [ 0, %bb27.i.preheader ] ; <i2> [#uses=7]

ST_3: stg_48 [1/1] 0.00ns
bb27.i:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: exitcond7 [1/1] 1.36ns
bb27.i:11  %exitcond7 = icmp eq i2 %j, -1                  ; <i1> [#uses=1]

ST_3: indvar_next1_i [1/1] 0.85ns
bb27.i:12  %indvar_next1_i = add i2 %j, 1                  ; <i2> [#uses=1]

ST_3: stg_51 [1/1] 1.57ns
bb27.i:13  br i1 %exitcond7, label %bb30.i, label %bb26_ifconv.i

ST_3: sel_tmp38_i [1/1] 1.36ns
bb26_ifconv.i:0  %sel_tmp38_i = icmp eq i2 %j, 0                 ; <i1> [#uses=2]

ST_3: sel_tmp39_i [1/1] 1.37ns
bb26_ifconv.i:1  %sel_tmp39_i = and i1 %sel_tmp37_i, %sel_tmp38_i ; <i1> [#uses=2]

ST_3: sel_tmp47_i [1/1] 1.37ns
bb26_ifconv.i:2  %sel_tmp47_i = and i1 %sel_tmp46_i, %sel_tmp38_i ; <i1> [#uses=3]

ST_3: sel_tmp52_i [1/1] 1.36ns
bb26_ifconv.i:3  %sel_tmp52_i = icmp ne i2 %j, 0                 ; <i1> [#uses=1]

ST_3: sel_tmp54_i [1/1] 1.36ns
bb26_ifconv.i:4  %sel_tmp54_i = icmp ne i2 %j, 1                 ; <i1> [#uses=1]

ST_3: tmp1_i [1/1] 1.37ns
bb26_ifconv.i:5  %tmp1_i = and i1 %sel_tmp52_i, %sel_tmp54_i     ; <i1> [#uses=1]

ST_3: sel_tmp58_i [1/1] 1.36ns
bb26_ifconv.i:6  %sel_tmp58_i = icmp eq i2 %j, 1                 ; <i1> [#uses=4]

ST_3: sel_tmp59_i [1/1] 1.37ns
bb26_ifconv.i:7  %sel_tmp59_i = and i1 %sel_tmp49_i, %sel_tmp58_i ; <i1> [#uses=2]

ST_3: sel_tmp61_i [1/1] 1.37ns
bb26_ifconv.i:9  %sel_tmp61_i = and i1 %sel_tmp46_i, %sel_tmp58_i ; <i1> [#uses=1]

ST_3: tmp_63_i [1/1] 1.37ns
bb26_ifconv.i:10  %tmp_63_i = or i2 %i, %j                        ; <i2> [#uses=1]

ST_3: tmp_64_i [1/1] 1.36ns
bb26_ifconv.i:11  %tmp_64_i = icmp eq i2 %tmp_63_i, 0             ; <i1> [#uses=3]

ST_3: or_cond_i [1/1] 1.37ns
bb26_ifconv.i:12  %or_cond_i = or i1 %sel_tmp47_i, %sel_tmp39_i   ; <i1> [#uses=3]

ST_3: tmp [1/1] 1.37ns
bb26_ifconv.i:14  %tmp = or i1 %tmp1_i, %sel_tmp58_i              ; <i1> [#uses=2]

ST_3: sel_tmp62_i [1/1] 1.37ns
bb26_ifconv.i:24  %sel_tmp62_i = select i1 %sel_tmp39_i, i8 1, i8 %result_val13_6_i ; <i8> [#uses=1]

ST_3: result_val13_5_i [1/1] 1.37ns
bb26_ifconv.i:25  %result_val13_5_i = select i1 %sel_tmp47_i, i8 %result_val13_6_i, i8 %sel_tmp62_i ; <i8> [#uses=1]

ST_3: result_val26_5_i [1/1] 1.37ns
bb26_ifconv.i:34  %result_val26_5_i = select i1 %sel_tmp47_i, i8 1, i8 %result_val26_6_i ; <i8> [#uses=1]


 <State 4>: 5.48ns
ST_4: sel_tmp60_i [1/1] 1.37ns
bb26_ifconv.i:8  %sel_tmp60_i = and i1 %sel_tmp37_i, %sel_tmp58_i ; <i1> [#uses=2]

ST_4: or_cond8_i [1/1] 1.37ns
bb26_ifconv.i:13  %or_cond8_i = or i1 %tmp_64_i, %sel_tmp61_i     ; <i1> [#uses=1]

ST_4: or_cond9_i [1/1] 1.37ns
bb26_ifconv.i:15  %or_cond9_i = and i1 %sel_tmp37_i, %tmp         ; <i1> [#uses=3]

ST_4: newSel_i [1/1] 1.37ns
bb26_ifconv.i:16  %newSel_i = select i1 %sel_tmp59_i, i8 %result_val2_6_i, i8 1 ; <i8> [#uses=1]

ST_4: or_cond11_i [1/1] 1.37ns
bb26_ifconv.i:17  %or_cond11_i = or i1 %or_cond_i, %or_cond8_i    ; <i1> [#uses=6]

ST_4: newSel27_i [1/1] 1.37ns
bb26_ifconv.i:18  %newSel27_i = select i1 %or_cond9_i, i8 %result_val2_6_i, i8 %newSel_i ; <i8> [#uses=1]

ST_4: tmp5 [1/1] 1.37ns
bb26_ifconv.i:19  %tmp5 = or i1 %sel_tmp37_i, %sel_tmp49_i        ; <i1> [#uses=1]

ST_4: or_cond12_i [1/1] 1.37ns
bb26_ifconv.i:20  %or_cond12_i = and i1 %tmp, %tmp5               ; <i1> [#uses=1]

ST_4: newSel28_i [1/1] 1.37ns
bb26_ifconv.i:21  %newSel28_i = select i1 %or_cond11_i, i8 %result_val2_6_i, i8 %newSel27_i ; <i8> [#uses=1]

ST_4: or_cond13_i [1/1] 1.37ns
bb26_ifconv.i:22  %or_cond13_i = or i1 %or_cond11_i, %or_cond12_i ; <i1> [#uses=2]

ST_4: newSel29_i [1/1] 1.37ns
bb26_ifconv.i:23  %newSel29_i = select i1 %or_cond13_i, i8 %newSel28_i, i8 %result_val2_6_i ; <i8> [#uses=1]

ST_4: newSel30_i [1/1] 1.37ns
bb26_ifconv.i:26  %newSel30_i = select i1 %sel_tmp60_i, i8 1, i8 %result_val14_6_i ; <i8> [#uses=1]

ST_4: newSel31_i [1/1] 1.37ns
bb26_ifconv.i:27  %newSel31_i = select i1 %or_cond11_i, i8 %result_val14_6_i, i8 %newSel30_i ; <i8> [#uses=1]

ST_4: newSel32_i [1/1] 1.37ns
bb26_ifconv.i:28  %newSel32_i = select i1 %sel_tmp59_i, i8 1, i8 %result_val16_6_i ; <i8> [#uses=1]

ST_4: newSel33_i [1/1] 1.37ns
bb26_ifconv.i:29  %newSel33_i = select i1 %or_cond9_i, i8 %result_val16_6_i, i8 %newSel32_i ; <i8> [#uses=1]

ST_4: newSel34_i [1/1] 1.37ns
bb26_ifconv.i:30  %newSel34_i = select i1 %or_cond11_i, i8 %result_val16_6_i, i8 %newSel33_i ; <i8> [#uses=1]

ST_4: newSel35_i [1/1] 1.37ns
bb26_ifconv.i:31  %newSel35_i = select i1 %sel_tmp60_i, i8 %result_val1520_6_i, i8 1 ; <i8> [#uses=1]

ST_4: newSel36_i [1/1] 1.37ns
bb26_ifconv.i:32  %newSel36_i = select i1 %or_cond9_i, i8 %newSel35_i, i8 %result_val1520_6_i ; <i8> [#uses=1]

ST_4: newSel37_i [1/1] 1.37ns
bb26_ifconv.i:33  %newSel37_i = select i1 %or_cond11_i, i8 %result_val1520_6_i, i8 %newSel36_i ; <i8> [#uses=1]

ST_4: newSel38_i [1/1] 1.37ns
bb26_ifconv.i:35  %newSel38_i = select i1 %tmp_64_i, i8 1, i8 %result_val_6_i ; <i8> [#uses=1]

ST_4: newSel39_i [1/1] 1.37ns
bb26_ifconv.i:36  %newSel39_i = select i1 %or_cond_i, i8 %result_val_6_i, i8 %newSel38_i ; <i8> [#uses=1]

ST_4: newSel40_i [1/1] 1.37ns
bb26_ifconv.i:37  %newSel40_i = select i1 %tmp_64_i, i8 %result_val27_6_i, i8 1 ; <i8> [#uses=1]

ST_4: newSel41_i [1/1] 1.37ns
bb26_ifconv.i:38  %newSel41_i = select i1 %or_cond_i, i8 %result_val27_6_i, i8 %newSel40_i ; <i8> [#uses=1]

ST_4: newSel42_i [1/1] 1.37ns
bb26_ifconv.i:39  %newSel42_i = select i1 %or_cond11_i, i8 %newSel41_i, i8 %result_val27_6_i ; <i8> [#uses=1]

ST_4: newSel43_i [1/1] 1.37ns
bb26_ifconv.i:40  %newSel43_i = select i1 %or_cond13_i, i8 %result_val28_6_i, i8 1 ; <i8> [#uses=1]

ST_4: stg_93 [1/1] 0.00ns
bb26_ifconv.i:41  br label %bb27.i


 <State 5>: 5.47ns
ST_5: result_val2_2_i [1/1] 0.00ns
bb30.i:0  %result_val2_2_i = phi i8 [ %newSel47_i, %bb29_ifconv.i ], [ %result_val2_6_i, %bb27.i ] ; <i8> [#uses=5]

ST_5: result_val13_2_i [1/1] 0.00ns
bb30.i:1  %result_val13_2_i = phi i8 [ %result_val13_1_i, %bb29_ifconv.i ], [ %result_val13_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_5: result_val14_2_i [1/1] 0.00ns
bb30.i:2  %result_val14_2_i = phi i8 [ %newSel49_i, %bb29_ifconv.i ], [ %result_val14_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_5: result_val16_2_i [1/1] 0.00ns
bb30.i:3  %result_val16_2_i = phi i8 [ %newSel52_i, %bb29_ifconv.i ], [ %result_val16_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_5: result_val1520_2_i [1/1] 0.00ns
bb30.i:4  %result_val1520_2_i = phi i8 [ %newSel55_i, %bb29_ifconv.i ], [ %result_val1520_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_5: result_val26_2_i [1/1] 0.00ns
bb30.i:5  %result_val26_2_i = phi i8 [ %result_val26_1_i, %bb29_ifconv.i ], [ %result_val26_6_i, %bb27.i ] ; <i8> [#uses=2]

ST_5: result_val_2_i [1/1] 0.00ns
bb30.i:6  %result_val_2_i = phi i8 [ %newSel57_i, %bb29_ifconv.i ], [ %result_val_6_i, %bb27.i ] ; <i8> [#uses=3]

ST_5: result_val27_2_i [1/1] 0.00ns
bb30.i:7  %result_val27_2_i = phi i8 [ %newSel60_i, %bb29_ifconv.i ], [ %result_val27_6_i, %bb27.i ] ; <i8> [#uses=4]

ST_5: result_val28_2_i [1/1] 0.00ns
bb30.i:8  %result_val28_2_i = phi i8 [ %newSel61_i, %bb29_ifconv.i ], [ %result_val28_6_i, %bb27.i ] ; <i8> [#uses=2]

ST_5: indvar_i [1/1] 0.00ns
bb30.i:9  %indvar_i = phi i32 [ %indvar_next_i, %bb29_ifconv.i ], [ 0, %bb27.i ] ; <i32> [#uses=3]

ST_5: exitcond5_i [1/1] 2.52ns
bb30.i:10  %exitcond5_i = icmp eq i32 %indvar_i, 0         ; <i1> [#uses=1]

ST_5: stg_105 [1/1] 0.00ns
bb30.i:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0) nounwind

ST_5: indvar_next_i [1/1] 2.49ns
bb30.i:12  %indvar_next_i = add i32 %indvar_i, 1           ; <i32> [#uses=1]

ST_5: stg_107 [1/1] 0.00ns
bb30.i:13  br i1 %exitcond5_i, label %bb32.i, label %bb29_ifconv.i

ST_5: tmp_103 [1/1] 0.00ns
bb29_ifconv.i:0  %tmp_103 = trunc i32 %indvar_i to i2            ; <i2> [#uses=4]

ST_5: sel_tmp72_i [1/1] 1.36ns
bb29_ifconv.i:1  %sel_tmp72_i = icmp eq i2 %tmp_103, 1           ; <i1> [#uses=3]

ST_5: sel_tmp73_i [1/1] 1.37ns
bb29_ifconv.i:2  %sel_tmp73_i = and i1 %sel_tmp37_i, %sel_tmp72_i ; <i1> [#uses=2]

ST_5: sel_tmp77_i [1/1] 1.37ns
bb29_ifconv.i:3  %sel_tmp77_i = and i1 %sel_tmp46_i, %sel_tmp72_i ; <i1> [#uses=3]

ST_5: sel_tmp80_i [1/1] 1.36ns
bb29_ifconv.i:4  %sel_tmp80_i = icmp ne i2 %tmp_103, 1           ; <i1> [#uses=1]

ST_5: sel_tmp81_i [1/1] 1.36ns
bb29_ifconv.i:5  %sel_tmp81_i = icmp ne i2 %tmp_103, -2          ; <i1> [#uses=1]

ST_5: tmp29_i [1/1] 1.37ns
bb29_ifconv.i:6  %tmp29_i = and i1 %sel_tmp80_i, %sel_tmp81_i    ; <i1> [#uses=1]

ST_5: sel_tmp83_i [1/1] 1.36ns
bb29_ifconv.i:7  %sel_tmp83_i = icmp eq i2 %tmp_103, -2          ; <i1> [#uses=4]

ST_5: sel_tmp84_i [1/1] 1.37ns
bb29_ifconv.i:8  %sel_tmp84_i = and i1 %sel_tmp49_i, %sel_tmp83_i ; <i1> [#uses=2]

ST_5: sel_tmp86_i [1/1] 1.37ns
bb29_ifconv.i:9  %sel_tmp86_i = and i1 %sel_tmp37_i, %sel_tmp83_i ; <i1> [#uses=2]

ST_5: sel_tmp87_i [1/1] 1.37ns
bb29_ifconv.i:10  %sel_tmp87_i = and i1 %sel_tmp46_i, %sel_tmp83_i ; <i1> [#uses=1]

ST_5: sel_tmp88_i [1/1] 1.37ns
bb29_ifconv.i:11  %sel_tmp88_i = and i1 %sel_tmp49_i, %sel_tmp72_i ; <i1> [#uses=3]

ST_5: or_cond36_i [1/1] 1.37ns
bb29_ifconv.i:12  %or_cond36_i = or i1 %sel_tmp77_i, %sel_tmp73_i ; <i1> [#uses=3]

ST_5: tmp3 [1/1] 1.37ns
bb29_ifconv.i:14  %tmp3 = or i1 %tmp29_i, %sel_tmp83_i            ; <i1> [#uses=2]

ST_5: or_cond38_i [1/1] 1.37ns
bb29_ifconv.i:15  %or_cond38_i = and i1 %sel_tmp37_i, %tmp3       ; <i1> [#uses=3]

ST_5: tmp6 [1/1] 1.37ns
bb29_ifconv.i:19  %tmp6 = or i1 %sel_tmp37_i, %sel_tmp49_i        ; <i1> [#uses=1]

ST_5: or_cond41_i [1/1] 1.37ns
bb29_ifconv.i:20  %or_cond41_i = and i1 %tmp3, %tmp6              ; <i1> [#uses=1]

ST_5: sel_tmp89_i [1/1] 1.37ns
bb29_ifconv.i:24  %sel_tmp89_i = select i1 %sel_tmp73_i, i8 0, i8 %result_val13_2_i ; <i8> [#uses=1]

ST_5: result_val13_1_i [1/1] 1.37ns
bb29_ifconv.i:25  %result_val13_1_i = select i1 %sel_tmp77_i, i8 %result_val13_2_i, i8 %sel_tmp89_i ; <i8> [#uses=1]

ST_5: result_val26_1_i [1/1] 1.37ns
bb29_ifconv.i:34  %result_val26_1_i = select i1 %sel_tmp77_i, i8 0, i8 %result_val26_2_i ; <i8> [#uses=1]

ST_5: newSel56_i [1/1] 1.37ns
bb29_ifconv.i:35  %newSel56_i = select i1 %sel_tmp88_i, i8 0, i8 %result_val_2_i ; <i8> [#uses=1]

ST_5: newSel57_i [1/1] 1.37ns
bb29_ifconv.i:36  %newSel57_i = select i1 %or_cond36_i, i8 %result_val_2_i, i8 %newSel56_i ; <i8> [#uses=1]


 <State 6>: 5.48ns
ST_6: or_cond37_i [1/1] 1.37ns
bb29_ifconv.i:13  %or_cond37_i = or i1 %sel_tmp88_i, %sel_tmp87_i ; <i1> [#uses=1]

ST_6: newSel44_i [1/1] 1.37ns
bb29_ifconv.i:16  %newSel44_i = select i1 %sel_tmp84_i, i8 %result_val2_2_i, i8 0 ; <i8> [#uses=1]

ST_6: or_cond40_i [1/1] 1.37ns
bb29_ifconv.i:17  %or_cond40_i = or i1 %or_cond36_i, %or_cond37_i ; <i1> [#uses=6]

ST_6: newSel45_i [1/1] 1.37ns
bb29_ifconv.i:18  %newSel45_i = select i1 %or_cond38_i, i8 %result_val2_2_i, i8 %newSel44_i ; <i8> [#uses=1]

ST_6: newSel46_i [1/1] 1.37ns
bb29_ifconv.i:21  %newSel46_i = select i1 %or_cond40_i, i8 %result_val2_2_i, i8 %newSel45_i ; <i8> [#uses=1]

ST_6: or_cond42_i [1/1] 1.37ns
bb29_ifconv.i:22  %or_cond42_i = or i1 %or_cond40_i, %or_cond41_i ; <i1> [#uses=2]

ST_6: newSel47_i [1/1] 1.37ns
bb29_ifconv.i:23  %newSel47_i = select i1 %or_cond42_i, i8 %newSel46_i, i8 %result_val2_2_i ; <i8> [#uses=1]

ST_6: newSel48_i [1/1] 1.37ns
bb29_ifconv.i:26  %newSel48_i = select i1 %sel_tmp86_i, i8 0, i8 %result_val14_2_i ; <i8> [#uses=1]

ST_6: newSel49_i [1/1] 1.37ns
bb29_ifconv.i:27  %newSel49_i = select i1 %or_cond40_i, i8 %result_val14_2_i, i8 %newSel48_i ; <i8> [#uses=1]

ST_6: newSel50_i [1/1] 1.37ns
bb29_ifconv.i:28  %newSel50_i = select i1 %sel_tmp84_i, i8 0, i8 %result_val16_2_i ; <i8> [#uses=1]

ST_6: newSel51_i [1/1] 1.37ns
bb29_ifconv.i:29  %newSel51_i = select i1 %or_cond38_i, i8 %result_val16_2_i, i8 %newSel50_i ; <i8> [#uses=1]

ST_6: newSel52_i [1/1] 1.37ns
bb29_ifconv.i:30  %newSel52_i = select i1 %or_cond40_i, i8 %result_val16_2_i, i8 %newSel51_i ; <i8> [#uses=1]

ST_6: newSel53_i [1/1] 1.37ns
bb29_ifconv.i:31  %newSel53_i = select i1 %sel_tmp86_i, i8 %result_val1520_2_i, i8 0 ; <i8> [#uses=1]

ST_6: newSel54_i [1/1] 1.37ns
bb29_ifconv.i:32  %newSel54_i = select i1 %or_cond38_i, i8 %newSel53_i, i8 %result_val1520_2_i ; <i8> [#uses=1]

ST_6: newSel55_i [1/1] 1.37ns
bb29_ifconv.i:33  %newSel55_i = select i1 %or_cond40_i, i8 %result_val1520_2_i, i8 %newSel54_i ; <i8> [#uses=1]

ST_6: newSel58_i [1/1] 1.37ns
bb29_ifconv.i:37  %newSel58_i = select i1 %sel_tmp88_i, i8 %result_val27_2_i, i8 0 ; <i8> [#uses=1]

ST_6: newSel59_i [1/1] 1.37ns
bb29_ifconv.i:38  %newSel59_i = select i1 %or_cond36_i, i8 %result_val27_2_i, i8 %newSel58_i ; <i8> [#uses=1]

ST_6: newSel60_i [1/1] 1.37ns
bb29_ifconv.i:39  %newSel60_i = select i1 %or_cond40_i, i8 %newSel59_i, i8 %result_val27_2_i ; <i8> [#uses=1]

ST_6: newSel61_i [1/1] 1.37ns
bb29_ifconv.i:40  %newSel61_i = select i1 %or_cond42_i, i8 %result_val28_2_i, i8 0 ; <i8> [#uses=1]

ST_6: stg_149 [1/1] 0.00ns
bb29_ifconv.i:41  br label %bb30.i


 <State 7>: 0.00ns
ST_7: stg_150 [1/2] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:0  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,480,640,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_2, i12 %p_src_cols_V_read_2)

ST_7: stg_151 [1/1] 0.00ns
getStructuringElement<unsigned char,int,int,3,3>.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
