INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:45:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 buffer61/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer15/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.686ns (20.268%)  route 2.699ns (79.732%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=911, unset)          0.508     0.508    buffer61/control/clk
    SLICE_X8Y140         FDRE                                         r  buffer61/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer61/control/outputValid_reg/Q
                         net (fo=35, routed)          0.499     1.261    buffer1/fifo/buffer61_outs_valid
    SLICE_X3Y138         LUT5 (Prop_lut5_I2_O)        0.048     1.309 r  buffer1/fifo/transmitValue_i_2__37/O
                         net (fo=8, routed)           0.525     1.834    buffer1/fifo/Empty_reg_1
    SLICE_X4Y138         LUT6 (Prop_lut6_I1_O)        0.126     1.960 f  buffer1/fifo/transmitValue_i_2__24/O
                         net (fo=5, routed)           0.096     2.056    fork26/control/generateBlocks[3].regblock/transmitValue_i_2__39
    SLICE_X4Y138         LUT5 (Prop_lut5_I2_O)        0.043     2.099 r  fork26/control/generateBlocks[3].regblock/transmitValue_i_6__2/O
                         net (fo=2, routed)           0.362     2.461    fork26/control/generateBlocks[5].regblock/outputValid_i_2__1_2
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.043     2.504 r  fork26/control/generateBlocks[5].regblock/outputValid_i_3__0/O
                         net (fo=1, routed)           0.367     2.871    fork26/control/generateBlocks[5].regblock/outputValid_i_3__0_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I1_O)        0.043     2.914 f  fork26/control/generateBlocks[5].regblock/outputValid_i_2__1/O
                         net (fo=4, routed)           0.092     3.006    buffer33/control/outs_reg[5]
    SLICE_X9Y135         LUT6 (Prop_lut6_I3_O)        0.043     3.049 r  buffer33/control/transmitValue_i_4__0/O
                         net (fo=2, routed)           0.221     3.269    fork9/control/generateBlocks[3].regblock/transmitValue_reg_10
    SLICE_X9Y135         LUT6 (Prop_lut6_I5_O)        0.043     3.312 f  fork9/control/generateBlocks[3].regblock/transmitValue_i_4__20/O
                         net (fo=14, routed)          0.190     3.502    buffer15/control/outputValid_reg
    SLICE_X8Y136         LUT5 (Prop_lut5_I4_O)        0.043     3.545 r  buffer15/control/dataReg[6]_i_1__0/O
                         net (fo=7, routed)           0.348     3.893    buffer15/regEnable
    SLICE_X8Y137         FDRE                                         r  buffer15/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=911, unset)          0.483     4.183    buffer15/clk
    SLICE_X8Y137         FDRE                                         r  buffer15/dataReg_reg[3]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X8Y137         FDRE (Setup_fdre_C_CE)      -0.169     3.978    buffer15/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  0.086    




