@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\sandbox\logicgate\hdl\test_button.vhdl":4:7:4:17|Top entity is set to test_button.
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\sandbox\logicgate\hdl\test_button.vhdl":4:7:4:17|Synthesizing work.test_button.rtl.
@N|Running in 64-bit mode

