Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 15 21:28:01 2023
| Host         : DESKTOP-Q2AP9EN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./Tutorial_Created_Data/bft_output/post_place_timing_summary.rpt
| Design       : bft
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.977        0.000                      0                 8325       -0.230       -3.024                     34                 8325        2.100        0.000                       0                  1436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              1.977        0.000                      0                 6729        0.008        0.000                      0                 6729        2.100        0.000                       0                   731  
wbClk               6.511        0.000                      0                 1595        0.012        0.000                      0                 1595        4.600        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wbClk         bftClk              2.495        0.000                      0                  336       -0.177       -1.413                     17                  336  
bftClk        wbClk               3.023        0.000                      0                   17       -0.230       -1.611                     17                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[5].ct/xOutReg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 1.800ns (66.543%)  route 0.905ns (33.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 8.881 - 5.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      1.427     4.170    ingressLoop[5].ingressFifo/buffer_fifo/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     5.970 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[31]
                         net (fo=30, estimated)       0.905     6.875    arnd1/transformLoop[5].ct/xOutStepReg_reg_0[31]
    DSP48_X0Y9           DSP48E1                                      r  arnd1/transformLoop[5].ct/xOutReg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806     7.480    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.563 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      1.318     8.881    arnd1/transformLoop[5].ct/wr_clk
    DSP48_X0Y9           DSP48E1                                      r  arnd1/transformLoop[5].ct/xOutReg_reg/CLK
                         clock pessimism              0.267     9.148    
                         clock uncertainty           -0.035     9.113    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.261     8.852    arnd1/transformLoop[5].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.567%)  route 0.153ns (60.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.034    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.060 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      0.593     1.653    egressLoop[7].egressFifo/buffer_fifo/wr_clk
    SLICE_X11Y26         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.100     1.753 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/Q
                         net (fo=3, estimated)        0.153     1.906    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr[6]
    RAMB36_X0Y5          RAMB36E1                                     r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.332    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      0.843     2.204    egressLoop[7].egressFifo/buffer_fifo/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.490     1.715    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.898    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y26   arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Low Pulse Width   Slow    FDPE/C       n/a            0.400         2.500       2.100      SLICE_X40Y18  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X12Y46  validForEgressFifo_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        6.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.886ns (56.467%)  route 1.454ns (43.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.832 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      1.416     4.174    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y3          RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.800     5.974 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[20]
                         net (fo=1, estimated)        0.860     6.834    egressLoop[0].egressFifo/buffer_fifo/dout[20]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.043     6.877 r  egressLoop[0].egressFifo/buffer_fifo/wbOutputData[20]_i_3/O
                         net (fo=1, estimated)        0.594     7.471    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[20]
    SLICE_X24Y25         LUT6 (Prop_lut6_I1_O)        0.043     7.514 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[20]_i_1/O
                         net (fo=1, routed)           0.000     7.514    egressLoop[3].egressFifo_n_12
    SLICE_X24Y25         FDRE                                         r  wbOutputData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806    12.495    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.578 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      1.254    13.832    wbClk_IBUF_BUFG
    SLICE_X24Y25         FDRE                                         r  wbOutputData_reg[20]/C
                         clock pessimism              0.195    14.027    
                         clock uncertainty           -0.035    13.992    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.033    14.025    wbOutputData_reg[20]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  6.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.489%)  route 0.153ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.049    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.075 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      0.551     1.626    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X21Y56         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDCE (Prop_fdce_C_Q)         0.100     1.726 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/Q
                         net (fo=3, estimated)        0.153     1.879    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr[8]
    RAMB36_X1Y11         RAMB36E1                                     r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.347    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.377 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      0.778     2.154    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X1Y11         RAMB36E1                                     r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.470     1.685    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.868    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y3   egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X18Y53  FSM_sequential_loadState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X18Y53  FSM_sequential_loadState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        2.495ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.177ns,  Total Violation       -1.413ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.278ns (17.696%)  route 1.293ns (82.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.690ns = ( 8.690 - 5.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      1.408     4.166    wbClk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.223     4.389 r  ingressFifoWrEn_reg/Q
                         net (fo=24, estimated)       0.876     5.265    ingressLoop[0].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X11Y62         LUT3 (Prop_lut3_I2_O)        0.055     5.320 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2/O
                         net (fo=1, estimated)        0.417     5.737    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806     7.480    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.563 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      1.127     8.690    ingressLoop[0].ingressFifo/buffer_fifo/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism              0.000     8.690    
                         clock uncertainty           -0.035     8.655    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.422     8.233    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  2.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.177ns  (arrival time - required time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.044%)  route 0.298ns (69.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.049    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.075 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      0.604     1.679    wbClk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.100     1.779 r  ingressFifoWrEn_reg/Q
                         net (fo=24, estimated)       0.298     2.077    ingressLoop[7].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X9Y47          LUT4 (Prop_lut4_I1_O)        0.028     2.105 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__6/O
                         net (fo=1, routed)           0.000     2.105    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X9Y47          FDPE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.332    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      0.825     2.187    ingressLoop[7].ingressFifo/buffer_fifo/wr_clk
    SLICE_X9Y47          FDPE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     2.187    
                         clock uncertainty            0.035     2.222    
    SLICE_X9Y47          FDPE (Hold_fdpe_C_D)         0.060     2.282    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                 -0.177    





---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.230ns,  Total Violation       -1.611ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        1.696ns  (logic 0.410ns (24.175%)  route 1.286ns (75.825%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 13.838 - 10.000 ) 
    Source Clock Delay      (SCD):    4.118ns = ( 9.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      1.375     9.118    egressLoop[6].egressFifo/buffer_fifo/wr_clk
    SLICE_X39Y27         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.223     9.341 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, estimated)        0.881    10.222    egressLoop[4].egressFifo/buffer_fifo/error_reg
    SLICE_X23Y19         LUT4 (Prop_lut4_I2_O)        0.051    10.273 r  egressLoop[4].egressFifo/buffer_fifo/error_i_2/O
                         net (fo=1, estimated)        0.405    10.678    egressLoop[1].egressFifo/buffer_fifo/error_reg_1
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.136    10.814 r  egressLoop[1].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000    10.814    egressLoop[1].egressFifo_n_0
    SLICE_X26Y19         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806    12.495    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.578 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      1.260    13.838    wbClk_IBUF_BUFG
    SLICE_X26Y19         FDRE                                         r  error_reg/C
                         clock pessimism              0.000    13.838    
                         clock uncertainty           -0.035    13.803    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.034    13.837    error_reg
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.230ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.435%)  route 0.279ns (68.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.034    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.060 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, estimated)      0.584     1.644    egressLoop[0].egressFifo/buffer_fifo/wr_clk
    SLICE_X39Y18         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.100     1.744 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, estimated)        0.279     2.023    egressLoop[1].egressFifo/buffer_fifo/error_reg_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I3_O)        0.028     2.051 r  egressLoop[1].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000     2.051    egressLoop[1].egressFifo_n_0
    SLICE_X26Y19         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.347    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.377 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, estimated)      0.809     2.186    wbClk_IBUF_BUFG
    SLICE_X26Y19         FDRE                                         r  error_reg/C
                         clock pessimism              0.000     2.186    
                         clock uncertainty            0.035     2.221    
    SLICE_X26Y19         FDRE (Hold_fdre_C_D)         0.060     2.281    error_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                 -0.230    





