<dec f='llvm/llvm/lib/Transforms/AggressiveInstCombine/AggressiveInstCombineInternal.h' l='76' type='MapVector&lt;llvm::Instruction *, llvm::TruncInstCombine::Info&gt;'/>
<offset>640</offset>
<doc f='llvm/llvm/lib/Transforms/AggressiveInstCombine/AggressiveInstCombineInternal.h' l='72'>/// An ordered map representing expression dag post-dominated by current
  /// processed TruncInst. It maps each instruction in the dag to its Info
  /// structure. The map is ordered such that each instruction appears before
  /// all other instructions in the dag that uses it.</doc>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='68' u='m' c='_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='90' u='m' c='_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='94' u='m' c='_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='151' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='164' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='177' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='194' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='197' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='201' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='237' c='_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='244' u='m' c='_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='295' u='m' c='_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='301' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='378' u='m' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='378' u='m' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
