# compile verilog/system verilog design source files
verilog xil_defaultlib  "aes_enc_tb_func_synth.v"
verilog xil_defaultlib  "../../../../AES_encrypt.srcs/sim_1/new/aes_enc_tb.v"

# Do not sort compile order
nosort
