Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c54b9e6150b84e61a1c259f449f67eda --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_flip_flop_behav xil_defaultlib.tb_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.flip_flop_1
Compiling module xil_defaultlib.tb_flip_flop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_flip_flop_behav
