// Seed: 2031329610
module module_0 #(
    parameter id_7 = 32'd41
) (
    input tri id_0,
    input supply0 id_1
    , id_4,
    input supply1 id_2
);
  wire ["" : !  -1 'h0] id_5, id_6;
  wire _id_7;
  wire [-1 'b0 : id_7] id_8;
endmodule
module module_1 #(
    parameter id_17 = 32'd13,
    parameter id_6  = 32'd98
) (
    input uwire id_0,
    input tri0 id_1
    , id_13, id_14,
    output tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri _id_6
    , id_15,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    output uwire id_11
);
  wire id_16;
  ;
  logic _id_17, id_18;
  wire [-1  ?  1 : id_6 : -1] id_19;
  wire [id_17 : -1] id_20;
  assign id_13 = -1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_3
  );
  assign modCall_1.id_2 = 0;
  logic id_21;
  ;
endmodule
