SYS_TOP.sv
CLKDIV_MUX/CLKDIV_MUX.v
UART_TX/UART_TOP.v
UART_TX/UART.v
UART_TX/MUX.v
UART_TX/serializer.v
UART_TX/parity_Calc.v
UART_RX/data_sampling.v
UART_RX/deserializer.v
UART_RX/edge_bit_count.v
UART_RX/FSM.v
UART_RX/UART_TOP_RX.v
UART_RX/Parity_check.v
UART_RX/strt_check.v
UART_RX/stop_check.v
DATA_SYNC/DATA_SYNC.v
DATA_SYNC/PULSE_GEN.v
SYS_Control.sv
RegFile/RegFile.v
ALU/ALU.v
Clock_Gating/CLK_GATE.v
rst_sync/RST_SYNC.v
FIFO/FIFO_MEM_CNTRL.sv
FIFO/FIFO_RD.v
FIFO/FIFO_WR.v
FIFO/DF_SYNC.v
FIFO/FIFO_TOP.v
UART_TOP_TX_RX.v
SYS_TB.v