Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab3_z2 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/AESL_automem_inA_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_inA_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/AESL_automem_out_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab3_z2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab3_z2_flow_control_loop_pipe
Compiling module xil_defaultlib.lab3_z2
Compiling module xil_defaultlib.AESL_automem_inA_ar
Compiling module xil_defaultlib.AESL_automem_out_ar
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab3_z2_top
Compiling module work.glbl
Built simulation snapshot lab3_z2
