#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct 14 13:21:12 2017
# Process ID: 25520
# Current directory: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1
# Command line: vivado -log test1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test1.tcl
# Log file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/test1.vds
# Journal file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test1.tcl -notrace
Command: synth_design -top test1 -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25840 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1143.641 ; gain = 45.996 ; free physical = 3604 ; free virtual = 14011
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:4]
WARNING: [Synth 8-85] always block has no event control specified [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:11]
INFO: [Synth 8-638] synthesizing module 'SADD' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/sadd.v:22]
	Parameter DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SADD' (1#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/sadd.v:22]
INFO: [Synth 8-638] synthesizing module 'SCOMP' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/scomp.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SCOMP' (2#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/scomp.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (16) of module 'SCOMP' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:28]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'SCOMP' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:28]
WARNING: [Synth 8-689] width (16) of port connection 'gt' does not match port width (1) of module 'SCOMP' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:28]
INFO: [Synth 8-638] synthesizing module 'SMUX2x1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/smux.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SMUX2x1' (3#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/smux.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (16) of module 'SMUX2x1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:29]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'SMUX2x1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:29]
WARNING: [Synth 8-689] width (8) of port connection 'd' does not match port width (16) of module 'SMUX2x1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:29]
WARNING: [Synth 8-689] width (16) of port connection 'sel' does not match port width (1) of module 'SMUX2x1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:29]
INFO: [Synth 8-638] synthesizing module 'SMUL' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/smul.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SMUL' (4#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/smul.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (16) of module 'SMUL' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:30]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'SMUL' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:30]
INFO: [Synth 8-638] synthesizing module 'SSUB' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/ssub.v:22]
	Parameter DATAWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SSUB' (5#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/datapath_components/ssub.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (16) of module 'SSUB' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:31]
WARNING: [Synth 8-6014] Unused sequential element Clk_reg was removed.  [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:12]
WARNING: [Synth 8-3848] Net x in module/entity test1 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:18]
INFO: [Synth 8-256] done synthesizing module 'test1' (6#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:4]
WARNING: [Synth 8-3331] design test1 has unconnected port x[15]
WARNING: [Synth 8-3331] design test1 has unconnected port x[14]
WARNING: [Synth 8-3331] design test1 has unconnected port x[13]
WARNING: [Synth 8-3331] design test1 has unconnected port x[12]
WARNING: [Synth 8-3331] design test1 has unconnected port x[11]
WARNING: [Synth 8-3331] design test1 has unconnected port x[10]
WARNING: [Synth 8-3331] design test1 has unconnected port x[9]
WARNING: [Synth 8-3331] design test1 has unconnected port x[8]
WARNING: [Synth 8-3331] design test1 has unconnected port x[7]
WARNING: [Synth 8-3331] design test1 has unconnected port x[6]
WARNING: [Synth 8-3331] design test1 has unconnected port x[5]
WARNING: [Synth 8-3331] design test1 has unconnected port x[4]
WARNING: [Synth 8-3331] design test1 has unconnected port x[3]
WARNING: [Synth 8-3331] design test1 has unconnected port x[2]
WARNING: [Synth 8-3331] design test1 has unconnected port x[1]
WARNING: [Synth 8-3331] design test1 has unconnected port x[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.141 ; gain = 86.496 ; free physical = 3609 ; free virtual = 14015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.141 ; gain = 86.496 ; free physical = 3610 ; free virtual = 14016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.145 ; gain = 94.500 ; free physical = 3610 ; free virtual = 14016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.152 ; gain = 102.508 ; free physical = 3601 ; free virtual = 14007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module SMUX2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SSUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test1 has unconnected port x[15]
WARNING: [Synth 8-3331] design test1 has unconnected port x[14]
WARNING: [Synth 8-3331] design test1 has unconnected port x[13]
WARNING: [Synth 8-3331] design test1 has unconnected port x[12]
WARNING: [Synth 8-3331] design test1 has unconnected port x[11]
WARNING: [Synth 8-3331] design test1 has unconnected port x[10]
WARNING: [Synth 8-3331] design test1 has unconnected port x[9]
WARNING: [Synth 8-3331] design test1 has unconnected port x[8]
WARNING: [Synth 8-3331] design test1 has unconnected port x[7]
WARNING: [Synth 8-3331] design test1 has unconnected port x[6]
WARNING: [Synth 8-3331] design test1 has unconnected port x[5]
WARNING: [Synth 8-3331] design test1 has unconnected port x[4]
WARNING: [Synth 8-3331] design test1 has unconnected port x[3]
WARNING: [Synth 8-3331] design test1 has unconnected port x[2]
WARNING: [Synth 8-3331] design test1 has unconnected port x[1]
WARNING: [Synth 8-3331] design test1 has unconnected port x[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3453 ; free virtual = 13860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3453 ; free virtual = 13859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |    16|
|3     |LUT4   |    24|
|4     |IBUF   |    24|
|5     |OBUF   |     8|
|6     |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |    94|
|2     |  sadd_0  |SADD    |    10|
|3     |  sadd_1  |SADD_0  |    10|
|4     |  scomp_2 |SCOMP   |     2|
|5     |  smux_3  |SMUX2x1 |    24|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 3452 ; free virtual = 13859
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.957 ; gain = 217.305 ; free physical = 3455 ; free virtual = 13861
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.719 ; gain = 333.660 ; free physical = 3371 ; free virtual = 13777
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/test1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1418.719 ; gain = 0.000 ; free physical = 3372 ; free virtual = 13778
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 13:21:54 2017...
