-f ../RTL/filelist  -o /u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/design/simv  -Mdir=/u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/design/csrc -top i2c_top -sverilog -scm /u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/design/i2c_top.xml -Xpartialdesign  -libfile_opt  -Xvcstatic_extns=0x40000  -XVSILangChk=/u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/design/.read_log/readlog_0.log  -XSvacSkipClkRewriteAsyncReset   +define+SYNTHESIS -timescale=1ns/1ns  -Xmonet  -skip_translate_body  -cm assert  -Xvcstatic_extns=0x4000  -q  -Xindwarn=enable  -error=noMPD  -Xsampada=0x100 -Xmarkh=0x400  -Xvcstatic_extns=0x4  -Xvcstatic_extns=0x1000  -Xverdi_elab_opts=-Xprefer_tech_lib  -Xvcstatic_extns=1 