
IvmeOlcer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000278c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002914  08002914  00012914  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002924  08002924  00012924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800292c  0800292c  0001292c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002930  08002930  00012930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08002934  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          000000d8  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00006000  200000e4  200000e4  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000b0bf  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001ee1  00000000  00000000  0002b0fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00004245  00000000  00000000  0002cfdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000710  00000000  00000000  00031228  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000908  00000000  00000000  00031938  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00003e8e  00000000  00000000  00032240  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00002ada  00000000  00000000  000360ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00038ba8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000148c  00000000  00000000  00038c24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080028fc 	.word	0x080028fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080028fc 	.word	0x080028fc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2uiz>:
 800095c:	004a      	lsls	r2, r1, #1
 800095e:	d211      	bcs.n	8000984 <__aeabi_d2uiz+0x28>
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d211      	bcs.n	800098a <__aeabi_d2uiz+0x2e>
 8000966:	d50d      	bpl.n	8000984 <__aeabi_d2uiz+0x28>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d40e      	bmi.n	8000990 <__aeabi_d2uiz+0x34>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	fa23 f002 	lsr.w	r0, r3, r2
 8000982:	4770      	bx	lr
 8000984:	f04f 0000 	mov.w	r0, #0
 8000988:	4770      	bx	lr
 800098a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800098e:	d102      	bne.n	8000996 <__aeabi_d2uiz+0x3a>
 8000990:	f04f 30ff 	mov.w	r0, #4294967295
 8000994:	4770      	bx	lr
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	4770      	bx	lr

0800099c <__aeabi_uldivmod>:
 800099c:	b953      	cbnz	r3, 80009b4 <__aeabi_uldivmod+0x18>
 800099e:	b94a      	cbnz	r2, 80009b4 <__aeabi_uldivmod+0x18>
 80009a0:	2900      	cmp	r1, #0
 80009a2:	bf08      	it	eq
 80009a4:	2800      	cmpeq	r0, #0
 80009a6:	bf1c      	itt	ne
 80009a8:	f04f 31ff 	movne.w	r1, #4294967295
 80009ac:	f04f 30ff 	movne.w	r0, #4294967295
 80009b0:	f000 b97a 	b.w	8000ca8 <__aeabi_idiv0>
 80009b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009bc:	f000 f806 	bl	80009cc <__udivmoddi4>
 80009c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009c8:	b004      	add	sp, #16
 80009ca:	4770      	bx	lr

080009cc <__udivmoddi4>:
 80009cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d0:	468c      	mov	ip, r1
 80009d2:	460d      	mov	r5, r1
 80009d4:	4604      	mov	r4, r0
 80009d6:	9e08      	ldr	r6, [sp, #32]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d151      	bne.n	8000a80 <__udivmoddi4+0xb4>
 80009dc:	428a      	cmp	r2, r1
 80009de:	4617      	mov	r7, r2
 80009e0:	d96d      	bls.n	8000abe <__udivmoddi4+0xf2>
 80009e2:	fab2 fe82 	clz	lr, r2
 80009e6:	f1be 0f00 	cmp.w	lr, #0
 80009ea:	d00b      	beq.n	8000a04 <__udivmoddi4+0x38>
 80009ec:	f1ce 0c20 	rsb	ip, lr, #32
 80009f0:	fa01 f50e 	lsl.w	r5, r1, lr
 80009f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80009f8:	fa02 f70e 	lsl.w	r7, r2, lr
 80009fc:	ea4c 0c05 	orr.w	ip, ip, r5
 8000a00:	fa00 f40e 	lsl.w	r4, r0, lr
 8000a04:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000a08:	0c25      	lsrs	r5, r4, #16
 8000a0a:	fbbc f8fa 	udiv	r8, ip, sl
 8000a0e:	fa1f f987 	uxth.w	r9, r7
 8000a12:	fb0a cc18 	mls	ip, sl, r8, ip
 8000a16:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000a1a:	fb08 f309 	mul.w	r3, r8, r9
 8000a1e:	42ab      	cmp	r3, r5
 8000a20:	d90a      	bls.n	8000a38 <__udivmoddi4+0x6c>
 8000a22:	19ed      	adds	r5, r5, r7
 8000a24:	f108 32ff 	add.w	r2, r8, #4294967295
 8000a28:	f080 8123 	bcs.w	8000c72 <__udivmoddi4+0x2a6>
 8000a2c:	42ab      	cmp	r3, r5
 8000a2e:	f240 8120 	bls.w	8000c72 <__udivmoddi4+0x2a6>
 8000a32:	f1a8 0802 	sub.w	r8, r8, #2
 8000a36:	443d      	add	r5, r7
 8000a38:	1aed      	subs	r5, r5, r3
 8000a3a:	b2a4      	uxth	r4, r4
 8000a3c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000a40:	fb0a 5510 	mls	r5, sl, r0, r5
 8000a44:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000a48:	fb00 f909 	mul.w	r9, r0, r9
 8000a4c:	45a1      	cmp	r9, r4
 8000a4e:	d909      	bls.n	8000a64 <__udivmoddi4+0x98>
 8000a50:	19e4      	adds	r4, r4, r7
 8000a52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a56:	f080 810a 	bcs.w	8000c6e <__udivmoddi4+0x2a2>
 8000a5a:	45a1      	cmp	r9, r4
 8000a5c:	f240 8107 	bls.w	8000c6e <__udivmoddi4+0x2a2>
 8000a60:	3802      	subs	r0, #2
 8000a62:	443c      	add	r4, r7
 8000a64:	eba4 0409 	sub.w	r4, r4, r9
 8000a68:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	2e00      	cmp	r6, #0
 8000a70:	d061      	beq.n	8000b36 <__udivmoddi4+0x16a>
 8000a72:	fa24 f40e 	lsr.w	r4, r4, lr
 8000a76:	2300      	movs	r3, #0
 8000a78:	6034      	str	r4, [r6, #0]
 8000a7a:	6073      	str	r3, [r6, #4]
 8000a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a80:	428b      	cmp	r3, r1
 8000a82:	d907      	bls.n	8000a94 <__udivmoddi4+0xc8>
 8000a84:	2e00      	cmp	r6, #0
 8000a86:	d054      	beq.n	8000b32 <__udivmoddi4+0x166>
 8000a88:	2100      	movs	r1, #0
 8000a8a:	e886 0021 	stmia.w	r6, {r0, r5}
 8000a8e:	4608      	mov	r0, r1
 8000a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a94:	fab3 f183 	clz	r1, r3
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	f040 808e 	bne.w	8000bba <__udivmoddi4+0x1ee>
 8000a9e:	42ab      	cmp	r3, r5
 8000aa0:	d302      	bcc.n	8000aa8 <__udivmoddi4+0xdc>
 8000aa2:	4282      	cmp	r2, r0
 8000aa4:	f200 80fa 	bhi.w	8000c9c <__udivmoddi4+0x2d0>
 8000aa8:	1a84      	subs	r4, r0, r2
 8000aaa:	eb65 0503 	sbc.w	r5, r5, r3
 8000aae:	2001      	movs	r0, #1
 8000ab0:	46ac      	mov	ip, r5
 8000ab2:	2e00      	cmp	r6, #0
 8000ab4:	d03f      	beq.n	8000b36 <__udivmoddi4+0x16a>
 8000ab6:	e886 1010 	stmia.w	r6, {r4, ip}
 8000aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000abe:	b912      	cbnz	r2, 8000ac6 <__udivmoddi4+0xfa>
 8000ac0:	2701      	movs	r7, #1
 8000ac2:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ac6:	fab7 fe87 	clz	lr, r7
 8000aca:	f1be 0f00 	cmp.w	lr, #0
 8000ace:	d134      	bne.n	8000b3a <__udivmoddi4+0x16e>
 8000ad0:	1beb      	subs	r3, r5, r7
 8000ad2:	0c3a      	lsrs	r2, r7, #16
 8000ad4:	fa1f fc87 	uxth.w	ip, r7
 8000ad8:	2101      	movs	r1, #1
 8000ada:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ade:	0c25      	lsrs	r5, r4, #16
 8000ae0:	fb02 3318 	mls	r3, r2, r8, r3
 8000ae4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ae8:	fb0c f308 	mul.w	r3, ip, r8
 8000aec:	42ab      	cmp	r3, r5
 8000aee:	d907      	bls.n	8000b00 <__udivmoddi4+0x134>
 8000af0:	19ed      	adds	r5, r5, r7
 8000af2:	f108 30ff 	add.w	r0, r8, #4294967295
 8000af6:	d202      	bcs.n	8000afe <__udivmoddi4+0x132>
 8000af8:	42ab      	cmp	r3, r5
 8000afa:	f200 80d1 	bhi.w	8000ca0 <__udivmoddi4+0x2d4>
 8000afe:	4680      	mov	r8, r0
 8000b00:	1aed      	subs	r5, r5, r3
 8000b02:	b2a3      	uxth	r3, r4
 8000b04:	fbb5 f0f2 	udiv	r0, r5, r2
 8000b08:	fb02 5510 	mls	r5, r2, r0, r5
 8000b0c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000b10:	fb0c fc00 	mul.w	ip, ip, r0
 8000b14:	45a4      	cmp	ip, r4
 8000b16:	d907      	bls.n	8000b28 <__udivmoddi4+0x15c>
 8000b18:	19e4      	adds	r4, r4, r7
 8000b1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b1e:	d202      	bcs.n	8000b26 <__udivmoddi4+0x15a>
 8000b20:	45a4      	cmp	ip, r4
 8000b22:	f200 80b8 	bhi.w	8000c96 <__udivmoddi4+0x2ca>
 8000b26:	4618      	mov	r0, r3
 8000b28:	eba4 040c 	sub.w	r4, r4, ip
 8000b2c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b30:	e79d      	b.n	8000a6e <__udivmoddi4+0xa2>
 8000b32:	4631      	mov	r1, r6
 8000b34:	4630      	mov	r0, r6
 8000b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3a:	f1ce 0420 	rsb	r4, lr, #32
 8000b3e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000b42:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b46:	fa20 f804 	lsr.w	r8, r0, r4
 8000b4a:	0c3a      	lsrs	r2, r7, #16
 8000b4c:	fa25 f404 	lsr.w	r4, r5, r4
 8000b50:	ea48 0803 	orr.w	r8, r8, r3
 8000b54:	fbb4 f1f2 	udiv	r1, r4, r2
 8000b58:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000b5c:	fb02 4411 	mls	r4, r2, r1, r4
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000b68:	fb01 f30c 	mul.w	r3, r1, ip
 8000b6c:	42ab      	cmp	r3, r5
 8000b6e:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b72:	d909      	bls.n	8000b88 <__udivmoddi4+0x1bc>
 8000b74:	19ed      	adds	r5, r5, r7
 8000b76:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b7a:	f080 808a 	bcs.w	8000c92 <__udivmoddi4+0x2c6>
 8000b7e:	42ab      	cmp	r3, r5
 8000b80:	f240 8087 	bls.w	8000c92 <__udivmoddi4+0x2c6>
 8000b84:	3902      	subs	r1, #2
 8000b86:	443d      	add	r5, r7
 8000b88:	1aeb      	subs	r3, r5, r3
 8000b8a:	fa1f f588 	uxth.w	r5, r8
 8000b8e:	fbb3 f0f2 	udiv	r0, r3, r2
 8000b92:	fb02 3310 	mls	r3, r2, r0, r3
 8000b96:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000b9a:	fb00 f30c 	mul.w	r3, r0, ip
 8000b9e:	42ab      	cmp	r3, r5
 8000ba0:	d907      	bls.n	8000bb2 <__udivmoddi4+0x1e6>
 8000ba2:	19ed      	adds	r5, r5, r7
 8000ba4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ba8:	d26f      	bcs.n	8000c8a <__udivmoddi4+0x2be>
 8000baa:	42ab      	cmp	r3, r5
 8000bac:	d96d      	bls.n	8000c8a <__udivmoddi4+0x2be>
 8000bae:	3802      	subs	r0, #2
 8000bb0:	443d      	add	r5, r7
 8000bb2:	1aeb      	subs	r3, r5, r3
 8000bb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bb8:	e78f      	b.n	8000ada <__udivmoddi4+0x10e>
 8000bba:	f1c1 0720 	rsb	r7, r1, #32
 8000bbe:	fa22 f807 	lsr.w	r8, r2, r7
 8000bc2:	408b      	lsls	r3, r1
 8000bc4:	fa05 f401 	lsl.w	r4, r5, r1
 8000bc8:	ea48 0303 	orr.w	r3, r8, r3
 8000bcc:	fa20 fe07 	lsr.w	lr, r0, r7
 8000bd0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000bd4:	40fd      	lsrs	r5, r7
 8000bd6:	ea4e 0e04 	orr.w	lr, lr, r4
 8000bda:	fbb5 f9fc 	udiv	r9, r5, ip
 8000bde:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000be2:	fb0c 5519 	mls	r5, ip, r9, r5
 8000be6:	fa1f f883 	uxth.w	r8, r3
 8000bea:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000bee:	fb09 f408 	mul.w	r4, r9, r8
 8000bf2:	42ac      	cmp	r4, r5
 8000bf4:	fa02 f201 	lsl.w	r2, r2, r1
 8000bf8:	fa00 fa01 	lsl.w	sl, r0, r1
 8000bfc:	d908      	bls.n	8000c10 <__udivmoddi4+0x244>
 8000bfe:	18ed      	adds	r5, r5, r3
 8000c00:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c04:	d243      	bcs.n	8000c8e <__udivmoddi4+0x2c2>
 8000c06:	42ac      	cmp	r4, r5
 8000c08:	d941      	bls.n	8000c8e <__udivmoddi4+0x2c2>
 8000c0a:	f1a9 0902 	sub.w	r9, r9, #2
 8000c0e:	441d      	add	r5, r3
 8000c10:	1b2d      	subs	r5, r5, r4
 8000c12:	fa1f fe8e 	uxth.w	lr, lr
 8000c16:	fbb5 f0fc 	udiv	r0, r5, ip
 8000c1a:	fb0c 5510 	mls	r5, ip, r0, r5
 8000c1e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000c22:	fb00 f808 	mul.w	r8, r0, r8
 8000c26:	45a0      	cmp	r8, r4
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x26e>
 8000c2a:	18e4      	adds	r4, r4, r3
 8000c2c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c30:	d229      	bcs.n	8000c86 <__udivmoddi4+0x2ba>
 8000c32:	45a0      	cmp	r8, r4
 8000c34:	d927      	bls.n	8000c86 <__udivmoddi4+0x2ba>
 8000c36:	3802      	subs	r0, #2
 8000c38:	441c      	add	r4, r3
 8000c3a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c3e:	eba4 0408 	sub.w	r4, r4, r8
 8000c42:	fba0 8902 	umull	r8, r9, r0, r2
 8000c46:	454c      	cmp	r4, r9
 8000c48:	46c6      	mov	lr, r8
 8000c4a:	464d      	mov	r5, r9
 8000c4c:	d315      	bcc.n	8000c7a <__udivmoddi4+0x2ae>
 8000c4e:	d012      	beq.n	8000c76 <__udivmoddi4+0x2aa>
 8000c50:	b156      	cbz	r6, 8000c68 <__udivmoddi4+0x29c>
 8000c52:	ebba 030e 	subs.w	r3, sl, lr
 8000c56:	eb64 0405 	sbc.w	r4, r4, r5
 8000c5a:	fa04 f707 	lsl.w	r7, r4, r7
 8000c5e:	40cb      	lsrs	r3, r1
 8000c60:	431f      	orrs	r7, r3
 8000c62:	40cc      	lsrs	r4, r1
 8000c64:	6037      	str	r7, [r6, #0]
 8000c66:	6074      	str	r4, [r6, #4]
 8000c68:	2100      	movs	r1, #0
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	e6f8      	b.n	8000a64 <__udivmoddi4+0x98>
 8000c72:	4690      	mov	r8, r2
 8000c74:	e6e0      	b.n	8000a38 <__udivmoddi4+0x6c>
 8000c76:	45c2      	cmp	sl, r8
 8000c78:	d2ea      	bcs.n	8000c50 <__udivmoddi4+0x284>
 8000c7a:	ebb8 0e02 	subs.w	lr, r8, r2
 8000c7e:	eb69 0503 	sbc.w	r5, r9, r3
 8000c82:	3801      	subs	r0, #1
 8000c84:	e7e4      	b.n	8000c50 <__udivmoddi4+0x284>
 8000c86:	4628      	mov	r0, r5
 8000c88:	e7d7      	b.n	8000c3a <__udivmoddi4+0x26e>
 8000c8a:	4640      	mov	r0, r8
 8000c8c:	e791      	b.n	8000bb2 <__udivmoddi4+0x1e6>
 8000c8e:	4681      	mov	r9, r0
 8000c90:	e7be      	b.n	8000c10 <__udivmoddi4+0x244>
 8000c92:	4601      	mov	r1, r0
 8000c94:	e778      	b.n	8000b88 <__udivmoddi4+0x1bc>
 8000c96:	3802      	subs	r0, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	e745      	b.n	8000b28 <__udivmoddi4+0x15c>
 8000c9c:	4608      	mov	r0, r1
 8000c9e:	e708      	b.n	8000ab2 <__udivmoddi4+0xe6>
 8000ca0:	f1a8 0802 	sub.w	r8, r8, #2
 8000ca4:	443d      	add	r5, r7
 8000ca6:	e72b      	b.n	8000b00 <__udivmoddi4+0x134>

08000ca8 <__aeabi_idiv0>:
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop

08000cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cac:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cae:	4a0e      	ldr	r2, [pc, #56]	; (8000ce8 <HAL_InitTick+0x3c>)
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <HAL_InitTick+0x40>)
{
 8000cb2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cb4:	7818      	ldrb	r0, [r3, #0]
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f0 	udiv	r3, r3, r0
 8000cbe:	6810      	ldr	r0, [r2, #0]
 8000cc0:	fbb0 f0f3 	udiv	r0, r0, r3
 8000cc4:	f000 f8aa 	bl	8000e1c <HAL_SYSTICK_Config>
 8000cc8:	4604      	mov	r4, r0
 8000cca:	b958      	cbnz	r0, 8000ce4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ccc:	2d0f      	cmp	r5, #15
 8000cce:	d809      	bhi.n	8000ce4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	4629      	mov	r1, r5
 8000cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd8:	f000 f85e 	bl	8000d98 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cdc:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <HAL_InitTick+0x44>)
 8000cde:	4620      	mov	r0, r4
 8000ce0:	601d      	str	r5, [r3, #0]
 8000ce2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ce4:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000ce6:	bd38      	pop	{r3, r4, r5, pc}
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	20000004 	.word	0x20000004

08000cf4 <HAL_Init>:
{
 8000cf4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <HAL_Init+0x30>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000cfe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000d06:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000d0e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d10:	2003      	movs	r0, #3
 8000d12:	f000 f82f 	bl	8000d74 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d16:	2000      	movs	r0, #0
 8000d18:	f7ff ffc8 	bl	8000cac <HAL_InitTick>
  HAL_MspInit();
 8000d1c:	f001 fcc2 	bl	80026a4 <HAL_MspInit>
}
 8000d20:	2000      	movs	r0, #0
 8000d22:	bd08      	pop	{r3, pc}
 8000d24:	40023c00 	.word	0x40023c00

08000d28 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000d28:	4a03      	ldr	r2, [pc, #12]	; (8000d38 <HAL_IncTick+0x10>)
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <HAL_IncTick+0x14>)
 8000d2c:	6811      	ldr	r1, [r2, #0]
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	440b      	add	r3, r1
 8000d32:	6013      	str	r3, [r2, #0]
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	20000034 	.word	0x20000034
 8000d3c:	20000000 	.word	0x20000000

08000d40 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d40:	4b01      	ldr	r3, [pc, #4]	; (8000d48 <HAL_GetTick+0x8>)
 8000d42:	6818      	ldr	r0, [r3, #0]
}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	20000034 	.word	0x20000034

08000d4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d4c:	b538      	push	{r3, r4, r5, lr}
 8000d4e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000d50:	f7ff fff6 	bl	8000d40 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d54:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000d56:	bf1c      	itt	ne
 8000d58:	4b05      	ldrne	r3, [pc, #20]	; (8000d70 <HAL_Delay+0x24>)
 8000d5a:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000d5c:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000d5e:	bf18      	it	ne
 8000d60:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d62:	f7ff ffed 	bl	8000d40 <HAL_GetTick>
 8000d66:	1b40      	subs	r0, r0, r5
 8000d68:	4284      	cmp	r4, r0
 8000d6a:	d8fa      	bhi.n	8000d62 <HAL_Delay+0x16>
  {
  }
}
 8000d6c:	bd38      	pop	{r3, r4, r5, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000000 	.word	0x20000000

08000d74 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d74:	4a07      	ldr	r2, [pc, #28]	; (8000d94 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d76:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d78:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d7c:	041b      	lsls	r3, r3, #16
 8000d7e:	0c1b      	lsrs	r3, r3, #16
 8000d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d84:	0200      	lsls	r0, r0, #8
 8000d86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d8a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000d8e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000d90:	60d3      	str	r3, [r2, #12]
 8000d92:	4770      	bx	lr
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d98:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d9a:	b530      	push	{r4, r5, lr}
 8000d9c:	68dc      	ldr	r4, [r3, #12]
 8000d9e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000da2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000da8:	2b04      	cmp	r3, #4
 8000daa:	bf28      	it	cs
 8000dac:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dae:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db0:	f04f 0501 	mov.w	r5, #1
 8000db4:	fa05 f303 	lsl.w	r3, r5, r3
 8000db8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbc:	bf8c      	ite	hi
 8000dbe:	3c03      	subhi	r4, #3
 8000dc0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc2:	4019      	ands	r1, r3
 8000dc4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc6:	fa05 f404 	lsl.w	r4, r5, r4
 8000dca:	3c01      	subs	r4, #1
 8000dcc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000dce:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd0:	ea42 0201 	orr.w	r2, r2, r1
 8000dd4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	bfad      	iteet	ge
 8000dda:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dde:	f000 000f 	andlt.w	r0, r0, #15
 8000de2:	4b06      	ldrlt	r3, [pc, #24]	; (8000dfc <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de8:	bfb5      	itete	lt
 8000dea:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000df4:	bd30      	pop	{r4, r5, pc}
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00
 8000dfc:	e000ed14 	.word	0xe000ed14

08000e00 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e00:	2800      	cmp	r0, #0
 8000e02:	db08      	blt.n	8000e16 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e04:	0942      	lsrs	r2, r0, #5
 8000e06:	2301      	movs	r3, #1
 8000e08:	f000 001f 	and.w	r0, r0, #31
 8000e0c:	fa03 f000 	lsl.w	r0, r3, r0
 8000e10:	4b01      	ldr	r3, [pc, #4]	; (8000e18 <HAL_NVIC_EnableIRQ+0x18>)
 8000e12:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000e16:	4770      	bx	lr
 8000e18:	e000e100 	.word	0xe000e100

08000e1c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e1c:	3801      	subs	r0, #1
 8000e1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e22:	d20a      	bcs.n	8000e3a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	4a07      	ldr	r2, [pc, #28]	; (8000e44 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e28:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2a:	21f0      	movs	r1, #240	; 0xf0
 8000e2c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e30:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e32:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e34:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e3a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000e010 	.word	0xe000e010
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e48:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d003      	beq.n	8000e58 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000e54:	2001      	movs	r0, #1
 8000e56:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e58:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000e5a:	2305      	movs	r3, #5
 8000e5c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000e60:	6813      	ldr	r3, [r2, #0]
 8000e62:	f023 0301 	bic.w	r3, r3, #1
 8000e66:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000e68:	2000      	movs	r0, #0
}
 8000e6a:	4770      	bx	lr

08000e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e70:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e72:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e74:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001024 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e78:	4a68      	ldr	r2, [pc, #416]	; (800101c <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e7a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001028 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e7e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e80:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000e82:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e84:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000e86:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e88:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000e8a:	42ac      	cmp	r4, r5
 8000e8c:	f040 80b0 	bne.w	8000ff0 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e90:	684c      	ldr	r4, [r1, #4]
 8000e92:	f024 0c10 	bic.w	ip, r4, #16
 8000e96:	f10c 36ff 	add.w	r6, ip, #4294967295
 8000e9a:	2e01      	cmp	r6, #1
 8000e9c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000ea0:	d812      	bhi.n	8000ec8 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000ea2:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ea4:	2603      	movs	r6, #3
 8000ea6:	fa06 f60e 	lsl.w	r6, r6, lr
 8000eaa:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eae:	68ce      	ldr	r6, [r1, #12]
 8000eb0:	fa06 f60e 	lsl.w	r6, r6, lr
 8000eb4:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000eb6:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000eb8:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000eba:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ebe:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ec2:	409e      	lsls	r6, r3
 8000ec4:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000ec6:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ec8:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000eca:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ecc:	fa06 f60e 	lsl.w	r6, r6, lr
 8000ed0:	43f6      	mvns	r6, r6
 8000ed2:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ed6:	688f      	ldr	r7, [r1, #8]
 8000ed8:	fa07 f70e 	lsl.w	r7, r7, lr
 8000edc:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee0:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000ee4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee6:	d116      	bne.n	8000f16 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8000ee8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000eec:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ef0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000ef4:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ef8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000efc:	f04f 0c0f 	mov.w	ip, #15
 8000f00:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000f04:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f08:	690f      	ldr	r7, [r1, #16]
 8000f0a:	fa07 f70b 	lsl.w	r7, r7, fp
 8000f0e:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000f12:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000f16:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f18:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f1a:	f004 0703 	and.w	r7, r4, #3
 8000f1e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f22:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8000f26:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f28:	00e6      	lsls	r6, r4, #3
 8000f2a:	d561      	bpl.n	8000ff0 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2c:	f04f 0b00 	mov.w	fp, #0
 8000f30:	f8cd b00c 	str.w	fp, [sp, #12]
 8000f34:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f38:	4e39      	ldr	r6, [pc, #228]	; (8001020 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000f3e:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000f42:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000f46:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000f4a:	9703      	str	r7, [sp, #12]
 8000f4c:	9f03      	ldr	r7, [sp, #12]
 8000f4e:	f023 0703 	bic.w	r7, r3, #3
 8000f52:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000f56:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f5a:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000f5e:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f62:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000f66:	f04f 0e0f 	mov.w	lr, #15
 8000f6a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f6e:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f70:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f74:	d043      	beq.n	8000ffe <HAL_GPIO_Init+0x192>
 8000f76:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f7a:	42b0      	cmp	r0, r6
 8000f7c:	d041      	beq.n	8001002 <HAL_GPIO_Init+0x196>
 8000f7e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f82:	42b0      	cmp	r0, r6
 8000f84:	d03f      	beq.n	8001006 <HAL_GPIO_Init+0x19a>
 8000f86:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f8a:	42b0      	cmp	r0, r6
 8000f8c:	d03d      	beq.n	800100a <HAL_GPIO_Init+0x19e>
 8000f8e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f92:	42b0      	cmp	r0, r6
 8000f94:	d03b      	beq.n	800100e <HAL_GPIO_Init+0x1a2>
 8000f96:	4548      	cmp	r0, r9
 8000f98:	d03b      	beq.n	8001012 <HAL_GPIO_Init+0x1a6>
 8000f9a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000f9e:	42b0      	cmp	r0, r6
 8000fa0:	d039      	beq.n	8001016 <HAL_GPIO_Init+0x1aa>
 8000fa2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fa6:	42b0      	cmp	r0, r6
 8000fa8:	bf14      	ite	ne
 8000faa:	2608      	movne	r6, #8
 8000fac:	2607      	moveq	r6, #7
 8000fae:	fa06 f60c 	lsl.w	r6, r6, ip
 8000fb2:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fb6:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000fb8:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000fba:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fbc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000fc0:	bf0c      	ite	eq
 8000fc2:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000fc4:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8000fc6:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000fc8:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fca:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000fce:	bf0c      	ite	eq
 8000fd0:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000fd2:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000fd4:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fd6:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fd8:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000fdc:	bf0c      	ite	eq
 8000fde:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000fe0:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8000fe2:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000fe4:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe6:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000fe8:	bf54      	ite	pl
 8000fea:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000fec:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000fee:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	2b10      	cmp	r3, #16
 8000ff4:	f47f af45 	bne.w	8000e82 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000ff8:	b005      	add	sp, #20
 8000ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ffe:	465e      	mov	r6, fp
 8001000:	e7d5      	b.n	8000fae <HAL_GPIO_Init+0x142>
 8001002:	2601      	movs	r6, #1
 8001004:	e7d3      	b.n	8000fae <HAL_GPIO_Init+0x142>
 8001006:	2602      	movs	r6, #2
 8001008:	e7d1      	b.n	8000fae <HAL_GPIO_Init+0x142>
 800100a:	2603      	movs	r6, #3
 800100c:	e7cf      	b.n	8000fae <HAL_GPIO_Init+0x142>
 800100e:	2604      	movs	r6, #4
 8001010:	e7cd      	b.n	8000fae <HAL_GPIO_Init+0x142>
 8001012:	2605      	movs	r6, #5
 8001014:	e7cb      	b.n	8000fae <HAL_GPIO_Init+0x142>
 8001016:	2606      	movs	r6, #6
 8001018:	e7c9      	b.n	8000fae <HAL_GPIO_Init+0x142>
 800101a:	bf00      	nop
 800101c:	40013c00 	.word	0x40013c00
 8001020:	40020000 	.word	0x40020000
 8001024:	40023800 	.word	0x40023800
 8001028:	40021400 	.word	0x40021400

0800102c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800102c:	b10a      	cbz	r2, 8001032 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800102e:	6181      	str	r1, [r0, #24]
 8001030:	4770      	bx	lr
 8001032:	0409      	lsls	r1, r1, #16
 8001034:	e7fb      	b.n	800102e <HAL_GPIO_WritePin+0x2>

08001036 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001036:	6943      	ldr	r3, [r0, #20]
 8001038:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800103c:	bf08      	it	eq
 800103e:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8001040:	6181      	str	r1, [r0, #24]
 8001042:	4770      	bx	lr

08001044 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001044:	4770      	bx	lr
	...

08001048 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001048:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800104a:	4b04      	ldr	r3, [pc, #16]	; (800105c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800104c:	6959      	ldr	r1, [r3, #20]
 800104e:	4201      	tst	r1, r0
 8001050:	d002      	beq.n	8001058 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001052:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001054:	f7ff fff6 	bl	8001044 <HAL_GPIO_EXTI_Callback>
 8001058:	bd08      	pop	{r3, pc}
 800105a:	bf00      	nop
 800105c:	40013c00 	.word	0x40013c00

08001060 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001062:	4604      	mov	r4, r0
 8001064:	2800      	cmp	r0, #0
 8001066:	d041      	beq.n	80010ec <HAL_I2S_Init+0x8c>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001068:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800106c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001070:	b92b      	cbnz	r3, 800107e <HAL_I2S_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001072:	4b42      	ldr	r3, [pc, #264]	; (800117c <HAL_I2S_Init+0x11c>)
    hi2s->Lock = HAL_UNLOCKED;
 8001074:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001078:	6343      	str	r3, [r0, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800107a:	f001 fb33 	bl	80026e4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800107e:	2102      	movs	r1, #2

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001080:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8001082:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001086:	69d3      	ldr	r3, [r2, #28]
 8001088:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800108c:	f023 030f 	bic.w	r3, r3, #15
 8001090:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001092:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 8001094:	6211      	str	r1, [r2, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001096:	428b      	cmp	r3, r1
 8001098:	d031      	beq.n	80010fe <HAL_I2S_Init+0x9e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800109a:	68e3      	ldr	r3, [r4, #12]
      packetlength = 16U;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800109c:	2b00      	cmp	r3, #0
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800109e:	68a3      	ldr	r3, [r4, #8]
      packetlength = 32U;
 80010a0:	bf0c      	ite	eq
 80010a2:	2510      	moveq	r5, #16
 80010a4:	2520      	movne	r5, #32
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80010a6:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80010a8:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 80010aa:	bf98      	it	ls
 80010ac:	006d      	lslls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80010ae:	f000 fd19 	bl	8001ae4 <HAL_RCCEx_GetPeriphCLKFreq>
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80010b2:	6923      	ldr	r3, [r4, #16]
 80010b4:	6961      	ldr	r1, [r4, #20]
 80010b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010ba:	d11b      	bne.n	80010f4 <HAL_I2S_Init+0x94>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80010bc:	68e3      	ldr	r3, [r4, #12]
 80010be:	220a      	movs	r2, #10
 80010c0:	b1b3      	cbz	r3, 80010f0 <HAL_I2S_Init+0x90>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80010c2:	00ab      	lsls	r3, r5, #2
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80010c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80010c8:	4353      	muls	r3, r2
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80010ca:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80010cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d0:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 80010d2:	fbb3 f3f2 	udiv	r3, r3, r2

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80010d6:	f003 0201 	and.w	r2, r3, #1

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80010da:	0212      	lsls	r2, r2, #8
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80010dc:	085b      	lsrs	r3, r3, #1
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80010de:	1e99      	subs	r1, r3, #2
 80010e0:	29fd      	cmp	r1, #253	; 0xfd
 80010e2:	d90e      	bls.n	8001102 <HAL_I2S_Init+0xa2>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80010e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 80010ec:	2001      	movs	r0, #1

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 80010ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80010f0:	00eb      	lsls	r3, r5, #3
 80010f2:	e7e7      	b.n	80010c4 <HAL_I2S_Init+0x64>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80010f4:	230a      	movs	r3, #10
 80010f6:	fbb0 f0f5 	udiv	r0, r0, r5
 80010fa:	4343      	muls	r3, r0
 80010fc:	e7e5      	b.n	80010ca <HAL_I2S_Init+0x6a>
    i2sodd = 0U;
 80010fe:	2200      	movs	r2, #0
 8001100:	e7ed      	b.n	80010de <HAL_I2S_Init+0x7e>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001102:	4313      	orrs	r3, r2
 8001104:	6922      	ldr	r2, [r4, #16]
 8001106:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001108:	6866      	ldr	r6, [r4, #4]
 800110a:	68e5      	ldr	r5, [r4, #12]
 800110c:	69a0      	ldr	r0, [r4, #24]
 800110e:	f8df e07c 	ldr.w	lr, [pc, #124]	; 800118c <HAL_I2S_Init+0x12c>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001112:	4313      	orrs	r3, r2
 8001114:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001116:	68a3      	ldr	r3, [r4, #8]
 8001118:	69cf      	ldr	r7, [r1, #28]
 800111a:	ea46 0203 	orr.w	r2, r6, r3
 800111e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001122:	432a      	orrs	r2, r5
 8001124:	4302      	orrs	r2, r0
 8001126:	ea07 070e 	and.w	r7, r7, lr
 800112a:	433a      	orrs	r2, r7
 800112c:	61ca      	str	r2, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800112e:	6a22      	ldr	r2, [r4, #32]
 8001130:	2a01      	cmp	r2, #1
 8001132:	d11d      	bne.n	8001170 <HAL_I2S_Init+0x110>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001134:	4a12      	ldr	r2, [pc, #72]	; (8001180 <HAL_I2S_Init+0x120>)
 8001136:	6362      	str	r2, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001138:	4f12      	ldr	r7, [pc, #72]	; (8001184 <HAL_I2S_Init+0x124>)
 800113a:	4a13      	ldr	r2, [pc, #76]	; (8001188 <HAL_I2S_Init+0x128>)
 800113c:	42b9      	cmp	r1, r7
 800113e:	bf18      	it	ne
 8001140:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 8001144:	432b      	orrs	r3, r5
 8001146:	69d1      	ldr	r1, [r2, #28]
 8001148:	ea01 010e 	and.w	r1, r1, lr
 800114c:	61d1      	str	r1, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800114e:	2102      	movs	r1, #2
 8001150:	6211      	str	r1, [r2, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001152:	69d7      	ldr	r7, [r2, #28]
 8001154:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001158:	4303      	orrs	r3, r0
      tmp = I2S_MODE_SLAVE_TX;
 800115a:	f436 7100 	bics.w	r1, r6, #512	; 0x200
 800115e:	ea43 0307 	orr.w	r3, r3, r7
 8001162:	bf0c      	ite	eq
 8001164:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8001168:	2100      	movne	r1, #0
 800116a:	b29b      	uxth	r3, r3
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800116c:	430b      	orrs	r3, r1
 800116e:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001170:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8001172:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001174:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001176:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 800117a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800117c:	0800119b 	.word	0x0800119b
 8001180:	08001299 	.word	0x08001299
 8001184:	40003800 	.word	0x40003800
 8001188:	40003400 	.word	0x40003400
 800118c:	fffff040 	.word	0xfffff040

08001190 <HAL_I2S_IRQHandler>:
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8001190:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001192:	4718      	bx	r3

08001194 <HAL_I2S_TxCpltCallback>:
 8001194:	4770      	bx	lr

08001196 <HAL_I2S_RxCpltCallback>:
 8001196:	4770      	bx	lr

08001198 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001198:	4770      	bx	lr

0800119a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800119a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800119c:	6803      	ldr	r3, [r0, #0]
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	9201      	str	r2, [sp, #4]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80011a2:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80011a6:	2a04      	cmp	r2, #4
{
 80011a8:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80011aa:	d136      	bne.n	800121a <I2S_IRQHandler+0x80>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80011ac:	9a01      	ldr	r2, [sp, #4]
 80011ae:	07d1      	lsls	r1, r2, #31
 80011b0:	d517      	bpl.n	80011e2 <I2S_IRQHandler+0x48>
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	0652      	lsls	r2, r2, #25
 80011b6:	d514      	bpl.n	80011e2 <I2S_IRQHandler+0x48>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80011b8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80011ba:	68d9      	ldr	r1, [r3, #12]
 80011bc:	f822 1b02 	strh.w	r1, [r2], #2
  hi2s->pRxBuffPtr++;
 80011c0:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 80011c2:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 80011c4:	3a01      	subs	r2, #1
 80011c6:	b292      	uxth	r2, r2
 80011c8:	8642      	strh	r2, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 80011ca:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 80011cc:	b292      	uxth	r2, r2
 80011ce:	b942      	cbnz	r2, 80011e2 <I2S_IRQHandler+0x48>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80011d6:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80011d8:	2301      	movs	r3, #1
 80011da:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 80011de:	f7ff ffda 	bl	8001196 <HAL_I2S_RxCpltCallback>
    {
      I2S_Receive_IT(hi2s);
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80011e2:	9b01      	ldr	r3, [sp, #4]
 80011e4:	0659      	lsls	r1, r3, #25
 80011e6:	d518      	bpl.n	800121a <I2S_IRQHandler+0x80>
 80011e8:	6823      	ldr	r3, [r4, #0]
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	0692      	lsls	r2, r2, #26
 80011ee:	d514      	bpl.n	800121a <I2S_IRQHandler+0x80>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80011f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80011f8:	2200      	movs	r2, #0
 80011fa:	9202      	str	r2, [sp, #8]
 80011fc:	68da      	ldr	r2, [r3, #12]
 80011fe:	9202      	str	r2, [sp, #8]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	9302      	str	r3, [sp, #8]
 8001204:	9b02      	ldr	r3, [sp, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001206:	2301      	movs	r3, #1
 8001208:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800120c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800120e:	f043 0302 	orr.w	r3, r3, #2
 8001212:	6463      	str	r3, [r4, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff ffbf 	bl	8001198 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800121a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800121e:	2b03      	cmp	r3, #3
 8001220:	d136      	bne.n	8001290 <I2S_IRQHandler+0xf6>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001222:	9b01      	ldr	r3, [sp, #4]
 8001224:	079b      	lsls	r3, r3, #30
 8001226:	d519      	bpl.n	800125c <I2S_IRQHandler+0xc2>
 8001228:	6822      	ldr	r2, [r4, #0]
 800122a:	6853      	ldr	r3, [r2, #4]
 800122c:	0618      	lsls	r0, r3, #24
 800122e:	d515      	bpl.n	800125c <I2S_IRQHandler+0xc2>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001230:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001232:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001236:	60d1      	str	r1, [r2, #12]
  hi2s->pTxBuffPtr++;
 8001238:	6263      	str	r3, [r4, #36]	; 0x24
  hi2s->TxXferCount--;
 800123a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800123c:	3b01      	subs	r3, #1
 800123e:	b29b      	uxth	r3, r3
 8001240:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8001242:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001244:	b29b      	uxth	r3, r3
 8001246:	b94b      	cbnz	r3, 800125c <I2S_IRQHandler+0xc2>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001248:	6853      	ldr	r3, [r2, #4]
 800124a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800124e:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001250:	2301      	movs	r3, #1
 8001252:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8001256:	4620      	mov	r0, r4
 8001258:	f7ff ff9c 	bl	8001194 <HAL_I2S_TxCpltCallback>
    {
      I2S_Transmit_IT(hi2s);
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800125c:	9b01      	ldr	r3, [sp, #4]
 800125e:	0719      	lsls	r1, r3, #28
 8001260:	d516      	bpl.n	8001290 <I2S_IRQHandler+0xf6>
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	0692      	lsls	r2, r2, #26
 8001268:	d512      	bpl.n	8001290 <I2S_IRQHandler+0xf6>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800126a:	685a      	ldr	r2, [r3, #4]
 800126c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001270:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001272:	2200      	movs	r2, #0
 8001274:	9203      	str	r2, [sp, #12]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	9303      	str	r3, [sp, #12]
 800127a:	9b03      	ldr	r3, [sp, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800127c:	2301      	movs	r3, #1
 800127e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001282:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001284:	f043 0304 	orr.w	r3, r3, #4
 8001288:	6463      	str	r3, [r4, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800128a:	4620      	mov	r0, r4
 800128c:	f7ff ff84 	bl	8001198 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001290:	b004      	add	sp, #16
 8001292:	bd10      	pop	{r4, pc}

08001294 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001294:	4770      	bx	lr
	...

08001298 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8001298:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800129a:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800129c:	498b      	ldr	r1, [pc, #556]	; (80014cc <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800129e:	6893      	ldr	r3, [r2, #8]
{
 80012a0:	b086      	sub	sp, #24
 80012a2:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80012a4:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80012a6:	4b8a      	ldr	r3, [pc, #552]	; (80014d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 80012a8:	428a      	cmp	r2, r1
 80012aa:	bf18      	it	ne
 80012ac:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 80012b0:	6899      	ldr	r1, [r3, #8]
 80012b2:	9101      	str	r1, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80012b4:	6851      	ldr	r1, [r2, #4]
 80012b6:	9102      	str	r1, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80012b8:	6859      	ldr	r1, [r3, #4]
 80012ba:	9103      	str	r1, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80012bc:	6841      	ldr	r1, [r0, #4]
 80012be:	f431 7100 	bics.w	r1, r1, #512	; 0x200
 80012c2:	f040 8090 	bne.w	80013e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x14e>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80012c6:	9b00      	ldr	r3, [sp, #0]
 80012c8:	0799      	lsls	r1, r3, #30
 80012ca:	d51a      	bpl.n	8001302 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
 80012cc:	9b02      	ldr	r3, [sp, #8]
 80012ce:	061b      	lsls	r3, r3, #24
 80012d0:	d517      	bpl.n	8001302 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80012d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012d4:	1c99      	adds	r1, r3, #2
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	6241      	str	r1, [r0, #36]	; 0x24
 80012da:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 80012dc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80012de:	3b01      	subs	r3, #1
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80012e4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	b95b      	cbnz	r3, 8001302 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80012ea:	6853      	ldr	r3, [r2, #4]
 80012ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80012f0:	6053      	str	r3, [r2, #4]

    if (hi2s->RxXferCount == 0U)
 80012f2:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	b923      	cbnz	r3, 8001302 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80012f8:	2301      	movs	r3, #1
 80012fa:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80012fe:	f7ff ffc9 	bl	8001294 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001302:	9b01      	ldr	r3, [sp, #4]
 8001304:	07d8      	lsls	r0, r3, #31
 8001306:	d522      	bpl.n	800134e <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
 8001308:	9b03      	ldr	r3, [sp, #12]
 800130a:	0659      	lsls	r1, r3, #25
 800130c:	d51f      	bpl.n	800134e <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800130e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001310:	6820      	ldr	r0, [r4, #0]
 8001312:	496e      	ldr	r1, [pc, #440]	; (80014cc <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
 8001314:	1c93      	adds	r3, r2, #2
 8001316:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001318:	4b6d      	ldr	r3, [pc, #436]	; (80014d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 800131a:	4288      	cmp	r0, r1
 800131c:	bf18      	it	ne
 800131e:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 8001322:	68d9      	ldr	r1, [r3, #12]
 8001324:	8011      	strh	r1, [r2, #0]
  hi2s->RxXferCount--;
 8001326:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8001328:	3a01      	subs	r2, #1
 800132a:	b292      	uxth	r2, r2
 800132c:	8662      	strh	r2, [r4, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800132e:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8001330:	b292      	uxth	r2, r2
 8001332:	b962      	cbnz	r2, 800134e <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800133a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800133c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800133e:	b29b      	uxth	r3, r3
 8001340:	b92b      	cbnz	r3, 800134e <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001342:	2301      	movs	r3, #1
 8001344:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001348:	4620      	mov	r0, r4
 800134a:	f7ff ffa3 	bl	8001294 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800134e:	9b01      	ldr	r3, [sp, #4]
 8001350:	065a      	lsls	r2, r3, #25
 8001352:	d522      	bpl.n	800139a <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
 8001354:	9b03      	ldr	r3, [sp, #12]
 8001356:	069b      	lsls	r3, r3, #26
 8001358:	d51f      	bpl.n	800139a <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800135a:	6823      	ldr	r3, [r4, #0]
 800135c:	495b      	ldr	r1, [pc, #364]	; (80014cc <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
 800135e:	4a5c      	ldr	r2, [pc, #368]	; (80014d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 8001360:	428b      	cmp	r3, r1
 8001362:	bf18      	it	ne
 8001364:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8001368:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800136a:	6851      	ldr	r1, [r2, #4]
 800136c:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8001370:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001372:	685a      	ldr	r2, [r3, #4]
 8001374:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001378:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800137a:	2200      	movs	r2, #0
 800137c:	9204      	str	r2, [sp, #16]
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	9204      	str	r2, [sp, #16]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	9304      	str	r3, [sp, #16]
 8001386:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8001388:	2301      	movs	r3, #1
 800138a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800138e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001390:	f043 0302 	orr.w	r3, r3, #2
 8001394:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001396:	f7ff feff 	bl	8001198 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800139a:	9b00      	ldr	r3, [sp, #0]
 800139c:	0718      	lsls	r0, r3, #28
 800139e:	d520      	bpl.n	80013e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
 80013a0:	9b02      	ldr	r3, [sp, #8]
 80013a2:	0699      	lsls	r1, r3, #26
 80013a4:	d51d      	bpl.n	80013e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80013a6:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80013a8:	4948      	ldr	r1, [pc, #288]	; (80014cc <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80013b0:	605a      	str	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80013b2:	4a47      	ldr	r2, [pc, #284]	; (80014d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 80013b4:	428b      	cmp	r3, r1
 80013b6:	bf18      	it	ne
 80013b8:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 80013bc:	6851      	ldr	r1, [r2, #4]
 80013be:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 80013c2:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80013c4:	2200      	movs	r2, #0
 80013c6:	9205      	str	r2, [sp, #20]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	9305      	str	r3, [sp, #20]
 80013cc:	9b05      	ldr	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 80013ce:	2301      	movs	r3, #1
 80013d0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80013d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80013dc:	4620      	mov	r0, r4
 80013de:	f7ff fedb 	bl	8001198 <HAL_I2S_ErrorCallback>
}
 80013e2:	b006      	add	sp, #24
 80013e4:	bd10      	pop	{r4, pc}
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80013e6:	9a01      	ldr	r2, [sp, #4]
 80013e8:	0792      	lsls	r2, r2, #30
 80013ea:	d51a      	bpl.n	8001422 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
 80013ec:	9a03      	ldr	r2, [sp, #12]
 80013ee:	0611      	lsls	r1, r2, #24
 80013f0:	d517      	bpl.n	8001422 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80013f2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80013f4:	1c91      	adds	r1, r2, #2
 80013f6:	8812      	ldrh	r2, [r2, #0]
 80013f8:	6241      	str	r1, [r0, #36]	; 0x24
 80013fa:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80013fc:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80013fe:	3a01      	subs	r2, #1
 8001400:	b292      	uxth	r2, r2
 8001402:	8542      	strh	r2, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8001404:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001406:	b292      	uxth	r2, r2
 8001408:	b95a      	cbnz	r2, 8001422 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001410:	605a      	str	r2, [r3, #4]
    if (hi2s->RxXferCount == 0U)
 8001412:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001414:	b29b      	uxth	r3, r3
 8001416:	b923      	cbnz	r3, 8001422 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
      hi2s->State = HAL_I2S_STATE_READY;
 8001418:	2301      	movs	r3, #1
 800141a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800141e:	f7ff ff39 	bl	8001294 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001422:	9b00      	ldr	r3, [sp, #0]
 8001424:	07da      	lsls	r2, r3, #31
 8001426:	d51c      	bpl.n	8001462 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 8001428:	9b02      	ldr	r3, [sp, #8]
 800142a:	065b      	lsls	r3, r3, #25
 800142c:	d519      	bpl.n	8001462 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800142e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001430:	1c9a      	adds	r2, r3, #2
 8001432:	62e2      	str	r2, [r4, #44]	; 0x2c
 8001434:	6822      	ldr	r2, [r4, #0]
 8001436:	68d1      	ldr	r1, [r2, #12]
 8001438:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 800143a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800143c:	3b01      	subs	r3, #1
 800143e:	b29b      	uxth	r3, r3
 8001440:	8663      	strh	r3, [r4, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8001442:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8001444:	b29b      	uxth	r3, r3
 8001446:	b963      	cbnz	r3, 8001462 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001448:	6853      	ldr	r3, [r2, #4]
 800144a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800144e:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8001450:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001452:	b29b      	uxth	r3, r3
 8001454:	b92b      	cbnz	r3, 8001462 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
      hi2s->State = HAL_I2S_STATE_READY;
 8001456:	2301      	movs	r3, #1
 8001458:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800145c:	4620      	mov	r0, r4
 800145e:	f7ff ff19 	bl	8001294 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001462:	9b00      	ldr	r3, [sp, #0]
 8001464:	0658      	lsls	r0, r3, #25
 8001466:	d51b      	bpl.n	80014a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8001468:	9b02      	ldr	r3, [sp, #8]
 800146a:	0699      	lsls	r1, r3, #26
 800146c:	d518      	bpl.n	80014a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800146e:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001470:	4916      	ldr	r1, [pc, #88]	; (80014cc <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001472:	6853      	ldr	r3, [r2, #4]
 8001474:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001478:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800147a:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 800147c:	428a      	cmp	r2, r1
 800147e:	bf18      	it	ne
 8001480:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8001484:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800148c:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 800148e:	2301      	movs	r3, #1
 8001490:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001494:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001496:	f043 0302 	orr.w	r3, r3, #2
 800149a:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800149c:	f7ff fe7c 	bl	8001198 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80014a0:	9b01      	ldr	r3, [sp, #4]
 80014a2:	071a      	lsls	r2, r3, #28
 80014a4:	d59d      	bpl.n	80013e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
 80014a6:	9b03      	ldr	r3, [sp, #12]
 80014a8:	069b      	lsls	r3, r3, #26
 80014aa:	d59a      	bpl.n	80013e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80014ac:	6822      	ldr	r2, [r4, #0]
 80014ae:	4907      	ldr	r1, [pc, #28]	; (80014cc <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
 80014b0:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 80014b2:	428a      	cmp	r2, r1
 80014b4:	bf18      	it	ne
 80014b6:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 80014ba:	6859      	ldr	r1, [r3, #4]
 80014bc:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
 80014c0:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80014c2:	6853      	ldr	r3, [r2, #4]
 80014c4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80014c8:	6053      	str	r3, [r2, #4]
 80014ca:	e780      	b.n	80013ce <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 80014cc:	40003800 	.word	0x40003800
 80014d0:	40003400 	.word	0x40003400

080014d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014d8:	4604      	mov	r4, r0
 80014da:	b908      	cbnz	r0, 80014e0 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80014dc:	2001      	movs	r0, #1
 80014de:	e03f      	b.n	8001560 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014e0:	6803      	ldr	r3, [r0, #0]
 80014e2:	07dd      	lsls	r5, r3, #31
 80014e4:	d410      	bmi.n	8001508 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014e6:	6823      	ldr	r3, [r4, #0]
 80014e8:	0798      	lsls	r0, r3, #30
 80014ea:	d45a      	bmi.n	80015a2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ec:	6823      	ldr	r3, [r4, #0]
 80014ee:	071a      	lsls	r2, r3, #28
 80014f0:	f100 809c 	bmi.w	800162c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f4:	6823      	ldr	r3, [r4, #0]
 80014f6:	075b      	lsls	r3, r3, #29
 80014f8:	f100 80ba 	bmi.w	8001670 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014fc:	69a0      	ldr	r0, [r4, #24]
 80014fe:	2800      	cmp	r0, #0
 8001500:	f040 811b 	bne.w	800173a <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001504:	2000      	movs	r0, #0
 8001506:	e02b      	b.n	8001560 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001508:	4ba4      	ldr	r3, [pc, #656]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	f002 020c 	and.w	r2, r2, #12
 8001510:	2a04      	cmp	r2, #4
 8001512:	d007      	beq.n	8001524 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800151a:	2a08      	cmp	r2, #8
 800151c:	d10a      	bne.n	8001534 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	0259      	lsls	r1, r3, #9
 8001522:	d507      	bpl.n	8001534 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001524:	4b9d      	ldr	r3, [pc, #628]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	039a      	lsls	r2, r3, #14
 800152a:	d5dc      	bpl.n	80014e6 <HAL_RCC_OscConfig+0x12>
 800152c:	6863      	ldr	r3, [r4, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1d9      	bne.n	80014e6 <HAL_RCC_OscConfig+0x12>
 8001532:	e7d3      	b.n	80014dc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001534:	6863      	ldr	r3, [r4, #4]
 8001536:	4d99      	ldr	r5, [pc, #612]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 8001538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800153c:	d113      	bne.n	8001566 <HAL_RCC_OscConfig+0x92>
 800153e:	682b      	ldr	r3, [r5, #0]
 8001540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001544:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001546:	f7ff fbfb 	bl	8000d40 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154a:	4d94      	ldr	r5, [pc, #592]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800154c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	682b      	ldr	r3, [r5, #0]
 8001550:	039b      	lsls	r3, r3, #14
 8001552:	d4c8      	bmi.n	80014e6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001554:	f7ff fbf4 	bl	8000d40 <HAL_GetTick>
 8001558:	1b80      	subs	r0, r0, r6
 800155a:	2864      	cmp	r0, #100	; 0x64
 800155c:	d9f7      	bls.n	800154e <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800155e:	2003      	movs	r0, #3
}
 8001560:	b002      	add	sp, #8
 8001562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001566:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800156a:	d104      	bne.n	8001576 <HAL_RCC_OscConfig+0xa2>
 800156c:	682b      	ldr	r3, [r5, #0]
 800156e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001572:	602b      	str	r3, [r5, #0]
 8001574:	e7e3      	b.n	800153e <HAL_RCC_OscConfig+0x6a>
 8001576:	682a      	ldr	r2, [r5, #0]
 8001578:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800157c:	602a      	str	r2, [r5, #0]
 800157e:	682a      	ldr	r2, [r5, #0]
 8001580:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001584:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001586:	2b00      	cmp	r3, #0
 8001588:	d1dd      	bne.n	8001546 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 800158a:	f7ff fbd9 	bl	8000d40 <HAL_GetTick>
 800158e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001590:	682b      	ldr	r3, [r5, #0]
 8001592:	039f      	lsls	r7, r3, #14
 8001594:	d5a7      	bpl.n	80014e6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001596:	f7ff fbd3 	bl	8000d40 <HAL_GetTick>
 800159a:	1b80      	subs	r0, r0, r6
 800159c:	2864      	cmp	r0, #100	; 0x64
 800159e:	d9f7      	bls.n	8001590 <HAL_RCC_OscConfig+0xbc>
 80015a0:	e7dd      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015a2:	4b7e      	ldr	r3, [pc, #504]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	f012 0f0c 	tst.w	r2, #12
 80015aa:	d007      	beq.n	80015bc <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ac:	689a      	ldr	r2, [r3, #8]
 80015ae:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015b2:	2a08      	cmp	r2, #8
 80015b4:	d111      	bne.n	80015da <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	025e      	lsls	r6, r3, #9
 80015ba:	d40e      	bmi.n	80015da <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015bc:	4b77      	ldr	r3, [pc, #476]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	0795      	lsls	r5, r2, #30
 80015c2:	d502      	bpl.n	80015ca <HAL_RCC_OscConfig+0xf6>
 80015c4:	68e2      	ldr	r2, [r4, #12]
 80015c6:	2a01      	cmp	r2, #1
 80015c8:	d188      	bne.n	80014dc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	6921      	ldr	r1, [r4, #16]
 80015ce:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80015d2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80015d6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d8:	e788      	b.n	80014ec <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015da:	68e2      	ldr	r2, [r4, #12]
 80015dc:	4b70      	ldr	r3, [pc, #448]	; (80017a0 <HAL_RCC_OscConfig+0x2cc>)
 80015de:	b1b2      	cbz	r2, 800160e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80015e0:	2201      	movs	r2, #1
 80015e2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015e4:	f7ff fbac 	bl	8000d40 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e8:	4d6c      	ldr	r5, [pc, #432]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80015ea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ec:	682b      	ldr	r3, [r5, #0]
 80015ee:	0798      	lsls	r0, r3, #30
 80015f0:	d507      	bpl.n	8001602 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f2:	682b      	ldr	r3, [r5, #0]
 80015f4:	6922      	ldr	r2, [r4, #16]
 80015f6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80015fa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80015fe:	602b      	str	r3, [r5, #0]
 8001600:	e774      	b.n	80014ec <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001602:	f7ff fb9d 	bl	8000d40 <HAL_GetTick>
 8001606:	1b80      	subs	r0, r0, r6
 8001608:	2802      	cmp	r0, #2
 800160a:	d9ef      	bls.n	80015ec <HAL_RCC_OscConfig+0x118>
 800160c:	e7a7      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 800160e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001610:	f7ff fb96 	bl	8000d40 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001614:	4d61      	ldr	r5, [pc, #388]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001616:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001618:	682b      	ldr	r3, [r5, #0]
 800161a:	0799      	lsls	r1, r3, #30
 800161c:	f57f af66 	bpl.w	80014ec <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001620:	f7ff fb8e 	bl	8000d40 <HAL_GetTick>
 8001624:	1b80      	subs	r0, r0, r6
 8001626:	2802      	cmp	r0, #2
 8001628:	d9f6      	bls.n	8001618 <HAL_RCC_OscConfig+0x144>
 800162a:	e798      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800162c:	6962      	ldr	r2, [r4, #20]
 800162e:	4b5d      	ldr	r3, [pc, #372]	; (80017a4 <HAL_RCC_OscConfig+0x2d0>)
 8001630:	b17a      	cbz	r2, 8001652 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001632:	2201      	movs	r2, #1
 8001634:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001636:	f7ff fb83 	bl	8000d40 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800163a:	4d58      	ldr	r5, [pc, #352]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800163c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800163e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001640:	079f      	lsls	r7, r3, #30
 8001642:	f53f af57 	bmi.w	80014f4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001646:	f7ff fb7b 	bl	8000d40 <HAL_GetTick>
 800164a:	1b80      	subs	r0, r0, r6
 800164c:	2802      	cmp	r0, #2
 800164e:	d9f6      	bls.n	800163e <HAL_RCC_OscConfig+0x16a>
 8001650:	e785      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8001652:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001654:	f7ff fb74 	bl	8000d40 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001658:	4d50      	ldr	r5, [pc, #320]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800165a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800165c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800165e:	0798      	lsls	r0, r3, #30
 8001660:	f57f af48 	bpl.w	80014f4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001664:	f7ff fb6c 	bl	8000d40 <HAL_GetTick>
 8001668:	1b80      	subs	r0, r0, r6
 800166a:	2802      	cmp	r0, #2
 800166c:	d9f6      	bls.n	800165c <HAL_RCC_OscConfig+0x188>
 800166e:	e776      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001670:	4b4a      	ldr	r3, [pc, #296]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 8001672:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001674:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001678:	d128      	bne.n	80016cc <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800167a:	9201      	str	r2, [sp, #4]
 800167c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800167e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001682:	641a      	str	r2, [r3, #64]	; 0x40
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800168e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001690:	4d45      	ldr	r5, [pc, #276]	; (80017a8 <HAL_RCC_OscConfig+0x2d4>)
 8001692:	682b      	ldr	r3, [r5, #0]
 8001694:	05d9      	lsls	r1, r3, #23
 8001696:	d51b      	bpl.n	80016d0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001698:	68a3      	ldr	r3, [r4, #8]
 800169a:	4d40      	ldr	r5, [pc, #256]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 800169c:	2b01      	cmp	r3, #1
 800169e:	d127      	bne.n	80016f0 <HAL_RCC_OscConfig+0x21c>
 80016a0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80016a8:	f7ff fb4a 	bl	8000d40 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ac:	4d3b      	ldr	r5, [pc, #236]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80016ae:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016b6:	079b      	lsls	r3, r3, #30
 80016b8:	d539      	bpl.n	800172e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80016ba:	2e00      	cmp	r6, #0
 80016bc:	f43f af1e 	beq.w	80014fc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c0:	4a36      	ldr	r2, [pc, #216]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 80016c2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80016c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016c8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ca:	e717      	b.n	80014fc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80016cc:	2600      	movs	r6, #0
 80016ce:	e7df      	b.n	8001690 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016d0:	682b      	ldr	r3, [r5, #0]
 80016d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80016d8:	f7ff fb32 	bl	8000d40 <HAL_GetTick>
 80016dc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016de:	682b      	ldr	r3, [r5, #0]
 80016e0:	05da      	lsls	r2, r3, #23
 80016e2:	d4d9      	bmi.n	8001698 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016e4:	f7ff fb2c 	bl	8000d40 <HAL_GetTick>
 80016e8:	1bc0      	subs	r0, r0, r7
 80016ea:	2802      	cmp	r0, #2
 80016ec:	d9f7      	bls.n	80016de <HAL_RCC_OscConfig+0x20a>
 80016ee:	e736      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f0:	2b05      	cmp	r3, #5
 80016f2:	d104      	bne.n	80016fe <HAL_RCC_OscConfig+0x22a>
 80016f4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016f6:	f043 0304 	orr.w	r3, r3, #4
 80016fa:	672b      	str	r3, [r5, #112]	; 0x70
 80016fc:	e7d0      	b.n	80016a0 <HAL_RCC_OscConfig+0x1cc>
 80016fe:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001700:	f022 0201 	bic.w	r2, r2, #1
 8001704:	672a      	str	r2, [r5, #112]	; 0x70
 8001706:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001708:	f022 0204 	bic.w	r2, r2, #4
 800170c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1ca      	bne.n	80016a8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001712:	f7ff fb15 	bl	8000d40 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001716:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800171a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800171c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800171e:	0798      	lsls	r0, r3, #30
 8001720:	d5cb      	bpl.n	80016ba <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001722:	f7ff fb0d 	bl	8000d40 <HAL_GetTick>
 8001726:	1bc0      	subs	r0, r0, r7
 8001728:	4540      	cmp	r0, r8
 800172a:	d9f7      	bls.n	800171c <HAL_RCC_OscConfig+0x248>
 800172c:	e717      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800172e:	f7ff fb07 	bl	8000d40 <HAL_GetTick>
 8001732:	1bc0      	subs	r0, r0, r7
 8001734:	4540      	cmp	r0, r8
 8001736:	d9bd      	bls.n	80016b4 <HAL_RCC_OscConfig+0x1e0>
 8001738:	e711      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800173a:	4d18      	ldr	r5, [pc, #96]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
 800173c:	68ab      	ldr	r3, [r5, #8]
 800173e:	f003 030c 	and.w	r3, r3, #12
 8001742:	2b08      	cmp	r3, #8
 8001744:	d047      	beq.n	80017d6 <HAL_RCC_OscConfig+0x302>
 8001746:	4e19      	ldr	r6, [pc, #100]	; (80017ac <HAL_RCC_OscConfig+0x2d8>)
 8001748:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800174a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800174c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800174e:	d135      	bne.n	80017bc <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001750:	f7ff faf6 	bl	8000d40 <HAL_GetTick>
 8001754:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001756:	682b      	ldr	r3, [r5, #0]
 8001758:	0199      	lsls	r1, r3, #6
 800175a:	d429      	bmi.n	80017b0 <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800175c:	6a22      	ldr	r2, [r4, #32]
 800175e:	69e3      	ldr	r3, [r4, #28]
 8001760:	4313      	orrs	r3, r2
 8001762:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001764:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001768:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800176a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800176e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001770:	4c0a      	ldr	r4, [pc, #40]	; (800179c <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001772:	0852      	lsrs	r2, r2, #1
 8001774:	3a01      	subs	r2, #1
 8001776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800177a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800177c:	2301      	movs	r3, #1
 800177e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001780:	f7ff fade 	bl	8000d40 <HAL_GetTick>
 8001784:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	019a      	lsls	r2, r3, #6
 800178a:	f53f aebb 	bmi.w	8001504 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800178e:	f7ff fad7 	bl	8000d40 <HAL_GetTick>
 8001792:	1b40      	subs	r0, r0, r5
 8001794:	2802      	cmp	r0, #2
 8001796:	d9f6      	bls.n	8001786 <HAL_RCC_OscConfig+0x2b2>
 8001798:	e6e1      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800
 80017a0:	42470000 	.word	0x42470000
 80017a4:	42470e80 	.word	0x42470e80
 80017a8:	40007000 	.word	0x40007000
 80017ac:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b0:	f7ff fac6 	bl	8000d40 <HAL_GetTick>
 80017b4:	1bc0      	subs	r0, r0, r7
 80017b6:	2802      	cmp	r0, #2
 80017b8:	d9cd      	bls.n	8001756 <HAL_RCC_OscConfig+0x282>
 80017ba:	e6d0      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 80017bc:	f7ff fac0 	bl	8000d40 <HAL_GetTick>
 80017c0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c2:	682b      	ldr	r3, [r5, #0]
 80017c4:	019b      	lsls	r3, r3, #6
 80017c6:	f57f ae9d 	bpl.w	8001504 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ca:	f7ff fab9 	bl	8000d40 <HAL_GetTick>
 80017ce:	1b00      	subs	r0, r0, r4
 80017d0:	2802      	cmp	r0, #2
 80017d2:	d9f6      	bls.n	80017c2 <HAL_RCC_OscConfig+0x2ee>
 80017d4:	e6c3      	b.n	800155e <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017d6:	2801      	cmp	r0, #1
 80017d8:	f43f aec2 	beq.w	8001560 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 80017dc:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017de:	69e3      	ldr	r3, [r4, #28]
 80017e0:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80017e4:	429a      	cmp	r2, r3
 80017e6:	f47f ae79 	bne.w	80014dc <HAL_RCC_OscConfig+0x8>
 80017ea:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017ec:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017f0:	4293      	cmp	r3, r2
 80017f2:	f47f ae73 	bne.w	80014dc <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80017f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017fc:	4003      	ands	r3, r0
 80017fe:	4293      	cmp	r3, r2
 8001800:	f47f ae6c 	bne.w	80014dc <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001804:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001806:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800180a:	4293      	cmp	r3, r2
 800180c:	f47f ae66 	bne.w	80014dc <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001810:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001812:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8001816:	1ac0      	subs	r0, r0, r3
 8001818:	bf18      	it	ne
 800181a:	2001      	movne	r0, #1
 800181c:	e6a0      	b.n	8001560 <HAL_RCC_OscConfig+0x8c>
 800181e:	bf00      	nop

08001820 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001820:	4913      	ldr	r1, [pc, #76]	; (8001870 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001822:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001824:	688b      	ldr	r3, [r1, #8]
 8001826:	f003 030c 	and.w	r3, r3, #12
 800182a:	2b04      	cmp	r3, #4
 800182c:	d003      	beq.n	8001836 <HAL_RCC_GetSysClockFreq+0x16>
 800182e:	2b08      	cmp	r3, #8
 8001830:	d003      	beq.n	800183a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001832:	4810      	ldr	r0, [pc, #64]	; (8001874 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001834:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001836:	4810      	ldr	r0, [pc, #64]	; (8001878 <HAL_RCC_GetSysClockFreq+0x58>)
 8001838:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800183a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800183e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001840:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001844:	bf14      	ite	ne
 8001846:	480c      	ldrne	r0, [pc, #48]	; (8001878 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001848:	480a      	ldreq	r0, [pc, #40]	; (8001874 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800184a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800184e:	bf18      	it	ne
 8001850:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001852:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001856:	fba1 0100 	umull	r0, r1, r1, r0
 800185a:	f7ff f89f 	bl	800099c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800185e:	4b04      	ldr	r3, [pc, #16]	; (8001870 <HAL_RCC_GetSysClockFreq+0x50>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001866:	3301      	adds	r3, #1
 8001868:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800186a:	fbb0 f0f3 	udiv	r0, r0, r3
 800186e:	bd08      	pop	{r3, pc}
 8001870:	40023800 	.word	0x40023800
 8001874:	00f42400 	.word	0x00f42400
 8001878:	007a1200 	.word	0x007a1200

0800187c <HAL_RCC_ClockConfig>:
{
 800187c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001880:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001882:	4604      	mov	r4, r0
 8001884:	b910      	cbnz	r0, 800188c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001886:	2001      	movs	r0, #1
 8001888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800188c:	4b44      	ldr	r3, [pc, #272]	; (80019a0 <HAL_RCC_ClockConfig+0x124>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	f002 020f 	and.w	r2, r2, #15
 8001894:	428a      	cmp	r2, r1
 8001896:	d329      	bcc.n	80018ec <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001898:	6821      	ldr	r1, [r4, #0]
 800189a:	078f      	lsls	r7, r1, #30
 800189c:	d42e      	bmi.n	80018fc <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800189e:	07c8      	lsls	r0, r1, #31
 80018a0:	d441      	bmi.n	8001926 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018a2:	4b3f      	ldr	r3, [pc, #252]	; (80019a0 <HAL_RCC_ClockConfig+0x124>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	f002 020f 	and.w	r2, r2, #15
 80018aa:	4295      	cmp	r5, r2
 80018ac:	d367      	bcc.n	800197e <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ae:	6822      	ldr	r2, [r4, #0]
 80018b0:	0751      	lsls	r1, r2, #29
 80018b2:	d46d      	bmi.n	8001990 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b4:	0713      	lsls	r3, r2, #28
 80018b6:	d507      	bpl.n	80018c8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018b8:	4a3a      	ldr	r2, [pc, #232]	; (80019a4 <HAL_RCC_ClockConfig+0x128>)
 80018ba:	6921      	ldr	r1, [r4, #16]
 80018bc:	6893      	ldr	r3, [r2, #8]
 80018be:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80018c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018c6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018c8:	f7ff ffaa 	bl	8001820 <HAL_RCC_GetSysClockFreq>
 80018cc:	4b35      	ldr	r3, [pc, #212]	; (80019a4 <HAL_RCC_ClockConfig+0x128>)
 80018ce:	4a36      	ldr	r2, [pc, #216]	; (80019a8 <HAL_RCC_ClockConfig+0x12c>)
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018d6:	5cd3      	ldrb	r3, [r2, r3]
 80018d8:	40d8      	lsrs	r0, r3
 80018da:	4b34      	ldr	r3, [pc, #208]	; (80019ac <HAL_RCC_ClockConfig+0x130>)
 80018dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80018de:	4b34      	ldr	r3, [pc, #208]	; (80019b0 <HAL_RCC_ClockConfig+0x134>)
 80018e0:	6818      	ldr	r0, [r3, #0]
 80018e2:	f7ff f9e3 	bl	8000cac <HAL_InitTick>
  return HAL_OK;
 80018e6:	2000      	movs	r0, #0
 80018e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ec:	b2ca      	uxtb	r2, r1
 80018ee:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	4299      	cmp	r1, r3
 80018f8:	d1c5      	bne.n	8001886 <HAL_RCC_ClockConfig+0xa>
 80018fa:	e7cd      	b.n	8001898 <HAL_RCC_ClockConfig+0x1c>
 80018fc:	4b29      	ldr	r3, [pc, #164]	; (80019a4 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018fe:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001902:	bf1e      	ittt	ne
 8001904:	689a      	ldrne	r2, [r3, #8]
 8001906:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 800190a:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800190c:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800190e:	bf42      	ittt	mi
 8001910:	689a      	ldrmi	r2, [r3, #8]
 8001912:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001916:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	68a0      	ldr	r0, [r4, #8]
 800191c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001920:	4302      	orrs	r2, r0
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	e7bb      	b.n	800189e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001926:	6862      	ldr	r2, [r4, #4]
 8001928:	4b1e      	ldr	r3, [pc, #120]	; (80019a4 <HAL_RCC_ClockConfig+0x128>)
 800192a:	2a01      	cmp	r2, #1
 800192c:	d11d      	bne.n	800196a <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001934:	d0a7      	beq.n	8001886 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001936:	4e1b      	ldr	r6, [pc, #108]	; (80019a4 <HAL_RCC_ClockConfig+0x128>)
 8001938:	68b3      	ldr	r3, [r6, #8]
 800193a:	f023 0303 	bic.w	r3, r3, #3
 800193e:	4313      	orrs	r3, r2
 8001940:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001942:	f7ff f9fd 	bl	8000d40 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001946:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800194a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194c:	68b3      	ldr	r3, [r6, #8]
 800194e:	6862      	ldr	r2, [r4, #4]
 8001950:	f003 030c 	and.w	r3, r3, #12
 8001954:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001958:	d0a3      	beq.n	80018a2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195a:	f7ff f9f1 	bl	8000d40 <HAL_GetTick>
 800195e:	1bc0      	subs	r0, r0, r7
 8001960:	4540      	cmp	r0, r8
 8001962:	d9f3      	bls.n	800194c <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001964:	2003      	movs	r0, #3
}
 8001966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196a:	1e91      	subs	r1, r2, #2
 800196c:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800196e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001970:	d802      	bhi.n	8001978 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001972:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001976:	e7dd      	b.n	8001934 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001978:	f013 0f02 	tst.w	r3, #2
 800197c:	e7da      	b.n	8001934 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197e:	b2ea      	uxtb	r2, r5
 8001980:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 030f 	and.w	r3, r3, #15
 8001988:	429d      	cmp	r5, r3
 800198a:	f47f af7c 	bne.w	8001886 <HAL_RCC_ClockConfig+0xa>
 800198e:	e78e      	b.n	80018ae <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001990:	4904      	ldr	r1, [pc, #16]	; (80019a4 <HAL_RCC_ClockConfig+0x128>)
 8001992:	68e0      	ldr	r0, [r4, #12]
 8001994:	688b      	ldr	r3, [r1, #8]
 8001996:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800199a:	4303      	orrs	r3, r0
 800199c:	608b      	str	r3, [r1, #8]
 800199e:	e789      	b.n	80018b4 <HAL_RCC_ClockConfig+0x38>
 80019a0:	40023c00 	.word	0x40023c00
 80019a4:	40023800 	.word	0x40023800
 80019a8:	08002914 	.word	0x08002914
 80019ac:	20000008 	.word	0x20000008
 80019b0:	20000004 	.word	0x20000004

080019b4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80019b4:	6803      	ldr	r3, [r0, #0]
 80019b6:	f013 0f05 	tst.w	r3, #5
{
 80019ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80019bc:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80019be:	d105      	bne.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019c0:	6828      	ldr	r0, [r5, #0]
 80019c2:	f010 0002 	ands.w	r0, r0, #2
 80019c6:	d128      	bne.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 80019c8:	b003      	add	sp, #12
 80019ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 80019cc:	4c41      	ldr	r4, [pc, #260]	; (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80019ce:	4e42      	ldr	r6, [pc, #264]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80019d4:	f7ff f9b4 	bl	8000d40 <HAL_GetTick>
 80019d8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80019da:	6833      	ldr	r3, [r6, #0]
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	d415      	bmi.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80019e0:	68ab      	ldr	r3, [r5, #8]
 80019e2:	686a      	ldr	r2, [r5, #4]
 80019e4:	071b      	lsls	r3, r3, #28
 80019e6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80019ea:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80019ee:	2301      	movs	r3, #1
 80019f0:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80019f2:	f7ff f9a5 	bl	8000d40 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80019f6:	4c38      	ldr	r4, [pc, #224]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 80019f8:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80019fa:	6823      	ldr	r3, [r4, #0]
 80019fc:	0118      	lsls	r0, r3, #4
 80019fe:	d4df      	bmi.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a00:	f7ff f99e 	bl	8000d40 <HAL_GetTick>
 8001a04:	1b80      	subs	r0, r0, r6
 8001a06:	2802      	cmp	r0, #2
 8001a08:	d9f7      	bls.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x46>
 8001a0a:	e004      	b.n	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a0c:	f7ff f998 	bl	8000d40 <HAL_GetTick>
 8001a10:	1bc0      	subs	r0, r0, r7
 8001a12:	2802      	cmp	r0, #2
 8001a14:	d9e1      	bls.n	80019da <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 8001a16:	2003      	movs	r0, #3
 8001a18:	e7d6      	b.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	4b2e      	ldr	r3, [pc, #184]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8001a20:	4c2e      	ldr	r4, [pc, #184]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a24:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a28:	641a      	str	r2, [r3, #64]	; 0x40
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a30:	9301      	str	r3, [sp, #4]
 8001a32:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a3a:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001a3c:	f7ff f980 	bl	8000d40 <HAL_GetTick>
 8001a40:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001a42:	6823      	ldr	r3, [r4, #0]
 8001a44:	05d9      	lsls	r1, r3, #23
 8001a46:	d51b      	bpl.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a48:	4c23      	ldr	r4, [pc, #140]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001a4a:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a4c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001a50:	d11c      	bne.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a52:	68eb      	ldr	r3, [r5, #12]
 8001a54:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001a58:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001a5c:	4a1e      	ldr	r2, [pc, #120]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001a5e:	d134      	bne.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8001a60:	6891      	ldr	r1, [r2, #8]
 8001a62:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001a66:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001a6a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001a6e:	4301      	orrs	r1, r0
 8001a70:	6091      	str	r1, [r2, #8]
 8001a72:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	e7a3      	b.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001a80:	f7ff f95e 	bl	8000d40 <HAL_GetTick>
 8001a84:	1b80      	subs	r0, r0, r6
 8001a86:	2802      	cmp	r0, #2
 8001a88:	d9db      	bls.n	8001a42 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8001a8a:	e7c4      	b.n	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a8c:	68ea      	ldr	r2, [r5, #12]
 8001a8e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d0dd      	beq.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a96:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a98:	4a11      	ldr	r2, [pc, #68]	; (8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001aa6:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001aa8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001aaa:	07da      	lsls	r2, r3, #31
 8001aac:	d5d1      	bpl.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 8001aae:	f7ff f947 	bl	8000d40 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ab2:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001ab6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001aba:	079b      	lsls	r3, r3, #30
 8001abc:	d4c9      	bmi.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7ff f93f 	bl	8000d40 <HAL_GetTick>
 8001ac2:	1b80      	subs	r0, r0, r6
 8001ac4:	42b8      	cmp	r0, r7
 8001ac6:	d9f7      	bls.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001ac8:	e7a5      	b.n	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001aca:	6891      	ldr	r1, [r2, #8]
 8001acc:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001ad0:	e7ce      	b.n	8001a70 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 8001ad2:	bf00      	nop
 8001ad4:	42470068 	.word	0x42470068
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40007000 	.word	0x40007000
 8001ae0:	42470e40 	.word	0x42470e40

08001ae4 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8001ae4:	2801      	cmp	r0, #1
 8001ae6:	d120      	bne.n	8001b2a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
 8001aea:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8001aec:	f412 0200 	ands.w	r2, r2, #8388608	; 0x800000
 8001af0:	d004      	beq.n	8001afc <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 8001af2:	2a01      	cmp	r2, #1
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8001af4:	480f      	ldr	r0, [pc, #60]	; (8001b34 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8001af6:	bf18      	it	ne
 8001af8:	2000      	movne	r0, #0
 8001afa:	4770      	bx	lr
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001afc:	685a      	ldr	r2, [r3, #4]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8001afe:	490c      	ldr	r1, [pc, #48]	; (8001b30 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001b00:	6858      	ldr	r0, [r3, #4]
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001b02:	0253      	lsls	r3, r2, #9
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8001b04:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001b08:	bf4c      	ite	mi
 8001b0a:	4b0b      	ldrmi	r3, [pc, #44]	; (8001b38 <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001b0c:	4b0b      	ldrpl	r3, [pc, #44]	; (8001b3c <HAL_RCCEx_GetPeriphCLKFreq+0x58>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001b0e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001b12:	fbb3 f3f0 	udiv	r3, r3, r0
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8001b16:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8001b1a:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8001b1e:	4353      	muls	r3, r2
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8001b20:	f3c0 7002 	ubfx	r0, r0, #28, #3
 8001b24:	fbb3 f0f0 	udiv	r0, r3, r0
          break;
 8001b28:	4770      	bx	lr
  uint32_t frequency = 0U;
 8001b2a:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800
 8001b34:	00bb8000 	.word	0x00bb8000
 8001b38:	007a1200 	.word	0x007a1200
 8001b3c:	00f42400 	.word	0x00f42400

08001b40 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b42:	4604      	mov	r4, r0
 8001b44:	460e      	mov	r6, r1
 8001b46:	4615      	mov	r5, r2
 8001b48:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b4a:	6821      	ldr	r1, [r4, #0]
 8001b4c:	688a      	ldr	r2, [r1, #8]
 8001b4e:	ea36 0302 	bics.w	r3, r6, r2
 8001b52:	d001      	beq.n	8001b58 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001b54:	2000      	movs	r0, #0
}
 8001b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001b58:	1c6b      	adds	r3, r5, #1
 8001b5a:	d0f7      	beq.n	8001b4c <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001b5c:	f7ff f8f0 	bl	8000d40 <HAL_GetTick>
 8001b60:	1bc0      	subs	r0, r0, r7
 8001b62:	4285      	cmp	r5, r0
 8001b64:	d8f1      	bhi.n	8001b4a <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001b6e:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b70:	6862      	ldr	r2, [r4, #4]
 8001b72:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001b76:	d10a      	bne.n	8001b8e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
 8001b78:	68a2      	ldr	r2, [r4, #8]
 8001b7a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001b7e:	d002      	beq.n	8001b86 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001b80:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001b84:	d103      	bne.n	8001b8e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b8c:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b8e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001b90:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001b94:	d107      	bne.n	8001ba6 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x66>
          SPI_RESET_CRC(hspi);
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ba4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001bac:	2300      	movs	r3, #0
 8001bae:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001bb2:	2003      	movs	r0, #3
 8001bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001bb6 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001bb6:	b538      	push	{r3, r4, r5, lr}
 8001bb8:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bba:	6842      	ldr	r2, [r0, #4]
 8001bbc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8001bc0:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bc2:	d11f      	bne.n	8001c04 <SPI_EndRxTransaction+0x4e>
 8001bc4:	6882      	ldr	r2, [r0, #8]
 8001bc6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001bca:	d002      	beq.n	8001bd2 <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001bcc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001bd0:	d107      	bne.n	8001be2 <SPI_EndRxTransaction+0x2c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001bd2:	6825      	ldr	r5, [r4, #0]
 8001bd4:	6828      	ldr	r0, [r5, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001bd6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8001bda:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8001bde:	6028      	str	r0, [r5, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001be0:	d007      	beq.n	8001bf2 <SPI_EndRxTransaction+0x3c>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001be2:	460a      	mov	r2, r1
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	4620      	mov	r0, r4
 8001be8:	f7ff ffaa 	bl	8001b40 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001bec:	b920      	cbnz	r0, 8001bf8 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001bee:	2000      	movs	r0, #0
 8001bf0:	bd38      	pop	{r3, r4, r5, pc}
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001bf2:	460a      	mov	r2, r1
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	e7f6      	b.n	8001be6 <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001bf8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bfa:	f043 0320 	orr.w	r3, r3, #32
 8001bfe:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001c00:	2003      	movs	r0, #3
 8001c02:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001c04:	460a      	mov	r2, r1
 8001c06:	2101      	movs	r1, #1
 8001c08:	e7ee      	b.n	8001be8 <SPI_EndRxTransaction+0x32>
	...

08001c0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001c0c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001c0e:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c10:	4a13      	ldr	r2, [pc, #76]	; (8001c60 <SPI_EndRxTxTransaction+0x54>)
 8001c12:	4e14      	ldr	r6, [pc, #80]	; (8001c64 <SPI_EndRxTxTransaction+0x58>)
 8001c14:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c16:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c18:	fbb5 f6f6 	udiv	r6, r5, r6
 8001c1c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001c20:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c22:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8001c26:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c28:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c2a:	d10d      	bne.n	8001c48 <SPI_EndRxTxTransaction+0x3c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001c2c:	460a      	mov	r2, r1
 8001c2e:	2180      	movs	r1, #128	; 0x80
 8001c30:	f7ff ff86 	bl	8001b40 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001c34:	b910      	cbnz	r0, 8001c3c <SPI_EndRxTxTransaction+0x30>
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
 8001c36:	2000      	movs	r0, #0
}
 8001c38:	b002      	add	sp, #8
 8001c3a:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001c3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001c3e:	f043 0320 	orr.w	r3, r3, #32
 8001c42:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001c44:	2003      	movs	r0, #3
 8001c46:	e7f7      	b.n	8001c38 <SPI_EndRxTxTransaction+0x2c>
      if (count == 0U)
 8001c48:	9b01      	ldr	r3, [sp, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0f3      	beq.n	8001c36 <SPI_EndRxTxTransaction+0x2a>
      count--;
 8001c4e:	9b01      	ldr	r3, [sp, #4]
 8001c50:	3b01      	subs	r3, #1
 8001c52:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001c54:	6823      	ldr	r3, [r4, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	061b      	lsls	r3, r3, #24
 8001c5a:	d4f5      	bmi.n	8001c48 <SPI_EndRxTxTransaction+0x3c>
 8001c5c:	e7eb      	b.n	8001c36 <SPI_EndRxTxTransaction+0x2a>
 8001c5e:	bf00      	nop
 8001c60:	20000008 	.word	0x20000008
 8001c64:	016e3600 	.word	0x016e3600

08001c68 <HAL_SPI_Init>:
{
 8001c68:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	2800      	cmp	r0, #0
 8001c6e:	d036      	beq.n	8001cde <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c74:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001c78:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c7c:	b91b      	cbnz	r3, 8001c86 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001c7e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001c82:	f000 fd81 	bl	8002788 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8001c86:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001c88:	68a0      	ldr	r0, [r4, #8]
 8001c8a:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001c92:	680b      	ldr	r3, [r1, #0]
 8001c94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c98:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001c9a:	6863      	ldr	r3, [r4, #4]
 8001c9c:	4303      	orrs	r3, r0
 8001c9e:	68e0      	ldr	r0, [r4, #12]
 8001ca0:	4303      	orrs	r3, r0
 8001ca2:	6920      	ldr	r0, [r4, #16]
 8001ca4:	4303      	orrs	r3, r0
 8001ca6:	6960      	ldr	r0, [r4, #20]
 8001ca8:	4303      	orrs	r3, r0
 8001caa:	69e0      	ldr	r0, [r4, #28]
 8001cac:	4303      	orrs	r3, r0
 8001cae:	6a20      	ldr	r0, [r4, #32]
 8001cb0:	4303      	orrs	r3, r0
 8001cb2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001cb4:	4303      	orrs	r3, r0
 8001cb6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001cba:	4303      	orrs	r3, r0
 8001cbc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001cbe:	0c12      	lsrs	r2, r2, #16
 8001cc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cc2:	f002 0204 	and.w	r2, r2, #4
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001cca:	69cb      	ldr	r3, [r1, #28]
 8001ccc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001cd0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cd2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001cd4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cd6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001cd8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8001cdc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cde:	2001      	movs	r0, #1
}
 8001ce0:	bd10      	pop	{r4, pc}

08001ce2 <HAL_SPI_Transmit>:
{
 8001ce2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001ce6:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001ce8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8001cec:	2b01      	cmp	r3, #1
{
 8001cee:	4604      	mov	r4, r0
 8001cf0:	460d      	mov	r5, r1
 8001cf2:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001cf4:	f000 809b 	beq.w	8001e2e <HAL_SPI_Transmit+0x14c>
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001cfe:	f7ff f81f 	bl	8000d40 <HAL_GetTick>
 8001d02:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001d04:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001d08:	b2c0      	uxtb	r0, r0
 8001d0a:	2801      	cmp	r0, #1
 8001d0c:	f040 808d 	bne.w	8001e2a <HAL_SPI_Transmit+0x148>
  if ((pData == NULL) || (Size == 0U))
 8001d10:	2d00      	cmp	r5, #0
 8001d12:	d05d      	beq.n	8001dd0 <HAL_SPI_Transmit+0xee>
 8001d14:	f1b8 0f00 	cmp.w	r8, #0
 8001d18:	d05a      	beq.n	8001dd0 <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d20:	2000      	movs	r0, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d22:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d24:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001d26:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001d28:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001d2c:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001d2e:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001d30:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001d32:	6420      	str	r0, [r4, #64]	; 0x40
 8001d34:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001d36:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001d3c:	bf08      	it	eq
 8001d3e:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8001d40:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001d44:	bf04      	itt	eq
 8001d46:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8001d4a:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d4c:	6803      	ldr	r3, [r0, #0]
 8001d4e:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8001d50:	bf5e      	ittt	pl
 8001d52:	6803      	ldrpl	r3, [r0, #0]
 8001d54:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8001d58:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d5a:	68e3      	ldr	r3, [r4, #12]
 8001d5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d60:	6863      	ldr	r3, [r4, #4]
 8001d62:	d13e      	bne.n	8001de2 <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d64:	b113      	cbz	r3, 8001d6c <HAL_SPI_Transmit+0x8a>
 8001d66:	f1b8 0f01 	cmp.w	r8, #1
 8001d6a:	d107      	bne.n	8001d7c <HAL_SPI_Transmit+0x9a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d6c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001d70:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d72:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001d74:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d76:	3b01      	subs	r3, #1
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001d7c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	b9a3      	cbnz	r3, 8001dac <HAL_SPI_Transmit+0xca>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d82:	463a      	mov	r2, r7
 8001d84:	4631      	mov	r1, r6
 8001d86:	4620      	mov	r0, r4
 8001d88:	f7ff ff40 	bl	8001c0c <SPI_EndRxTxTransaction>
 8001d8c:	2800      	cmp	r0, #0
 8001d8e:	d149      	bne.n	8001e24 <HAL_SPI_Transmit+0x142>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d90:	68a3      	ldr	r3, [r4, #8]
 8001d92:	b933      	cbnz	r3, 8001da2 <HAL_SPI_Transmit+0xc0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d94:	9301      	str	r3, [sp, #4]
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	9201      	str	r2, [sp, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001da2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001da4:	3000      	adds	r0, #0
 8001da6:	bf18      	it	ne
 8001da8:	2001      	movne	r0, #1
 8001daa:	e011      	b.n	8001dd0 <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001dac:	6822      	ldr	r2, [r4, #0]
 8001dae:	6893      	ldr	r3, [r2, #8]
 8001db0:	0798      	lsls	r0, r3, #30
 8001db2:	d505      	bpl.n	8001dc0 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001db4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001db6:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001dba:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dbc:	6323      	str	r3, [r4, #48]	; 0x30
 8001dbe:	e7d9      	b.n	8001d74 <HAL_SPI_Transmit+0x92>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001dc0:	f7fe ffbe 	bl	8000d40 <HAL_GetTick>
 8001dc4:	1bc0      	subs	r0, r0, r7
 8001dc6:	42b0      	cmp	r0, r6
 8001dc8:	d3d8      	bcc.n	8001d7c <HAL_SPI_Transmit+0x9a>
 8001dca:	1c71      	adds	r1, r6, #1
 8001dcc:	d0d6      	beq.n	8001d7c <HAL_SPI_Transmit+0x9a>
          errorcode = HAL_TIMEOUT;
 8001dce:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001ddc:	b002      	add	sp, #8
 8001dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001de2:	b113      	cbz	r3, 8001dea <HAL_SPI_Transmit+0x108>
 8001de4:	f1b8 0f01 	cmp.w	r8, #1
 8001de8:	d108      	bne.n	8001dfc <HAL_SPI_Transmit+0x11a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001dea:	782b      	ldrb	r3, [r5, #0]
 8001dec:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001dee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001df0:	3301      	adds	r3, #1
 8001df2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001df4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001df6:	3b01      	subs	r3, #1
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001dfc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d0be      	beq.n	8001d82 <HAL_SPI_Transmit+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e04:	6823      	ldr	r3, [r4, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	0792      	lsls	r2, r2, #30
 8001e0a:	d503      	bpl.n	8001e14 <HAL_SPI_Transmit+0x132>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e0c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001e0e:	7812      	ldrb	r2, [r2, #0]
 8001e10:	731a      	strb	r2, [r3, #12]
 8001e12:	e7ec      	b.n	8001dee <HAL_SPI_Transmit+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e14:	f7fe ff94 	bl	8000d40 <HAL_GetTick>
 8001e18:	1bc0      	subs	r0, r0, r7
 8001e1a:	4286      	cmp	r6, r0
 8001e1c:	d8ee      	bhi.n	8001dfc <HAL_SPI_Transmit+0x11a>
 8001e1e:	1c73      	adds	r3, r6, #1
 8001e20:	d0ec      	beq.n	8001dfc <HAL_SPI_Transmit+0x11a>
 8001e22:	e7d4      	b.n	8001dce <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e24:	2320      	movs	r3, #32
 8001e26:	6563      	str	r3, [r4, #84]	; 0x54
 8001e28:	e7b2      	b.n	8001d90 <HAL_SPI_Transmit+0xae>
    errorcode = HAL_BUSY;
 8001e2a:	2002      	movs	r0, #2
 8001e2c:	e7d0      	b.n	8001dd0 <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 8001e2e:	2002      	movs	r0, #2
 8001e30:	e7d4      	b.n	8001ddc <HAL_SPI_Transmit+0xfa>

08001e32 <HAL_SPI_TransmitReceive>:
{
 8001e32:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001e36:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001e38:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001e3c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8001e3e:	2b01      	cmp	r3, #1
{
 8001e40:	4604      	mov	r4, r0
 8001e42:	460d      	mov	r5, r1
 8001e44:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8001e46:	f000 80e2 	beq.w	800200e <HAL_SPI_TransmitReceive+0x1dc>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001e50:	f7fe ff76 	bl	8000d40 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001e54:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8001e58:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001e5a:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e5c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8001e5e:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e60:	d00a      	beq.n	8001e78 <HAL_SPI_TransmitReceive+0x46>
 8001e62:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001e66:	f040 80d0 	bne.w	800200a <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001e6a:	68a0      	ldr	r0, [r4, #8]
 8001e6c:	2800      	cmp	r0, #0
 8001e6e:	f040 80cc 	bne.w	800200a <HAL_SPI_TransmitReceive+0x1d8>
 8001e72:	2b04      	cmp	r3, #4
 8001e74:	f040 80c9 	bne.w	800200a <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e78:	2d00      	cmp	r5, #0
 8001e7a:	f000 80c4 	beq.w	8002006 <HAL_SPI_TransmitReceive+0x1d4>
 8001e7e:	f1b9 0f00 	cmp.w	r9, #0
 8001e82:	f000 80c0 	beq.w	8002006 <HAL_SPI_TransmitReceive+0x1d4>
 8001e86:	2e00      	cmp	r6, #0
 8001e88:	f000 80bd 	beq.w	8002006 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e8c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001e90:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e94:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e96:	bf1c      	itt	ne
 8001e98:	2305      	movne	r3, #5
 8001e9a:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001ea2:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001ea4:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ea6:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001ea8:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001eaa:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001eac:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001eae:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001eb0:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001eb2:	bf58      	it	pl
 8001eb4:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001eb6:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001eb8:	bf58      	it	pl
 8001eba:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001ebe:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001ec0:	bf58      	it	pl
 8001ec2:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ec4:	68e2      	ldr	r2, [r4, #12]
 8001ec6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001eca:	d158      	bne.n	8001f7e <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ecc:	b109      	cbz	r1, 8001ed2 <HAL_SPI_TransmitReceive+0xa0>
 8001ece:	2e01      	cmp	r6, #1
 8001ed0:	d107      	bne.n	8001ee2 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ed2:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001ed6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001ed8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001eda:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001edc:	3b01      	subs	r3, #1
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001ee2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ee4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	b9ab      	cbnz	r3, 8001f16 <HAL_SPI_TransmitReceive+0xe4>
 8001eea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	b993      	cbnz	r3, 8001f16 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ef0:	4642      	mov	r2, r8
 8001ef2:	4639      	mov	r1, r7
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	f7ff fe89 	bl	8001c0c <SPI_EndRxTxTransaction>
 8001efa:	2800      	cmp	r0, #0
 8001efc:	f040 8081 	bne.w	8002002 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f00:	68a3      	ldr	r3, [r4, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d132      	bne.n	8001f6c <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f06:	6823      	ldr	r3, [r4, #0]
 8001f08:	9001      	str	r0, [sp, #4]
 8001f0a:	68da      	ldr	r2, [r3, #12]
 8001f0c:	9201      	str	r2, [sp, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	9b01      	ldr	r3, [sp, #4]
 8001f14:	e02a      	b.n	8001f6c <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f16:	6822      	ldr	r2, [r4, #0]
 8001f18:	6893      	ldr	r3, [r2, #8]
 8001f1a:	0799      	lsls	r1, r3, #30
 8001f1c:	d50d      	bpl.n	8001f3a <HAL_SPI_TransmitReceive+0x108>
 8001f1e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	b153      	cbz	r3, 8001f3a <HAL_SPI_TransmitReceive+0x108>
 8001f24:	b14d      	cbz	r5, 8001f3a <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f28:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001f2c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f2e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001f30:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f32:	3b01      	subs	r3, #1
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001f38:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f3a:	6893      	ldr	r3, [r2, #8]
 8001f3c:	07db      	lsls	r3, r3, #31
 8001f3e:	d50c      	bpl.n	8001f5a <HAL_SPI_TransmitReceive+0x128>
 8001f40:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	b14b      	cbz	r3, 8001f5a <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f48:	68d2      	ldr	r2, [r2, #12]
 8001f4a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f4e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001f50:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001f58:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001f5a:	f7fe fef1 	bl	8000d40 <HAL_GetTick>
 8001f5e:	eba0 0008 	sub.w	r0, r0, r8
 8001f62:	4287      	cmp	r7, r0
 8001f64:	d8be      	bhi.n	8001ee4 <HAL_SPI_TransmitReceive+0xb2>
 8001f66:	1c7e      	adds	r6, r7, #1
 8001f68:	d0bc      	beq.n	8001ee4 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001f6a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001f72:	2300      	movs	r3, #0
 8001f74:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001f78:	b003      	add	sp, #12
 8001f7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f7e:	b109      	cbz	r1, 8001f84 <HAL_SPI_TransmitReceive+0x152>
 8001f80:	2e01      	cmp	r6, #1
 8001f82:	d108      	bne.n	8001f96 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f84:	782a      	ldrb	r2, [r5, #0]
 8001f86:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f88:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001f8e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f90:	3b01      	subs	r3, #1
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001f96:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f98:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	b91b      	cbnz	r3, 8001fa6 <HAL_SPI_TransmitReceive+0x174>
 8001f9e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0a4      	beq.n	8001ef0 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001fa6:	6822      	ldr	r2, [r4, #0]
 8001fa8:	6893      	ldr	r3, [r2, #8]
 8001faa:	0798      	lsls	r0, r3, #30
 8001fac:	d50e      	bpl.n	8001fcc <HAL_SPI_TransmitReceive+0x19a>
 8001fae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	b15b      	cbz	r3, 8001fcc <HAL_SPI_TransmitReceive+0x19a>
 8001fb4:	b155      	cbz	r5, 8001fcc <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001fb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001fbc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001fc2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001fca:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001fcc:	6822      	ldr	r2, [r4, #0]
 8001fce:	6893      	ldr	r3, [r2, #8]
 8001fd0:	07d9      	lsls	r1, r3, #31
 8001fd2:	d50d      	bpl.n	8001ff0 <HAL_SPI_TransmitReceive+0x1be>
 8001fd4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	b153      	cbz	r3, 8001ff0 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001fda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fdc:	68d2      	ldr	r2, [r2, #12]
 8001fde:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001fe0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001fe6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001fee:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001ff0:	f7fe fea6 	bl	8000d40 <HAL_GetTick>
 8001ff4:	eba0 0008 	sub.w	r0, r0, r8
 8001ff8:	4287      	cmp	r7, r0
 8001ffa:	d8cd      	bhi.n	8001f98 <HAL_SPI_TransmitReceive+0x166>
 8001ffc:	1c7b      	adds	r3, r7, #1
 8001ffe:	d0cb      	beq.n	8001f98 <HAL_SPI_TransmitReceive+0x166>
 8002000:	e7b3      	b.n	8001f6a <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002002:	2320      	movs	r3, #32
 8002004:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002006:	2001      	movs	r0, #1
 8002008:	e7b0      	b.n	8001f6c <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 800200a:	2002      	movs	r0, #2
 800200c:	e7ae      	b.n	8001f6c <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 800200e:	2002      	movs	r0, #2
 8002010:	e7b2      	b.n	8001f78 <HAL_SPI_TransmitReceive+0x146>

08002012 <HAL_SPI_Receive>:
{
 8002012:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002016:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002018:	6843      	ldr	r3, [r0, #4]
 800201a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 800201e:	4604      	mov	r4, r0
 8002020:	4688      	mov	r8, r1
 8002022:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002024:	d10c      	bne.n	8002040 <HAL_SPI_Receive+0x2e>
 8002026:	6883      	ldr	r3, [r0, #8]
 8002028:	b953      	cbnz	r3, 8002040 <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800202a:	2304      	movs	r3, #4
 800202c:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002030:	4613      	mov	r3, r2
 8002032:	9500      	str	r5, [sp, #0]
 8002034:	460a      	mov	r2, r1
 8002036:	f7ff fefc 	bl	8001e32 <HAL_SPI_TransmitReceive>
}
 800203a:	b002      	add	sp, #8
 800203c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8002040:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002044:	2b01      	cmp	r3, #1
 8002046:	d079      	beq.n	800213c <HAL_SPI_Receive+0x12a>
 8002048:	2301      	movs	r3, #1
 800204a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800204e:	f7fe fe77 	bl	8000d40 <HAL_GetTick>
 8002052:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002054:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002058:	b2c0      	uxtb	r0, r0
 800205a:	2801      	cmp	r0, #1
 800205c:	d16c      	bne.n	8002138 <HAL_SPI_Receive+0x126>
  if ((pData == NULL) || (Size == 0U))
 800205e:	f1b8 0f00 	cmp.w	r8, #0
 8002062:	d057      	beq.n	8002114 <HAL_SPI_Receive+0x102>
 8002064:	2f00      	cmp	r7, #0
 8002066:	d055      	beq.n	8002114 <HAL_SPI_Receive+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002068:	2304      	movs	r3, #4
 800206a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800206e:	2300      	movs	r3, #0
 8002070:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002072:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8002074:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8002076:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002078:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 800207a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800207c:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800207e:	68a3      	ldr	r3, [r4, #8]
  hspi->RxXferSize  = Size;
 8002080:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002086:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002088:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 800208c:	bf02      	ittt	eq
 800208e:	681a      	ldreq	r2, [r3, #0]
 8002090:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8002094:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800209a:	bf5e      	ittt	pl
 800209c:	681a      	ldrpl	r2, [r3, #0]
 800209e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80020a2:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80020a4:	68e3      	ldr	r3, [r4, #12]
 80020a6:	b1f3      	cbz	r3, 80020e6 <HAL_SPI_Receive+0xd4>
    while (hspi->RxXferCount > 0U)
 80020a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	b1fb      	cbz	r3, 80020ee <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	07d2      	lsls	r2, r2, #31
 80020b4:	d535      	bpl.n	8002122 <HAL_SPI_Receive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80020b6:	68da      	ldr	r2, [r3, #12]
 80020b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020ba:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80020be:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80020c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020c2:	3b01      	subs	r3, #1
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80020c8:	e7ee      	b.n	80020a8 <HAL_SPI_Receive+0x96>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80020ca:	6823      	ldr	r3, [r4, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	07d0      	lsls	r0, r2, #31
 80020d0:	d518      	bpl.n	8002104 <HAL_SPI_Receive+0xf2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80020d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80020d4:	7b1b      	ldrb	r3, [r3, #12]
 80020d6:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80020d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020da:	3301      	adds	r3, #1
 80020dc:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80020de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80020e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1ed      	bne.n	80020ca <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020ee:	4632      	mov	r2, r6
 80020f0:	4629      	mov	r1, r5
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff fd5f 	bl	8001bb6 <SPI_EndRxTransaction>
 80020f8:	b9d8      	cbnz	r0, 8002132 <HAL_SPI_Receive+0x120>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80020fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80020fc:	3000      	adds	r0, #0
 80020fe:	bf18      	it	ne
 8002100:	2001      	movne	r0, #1
 8002102:	e007      	b.n	8002114 <HAL_SPI_Receive+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002104:	f7fe fe1c 	bl	8000d40 <HAL_GetTick>
 8002108:	1b80      	subs	r0, r0, r6
 800210a:	4285      	cmp	r5, r0
 800210c:	d8eb      	bhi.n	80020e6 <HAL_SPI_Receive+0xd4>
 800210e:	1c69      	adds	r1, r5, #1
 8002110:	d0e9      	beq.n	80020e6 <HAL_SPI_Receive+0xd4>
          errorcode = HAL_TIMEOUT;
 8002112:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002114:	2301      	movs	r3, #1
 8002116:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800211a:	2300      	movs	r3, #0
 800211c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8002120:	e78b      	b.n	800203a <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002122:	f7fe fe0d 	bl	8000d40 <HAL_GetTick>
 8002126:	1b80      	subs	r0, r0, r6
 8002128:	4285      	cmp	r5, r0
 800212a:	d8bd      	bhi.n	80020a8 <HAL_SPI_Receive+0x96>
 800212c:	1c6b      	adds	r3, r5, #1
 800212e:	d0bb      	beq.n	80020a8 <HAL_SPI_Receive+0x96>
 8002130:	e7ef      	b.n	8002112 <HAL_SPI_Receive+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002132:	2320      	movs	r3, #32
 8002134:	6563      	str	r3, [r4, #84]	; 0x54
 8002136:	e7e0      	b.n	80020fa <HAL_SPI_Receive+0xe8>
    errorcode = HAL_BUSY;
 8002138:	2002      	movs	r0, #2
 800213a:	e7eb      	b.n	8002114 <HAL_SPI_Receive+0x102>
  __HAL_LOCK(hspi);
 800213c:	2002      	movs	r0, #2
 800213e:	e77c      	b.n	800203a <HAL_SPI_Receive+0x28>

08002140 <HAL_SPI_ErrorCallback>:
 8002140:	4770      	bx	lr
	...

08002144 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8002144:	6803      	ldr	r3, [r0, #0]
{
 8002146:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8002148:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800214a:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800214c:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8002150:	2d01      	cmp	r5, #1
{
 8002152:	b085      	sub	sp, #20
 8002154:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002156:	d105      	bne.n	8002164 <HAL_SPI_IRQHandler+0x20>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002158:	064d      	lsls	r5, r1, #25
 800215a:	d503      	bpl.n	8002164 <HAL_SPI_IRQHandler+0x20>
    hspi->RxISR(hspi);
 800215c:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hspi->TxISR(hspi);
 800215e:	4798      	blx	r3
}
 8002160:	b005      	add	sp, #20
 8002162:	bd30      	pop	{r4, r5, pc}
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002164:	0795      	lsls	r5, r2, #30
 8002166:	d504      	bpl.n	8002172 <HAL_SPI_IRQHandler+0x2e>
 8002168:	0608      	lsls	r0, r1, #24
 800216a:	d502      	bpl.n	8002172 <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 800216c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800216e:	4620      	mov	r0, r4
 8002170:	e7f5      	b.n	800215e <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002172:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8002176:	d0f3      	beq.n	8002160 <HAL_SPI_IRQHandler+0x1c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002178:	068d      	lsls	r5, r1, #26
 800217a:	d5f1      	bpl.n	8002160 <HAL_SPI_IRQHandler+0x1c>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800217c:	0650      	lsls	r0, r2, #25
 800217e:	d50f      	bpl.n	80021a0 <HAL_SPI_IRQHandler+0x5c>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002180:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002184:	2803      	cmp	r0, #3
 8002186:	f04f 0500 	mov.w	r5, #0
 800218a:	d04c      	beq.n	8002226 <HAL_SPI_IRQHandler+0xe2>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800218c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800218e:	f040 0004 	orr.w	r0, r0, #4
 8002192:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002194:	9500      	str	r5, [sp, #0]
 8002196:	68d8      	ldr	r0, [r3, #12]
 8002198:	9000      	str	r0, [sp, #0]
 800219a:	6898      	ldr	r0, [r3, #8]
 800219c:	9000      	str	r0, [sp, #0]
 800219e:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80021a0:	0695      	lsls	r5, r2, #26
 80021a2:	d50c      	bpl.n	80021be <HAL_SPI_IRQHandler+0x7a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80021a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021a6:	f040 0001 	orr.w	r0, r0, #1
 80021aa:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80021ac:	2000      	movs	r0, #0
 80021ae:	9002      	str	r0, [sp, #8]
 80021b0:	6898      	ldr	r0, [r3, #8]
 80021b2:	9002      	str	r0, [sp, #8]
 80021b4:	6818      	ldr	r0, [r3, #0]
 80021b6:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80021ba:	6018      	str	r0, [r3, #0]
 80021bc:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80021be:	05d0      	lsls	r0, r2, #23
 80021c0:	d508      	bpl.n	80021d4 <HAL_SPI_IRQHandler+0x90>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80021c2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80021c4:	f042 0208 	orr.w	r2, r2, #8
 80021c8:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80021ca:	2200      	movs	r2, #0
 80021cc:	9203      	str	r2, [sp, #12]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	9203      	str	r2, [sp, #12]
 80021d2:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80021d4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80021d6:	2a00      	cmp	r2, #0
 80021d8:	d0c2      	beq.n	8002160 <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80021e0:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80021e2:	2201      	movs	r2, #1
 80021e4:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80021e8:	078a      	lsls	r2, r1, #30
 80021ea:	d023      	beq.n	8002234 <HAL_SPI_IRQHandler+0xf0>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80021ec:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80021ee:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80021f0:	f022 0203 	bic.w	r2, r2, #3
 80021f4:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80021f6:	b140      	cbz	r0, 800220a <HAL_SPI_IRQHandler+0xc6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80021f8:	4b10      	ldr	r3, [pc, #64]	; (800223c <HAL_SPI_IRQHandler+0xf8>)
 80021fa:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80021fc:	f7fe fe24 	bl	8000e48 <HAL_DMA_Abort_IT>
 8002200:	b118      	cbz	r0, 800220a <HAL_SPI_IRQHandler+0xc6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002202:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002208:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800220a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800220c:	2800      	cmp	r0, #0
 800220e:	d0a7      	beq.n	8002160 <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002210:	4b0a      	ldr	r3, [pc, #40]	; (800223c <HAL_SPI_IRQHandler+0xf8>)
 8002212:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002214:	f7fe fe18 	bl	8000e48 <HAL_DMA_Abort_IT>
 8002218:	2800      	cmp	r0, #0
 800221a:	d0a1      	beq.n	8002160 <HAL_SPI_IRQHandler+0x1c>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800221c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800221e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002222:	6563      	str	r3, [r4, #84]	; 0x54
 8002224:	e79c      	b.n	8002160 <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002226:	9501      	str	r5, [sp, #4]
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	9201      	str	r2, [sp, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	9b01      	ldr	r3, [sp, #4]
        return;
 8002232:	e795      	b.n	8002160 <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 8002234:	4620      	mov	r0, r4
 8002236:	f7ff ff83 	bl	8002140 <HAL_SPI_ErrorCallback>
 800223a:	e791      	b.n	8002160 <HAL_SPI_IRQHandler+0x1c>
 800223c:	08002241 	.word	0x08002241

08002240 <SPI_DMAAbortOnError>:
{
 8002240:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002242:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002248:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 800224a:	f7ff ff79 	bl	8002140 <HAL_SPI_ErrorCallback>
 800224e:	bd08      	pop	{r3, pc}

08002250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002250:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002252:	2230      	movs	r2, #48	; 0x30
{
 8002254:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002256:	eb0d 0002 	add.w	r0, sp, r2
 800225a:	2100      	movs	r1, #0
 800225c:	f000 fb46 	bl	80028ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002260:	2214      	movs	r2, #20
 8002262:	2100      	movs	r1, #0
 8002264:	a807      	add	r0, sp, #28
 8002266:	f000 fb41 	bl	80028ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800226a:	2100      	movs	r1, #0
 800226c:	2210      	movs	r2, #16
 800226e:	a803      	add	r0, sp, #12
 8002270:	f000 fb3c 	bl	80028ec <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002274:	2500      	movs	r5, #0
 8002276:	4b21      	ldr	r3, [pc, #132]	; (80022fc <SystemClock_Config+0xac>)
 8002278:	9501      	str	r5, [sp, #4]
 800227a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800227c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002280:	641a      	str	r2, [r3, #64]	; 0x40
 8002282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800228c:	4b1c      	ldr	r3, [pc, #112]	; (8002300 <SystemClock_Config+0xb0>)
 800228e:	9502      	str	r5, [sp, #8]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800229e:	9302      	str	r3, [sp, #8]
 80022a0:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022a6:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022ac:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022ae:	2308      	movs	r3, #8
 80022b0:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80022b2:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022b6:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022b8:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 336;
 80022ba:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022bc:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80022be:	2307      	movs	r3, #7
 80022c0:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022c2:	960c      	str	r6, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022c4:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022c6:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c8:	f7ff f904 	bl	80014d4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022cc:	230f      	movs	r3, #15
 80022ce:	9307      	str	r3, [sp, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022d4:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022d6:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022dc:	a807      	add	r0, sp, #28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022de:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022e0:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022e2:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022e4:	f7ff faca 	bl	800187c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80022e8:	23c0      	movs	r3, #192	; 0xc0
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ea:	a803      	add	r0, sp, #12
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80022ec:	9603      	str	r6, [sp, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80022ee:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80022f0:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022f2:	f7ff fb5f 	bl	80019b4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80022f6:	b018      	add	sp, #96	; 0x60
 80022f8:	bd70      	pop	{r4, r5, r6, pc}
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	40007000 	.word	0x40007000
 8002304:	00000000 	.word	0x00000000

08002308 <main>:
{
 8002308:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800230c:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 800230e:	f7fe fcf1 	bl	8000cf4 <HAL_Init>
  SystemClock_Config();
 8002312:	f7ff ff9d 	bl	8002250 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002316:	2214      	movs	r2, #20
 8002318:	2100      	movs	r1, #0
 800231a:	a807      	add	r0, sp, #28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800231c:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231e:	f000 fae5 	bl	80028ec <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002322:	4bba      	ldr	r3, [pc, #744]	; (800260c <main+0x304>)
 8002324:	9401      	str	r4, [sp, #4]
 8002326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8002328:	48b9      	ldr	r0, [pc, #740]	; (8002610 <main+0x308>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800232a:	f042 0210 	orr.w	r2, r2, #16
 800232e:	631a      	str	r2, [r3, #48]	; 0x30
 8002330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002332:	f002 0210 	and.w	r2, r2, #16
 8002336:	9201      	str	r2, [sp, #4]
 8002338:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800233a:	9402      	str	r4, [sp, #8]
 800233c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800233e:	f042 0204 	orr.w	r2, r2, #4
 8002342:	631a      	str	r2, [r3, #48]	; 0x30
 8002344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002346:	f002 0204 	and.w	r2, r2, #4
 800234a:	9202      	str	r2, [sp, #8]
 800234c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800234e:	9403      	str	r4, [sp, #12]
 8002350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002352:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002356:	631a      	str	r2, [r3, #48]	; 0x30
 8002358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800235a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800235e:	9203      	str	r2, [sp, #12]
 8002360:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002362:	9404      	str	r4, [sp, #16]
 8002364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002366:	f042 0201 	orr.w	r2, r2, #1
 800236a:	631a      	str	r2, [r3, #48]	; 0x30
 800236c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800236e:	f002 0201 	and.w	r2, r2, #1
 8002372:	9204      	str	r2, [sp, #16]
 8002374:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	9405      	str	r4, [sp, #20]
 8002378:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800237a:	f042 0202 	orr.w	r2, r2, #2
 800237e:	631a      	str	r2, [r3, #48]	; 0x30
 8002380:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002382:	f002 0202 	and.w	r2, r2, #2
 8002386:	9205      	str	r2, [sp, #20]
 8002388:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800238a:	9406      	str	r4, [sp, #24]
 800238c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800238e:	f042 0208 	orr.w	r2, r2, #8
 8002392:	631a      	str	r2, [r3, #48]	; 0x30
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 800239c:	2201      	movs	r2, #1
 800239e:	2108      	movs	r1, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a0:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 80023a2:	f7fe fe43 	bl	800102c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80023a6:	2201      	movs	r2, #1
 80023a8:	4611      	mov	r1, r2
 80023aa:	489a      	ldr	r0, [pc, #616]	; (8002614 <main+0x30c>)
 80023ac:	f7fe fe3e 	bl	800102c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80023b0:	4622      	mov	r2, r4
 80023b2:	f24f 0110 	movw	r1, #61456	; 0xf010
 80023b6:	4898      	ldr	r0, [pc, #608]	; (8002618 <main+0x310>)
 80023b8:	f7fe fe38 	bl	800102c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2701      	movs	r7, #1
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80023be:	f04f 0808 	mov.w	r8, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80023c2:	a907      	add	r1, sp, #28
 80023c4:	4892      	ldr	r0, [pc, #584]	; (8002610 <main+0x308>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c8:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80023ca:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ce:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80023d0:	f7fe fd4c 	bl	8000e6c <HAL_GPIO_Init>
  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80023d4:	a907      	add	r1, sp, #28
 80023d6:	488f      	ldr	r0, [pc, #572]	; (8002614 <main+0x30c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	9409      	str	r4, [sp, #36]	; 0x24

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023da:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023de:	2605      	movs	r6, #5
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80023e2:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e4:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80023e6:	f7fe fd41 	bl	8000e6c <HAL_GPIO_Init>
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80023ea:	a907      	add	r1, sp, #28
 80023ec:	4889      	ldr	r0, [pc, #548]	; (8002614 <main+0x30c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ee:	9409      	str	r4, [sp, #36]	; 0x24

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80023f0:	2504      	movs	r5, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f2:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023f4:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80023f6:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80023fe:	f7fe fd35 	bl	8000e6c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002402:	a907      	add	r1, sp, #28
 8002404:	4885      	ldr	r0, [pc, #532]	; (800261c <main+0x314>)
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002406:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002408:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800240c:	f7fe fd2e 	bl	8000e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002410:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002414:	a907      	add	r1, sp, #28
 8002416:	4881      	ldr	r0, [pc, #516]	; (800261c <main+0x314>)
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002418:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800241e:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002424:	f7fe fd22 	bl	8000e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8002428:	f24f 0310 	movw	r3, #61456	; 0xf010
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800242c:	a907      	add	r1, sp, #28
 800242e:	487a      	ldr	r0, [pc, #488]	; (8002618 <main+0x310>)
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8002430:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002432:	f44f 7600 	mov.w	r6, #512	; 0x200
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002438:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800243a:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800243c:	f7fe fd16 	bl	8000e6c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002440:	a907      	add	r1, sp, #28
 8002442:	4877      	ldr	r0, [pc, #476]	; (8002620 <main+0x318>)
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002444:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002446:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002448:	9409      	str	r4, [sp, #36]	; 0x24
  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800244a:	f04f 0b0a 	mov.w	fp, #10
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800244e:	f7fe fd0d 	bl	8000e6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002452:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002456:	a907      	add	r1, sp, #28
 8002458:	4871      	ldr	r0, [pc, #452]	; (8002620 <main+0x318>)
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800245a:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800245c:	f04f 0a20 	mov.w	sl, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002462:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002464:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002468:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246c:	f7fe fcfe 	bl	8000e6c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002470:	a907      	add	r1, sp, #28
 8002472:	4869      	ldr	r0, [pc, #420]	; (8002618 <main+0x310>)
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002474:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002478:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800247c:	f7fe fcf6 	bl	8000e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002480:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002484:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002486:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002488:	2312      	movs	r3, #18
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248a:	4864      	ldr	r0, [pc, #400]	; (800261c <main+0x314>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800248c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002490:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002492:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002494:	f7fe fcea 	bl	8000e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002498:	4b62      	ldr	r3, [pc, #392]	; (8002624 <main+0x31c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800249a:	485d      	ldr	r0, [pc, #372]	; (8002610 <main+0x308>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800249c:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800249e:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024a2:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024a4:	f7fe fce2 	bl	8000e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80024a8:	4b5f      	ldr	r3, [pc, #380]	; (8002628 <main+0x320>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80024aa:	4859      	ldr	r0, [pc, #356]	; (8002610 <main+0x308>)
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80024ac:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80024ae:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80024b2:	f8cd 901c 	str.w	r9, [sp, #28]
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80024b6:	f7fe fcd9 	bl	8000e6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80024ba:	4621      	mov	r1, r4
 80024bc:	4622      	mov	r2, r4
 80024be:	2006      	movs	r0, #6
 80024c0:	f7fe fc6a 	bl	8000d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80024c4:	2006      	movs	r0, #6
 80024c6:	f7fe fc9b 	bl	8000e00 <HAL_NVIC_EnableIRQ>
  hi2s3.Instance = SPI3;
 80024ca:	4858      	ldr	r0, [pc, #352]	; (800262c <main+0x324>)
 80024cc:	4b58      	ldr	r3, [pc, #352]	; (8002630 <main+0x328>)
  hspi1.Instance = SPI1;
 80024ce:	4d59      	ldr	r5, [pc, #356]	; (8002634 <main+0x32c>)
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80024d0:	6084      	str	r4, [r0, #8]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80024d2:	e880 0048 	stmia.w	r0, {r3, r6}
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80024d6:	4b58      	ldr	r3, [pc, #352]	; (8002638 <main+0x330>)
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80024d8:	60c4      	str	r4, [r0, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80024da:	6106      	str	r6, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80024dc:	6143      	str	r3, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80024de:	6184      	str	r4, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80024e0:	61c4      	str	r4, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80024e2:	6204      	str	r4, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80024e4:	f7fe fdbc 	bl	8001060 <HAL_I2S_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024e8:	4a54      	ldr	r2, [pc, #336]	; (800263c <main+0x334>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024ea:	60ac      	str	r4, [r5, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024ec:	f44f 7382 	mov.w	r3, #260	; 0x104
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024f0:	4628      	mov	r0, r5
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024f2:	e885 000c 	stmia.w	r5, {r2, r3}
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024f6:	60ec      	str	r4, [r5, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024f8:	612c      	str	r4, [r5, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024fa:	616c      	str	r4, [r5, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024fc:	61ae      	str	r6, [r5, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80024fe:	f8c5 a01c 	str.w	sl, [r5, #28]
  SPI_Tx_Buffer [0] = 0x20;
 8002502:	4e4f      	ldr	r6, [pc, #316]	; (8002640 <main+0x338>)
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002504:	622c      	str	r4, [r5, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002506:	626c      	str	r4, [r5, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002508:	62ac      	str	r4, [r5, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800250a:	f8c5 b02c 	str.w	fp, [r5, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800250e:	f7ff fbab 	bl	8001c68 <HAL_SPI_Init>
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 8002512:	4622      	mov	r2, r4
 8002514:	4641      	mov	r1, r8
 8002516:	483e      	ldr	r0, [pc, #248]	; (8002610 <main+0x308>)
 8002518:	f7fe fd88 	bl	800102c <HAL_GPIO_WritePin>
  SPI_Tx_Buffer [1] = 0x11;
 800251c:	2311      	movs	r3, #17
 800251e:	7073      	strb	r3, [r6, #1]
  HAL_SPI_Transmit(&hspi1, SPI_Tx_Buffer,2,50);
 8002520:	464a      	mov	r2, r9
 8002522:	2332      	movs	r3, #50	; 0x32
 8002524:	4631      	mov	r1, r6
 8002526:	4628      	mov	r0, r5
  SPI_Tx_Buffer [0] = 0x20;
 8002528:	f886 a000 	strb.w	sl, [r6]
  HAL_SPI_Transmit(&hspi1, SPI_Tx_Buffer,2,50);
 800252c:	f7ff fbd9 	bl	8001ce2 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_SET);
 8002530:	463a      	mov	r2, r7
 8002532:	4641      	mov	r1, r8
 8002534:	4836      	ldr	r0, [pc, #216]	; (8002610 <main+0x308>)
 8002536:	f7fe fd79 	bl	800102c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 800253a:	4622      	mov	r2, r4
 800253c:	4641      	mov	r1, r8
 800253e:	4834      	ldr	r0, [pc, #208]	; (8002610 <main+0x308>)
 8002540:	f7fe fd74 	bl	800102c <HAL_GPIO_WritePin>
   SPI_Tx_Buffer[0] = 0x20 | 0x80;
 8002544:	23a0      	movs	r3, #160	; 0xa0
 8002546:	7033      	strb	r3, [r6, #0]
   HAL_SPI_Transmit(&hspi1,SPI_Tx_Buffer,1,50);
 8002548:	463a      	mov	r2, r7
 800254a:	2332      	movs	r3, #50	; 0x32
 800254c:	4631      	mov	r1, r6
 800254e:	4628      	mov	r0, r5
 8002550:	f7ff fbc7 	bl	8001ce2 <HAL_SPI_Transmit>
   HAL_SPI_Receive(&hspi1, SPI_Rx_Buffer,1,50);
 8002554:	2332      	movs	r3, #50	; 0x32
 8002556:	463a      	mov	r2, r7
 8002558:	493a      	ldr	r1, [pc, #232]	; (8002644 <main+0x33c>)
 800255a:	4628      	mov	r0, r5
 800255c:	f7ff fd59 	bl	8002012 <HAL_SPI_Receive>
   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_SET);
 8002560:	463a      	mov	r2, r7
 8002562:	4641      	mov	r1, r8
 8002564:	482a      	ldr	r0, [pc, #168]	; (8002610 <main+0x308>)
 8002566:	f7fe fd61 	bl	800102c <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 800256a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800256e:	f504 3404 	add.w	r4, r4, #135168	; 0x21000
	   HAL_SPI_Transmit(&hspi1, SPI_Tx_Buffer,1,50);
 8002572:	46b2      	mov	sl, r6
	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 8002574:	4620      	mov	r0, r4
 8002576:	2200      	movs	r2, #0
 8002578:	2108      	movs	r1, #8
 800257a:	f7fe fd57 	bl	800102c <HAL_GPIO_WritePin>
	   SPI_Tx_Buffer [0] = ACCELEROMETER_REGISTER_WHO_I_AM | 0x80;
 800257e:	238f      	movs	r3, #143	; 0x8f
 8002580:	7033      	strb	r3, [r6, #0]
	   HAL_SPI_Transmit(&hspi1, SPI_Tx_Buffer,1,50);
 8002582:	4651      	mov	r1, sl
 8002584:	2332      	movs	r3, #50	; 0x32
 8002586:	2201      	movs	r2, #1
 8002588:	4628      	mov	r0, r5
 800258a:	f7ff fbaa 	bl	8001ce2 <HAL_SPI_Transmit>
	   HAL_SPI_Receive(&hspi1, SPI_Rx_Buffer,1,50);
 800258e:	2332      	movs	r3, #50	; 0x32
 8002590:	2201      	movs	r2, #1
 8002592:	492c      	ldr	r1, [pc, #176]	; (8002644 <main+0x33c>)
		  	   HAL_SPI_Receive(&hspi1, &myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[0],1,50);
 8002594:	4f2c      	ldr	r7, [pc, #176]	; (8002648 <main+0x340>)
	   HAL_SPI_Receive(&hspi1, SPI_Rx_Buffer,1,50);
 8002596:	4628      	mov	r0, r5
 8002598:	f7ff fd3b 	bl	8002012 <HAL_SPI_Receive>
	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_SET);
 800259c:	4620      	mov	r0, r4
 800259e:	2201      	movs	r2, #1
 80025a0:	2108      	movs	r1, #8
 80025a2:	f7fe fd43 	bl	800102c <HAL_GPIO_WritePin>
	   	   	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 80025a6:	4620      	mov	r0, r4
 80025a8:	2200      	movs	r2, #0
 80025aa:	2108      	movs	r1, #8
 80025ac:	f7fe fd3e 	bl	800102c <HAL_GPIO_WritePin>
		   	   SPI_Tx_Buffer[0] = 0x28 | 0x80;
 80025b0:	23a8      	movs	r3, #168	; 0xa8
 80025b2:	7033      	strb	r3, [r6, #0]
		  	   HAL_SPI_Transmit(&hspi1,SPI_Tx_Buffer,1,50);
 80025b4:	4651      	mov	r1, sl
 80025b6:	2332      	movs	r3, #50	; 0x32
 80025b8:	2201      	movs	r2, #1
 80025ba:	4628      	mov	r0, r5
 80025bc:	f7ff fb91 	bl	8001ce2 <HAL_SPI_Transmit>
		  	   HAL_SPI_Receive(&hspi1, &myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[0],1,50);
 80025c0:	2332      	movs	r3, #50	; 0x32
 80025c2:	1db9      	adds	r1, r7, #6
 80025c4:	2201      	movs	r2, #1
 80025c6:	4628      	mov	r0, r5
 80025c8:	f7ff fd23 	bl	8002012 <HAL_SPI_Receive>
		   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_SET);
 80025cc:	4620      	mov	r0, r4
 80025ce:	2201      	movs	r2, #1
 80025d0:	2108      	movs	r1, #8
 80025d2:	f7fe fd2b 	bl	800102c <HAL_GPIO_WritePin>
   	   	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 80025d6:	4620      	mov	r0, r4
 80025d8:	2200      	movs	r2, #0
 80025da:	2108      	movs	r1, #8
 80025dc:	f7fe fd26 	bl	800102c <HAL_GPIO_WritePin>
	   	   SPI_Tx_Buffer[0] = 0x29 | 0x80;
 80025e0:	23a9      	movs	r3, #169	; 0xa9
 80025e2:	7033      	strb	r3, [r6, #0]
	  	   HAL_SPI_Transmit(&hspi1,SPI_Tx_Buffer,1,50);
 80025e4:	4651      	mov	r1, sl
 80025e6:	2332      	movs	r3, #50	; 0x32
 80025e8:	2201      	movs	r2, #1
 80025ea:	4628      	mov	r0, r5
 80025ec:	f7ff fb79 	bl	8001ce2 <HAL_SPI_Transmit>
	  	   HAL_SPI_Receive(&hspi1, &myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[1],1,50);
 80025f0:	2332      	movs	r3, #50	; 0x32
 80025f2:	2201      	movs	r2, #1
 80025f4:	1df9      	adds	r1, r7, #7
 80025f6:	4628      	mov	r0, r5
 80025f8:	f7ff fd0b 	bl	8002012 <HAL_SPI_Receive>
	  	   myGlobalStruct.IvmeOlcerVerileri.myXValue =	(myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[1] << 8)
 80025fc:	79f8      	ldrb	r0, [r7, #7]
	  			   	   	   	   	   	   	   	   	   	   	+ (myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[0]) * 0.06;
 80025fe:	0200      	lsls	r0, r0, #8
 8002600:	f7fd ff34 	bl	800046c <__aeabi_i2d>
 8002604:	4680      	mov	r8, r0
 8002606:	79b8      	ldrb	r0, [r7, #6]
 8002608:	e020      	b.n	800264c <main+0x344>
 800260a:	bf00      	nop
 800260c:	40023800 	.word	0x40023800
 8002610:	40021000 	.word	0x40021000
 8002614:	40020800 	.word	0x40020800
 8002618:	40020c00 	.word	0x40020c00
 800261c:	40020400 	.word	0x40020400
 8002620:	40020000 	.word	0x40020000
 8002624:	10110000 	.word	0x10110000
 8002628:	10120000 	.word	0x10120000
 800262c:	2000009c 	.word	0x2000009c
 8002630:	40003c00 	.word	0x40003c00
 8002634:	20000040 	.word	0x20000040
 8002638:	00017700 	.word	0x00017700
 800263c:	40013000 	.word	0x40013000
 8002640:	20000039 	.word	0x20000039
 8002644:	2000003b 	.word	0x2000003b
 8002648:	20000028 	.word	0x20000028
 800264c:	4689      	mov	r9, r1
 800264e:	f7fd ff0d 	bl	800046c <__aeabi_i2d>
 8002652:	a312      	add	r3, pc, #72	; (adr r3, 800269c <main+0x394>)
 8002654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002658:	f7fd ff6e 	bl	8000538 <__aeabi_dmul>
 800265c:	460b      	mov	r3, r1
 800265e:	4602      	mov	r2, r0
 8002660:	4649      	mov	r1, r9
 8002662:	4640      	mov	r0, r8
 8002664:	f7fd fdb6 	bl	80001d4 <__adddf3>
	  	   myGlobalStruct.IvmeOlcerVerileri.myXValue =	(myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[1] << 8)
 8002668:	f7fe f978 	bl	800095c <__aeabi_d2uiz>
 800266c:	b280      	uxth	r0, r0
	  	   	   if(myGlobalStruct.IvmeOlcerVerileri.myXValue <= 50){
 800266e:	2832      	cmp	r0, #50	; 0x32
				   HAL_GPIO_TogglePin(GPIOD,LD6_Pin);
 8002670:	bf94      	ite	ls
 8002672:	f44f 4100 	movls.w	r1, #32768	; 0x8000
		   HAL_GPIO_TogglePin(GPIOD,LD4_Pin);
 8002676:	f44f 5180 	movhi.w	r1, #4096	; 0x1000
	  	   myGlobalStruct.IvmeOlcerVerileri.myXValue =	(myGlobalStruct.temporaryIvmeOlcerVerileri.temp_myXValue[1] << 8)
 800267a:	8038      	strh	r0, [r7, #0]
		   HAL_GPIO_TogglePin(GPIOD,LD4_Pin);
 800267c:	4806      	ldr	r0, [pc, #24]	; (8002698 <main+0x390>)
 800267e:	f7fe fcda 	bl	8001036 <HAL_GPIO_TogglePin>
	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_SET);
 8002682:	4620      	mov	r0, r4
 8002684:	2201      	movs	r2, #1
 8002686:	2108      	movs	r1, #8
 8002688:	f7fe fcd0 	bl	800102c <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 800268c:	2064      	movs	r0, #100	; 0x64
 800268e:	f7fe fb5d 	bl	8000d4c <HAL_Delay>
	   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port,CS_I2C_SPI_Pin,GPIO_PIN_RESET);
 8002692:	e76f      	b.n	8002574 <main+0x26c>
 8002694:	f3af 8000 	nop.w
 8002698:	40020c00 	.word	0x40020c00
 800269c:	eb851eb8 	.word	0xeb851eb8
 80026a0:	3faeb851 	.word	0x3faeb851

080026a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026a4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026a6:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <HAL_MspInit+0x3c>)
 80026a8:	2100      	movs	r1, #0
 80026aa:	9100      	str	r1, [sp, #0]
 80026ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026b2:	645a      	str	r2, [r3, #68]	; 0x44
 80026b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026b6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80026ba:	9200      	str	r2, [sp, #0]
 80026bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026be:	9101      	str	r1, [sp, #4]
 80026c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80026c6:	641a      	str	r2, [r3, #64]	; 0x40
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ce:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80026d0:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80026d2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80026d4:	f7fe fb4e 	bl	8000d74 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d8:	b003      	add	sp, #12
 80026da:	f85d fb04 	ldr.w	pc, [sp], #4
 80026de:	bf00      	nop
 80026e0:	40023800 	.word	0x40023800

080026e4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80026e4:	b570      	push	{r4, r5, r6, lr}
 80026e6:	4604      	mov	r4, r0
 80026e8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ea:	2214      	movs	r2, #20
 80026ec:	2100      	movs	r1, #0
 80026ee:	a803      	add	r0, sp, #12
 80026f0:	f000 f8fc 	bl	80028ec <memset>
  if(hi2s->Instance==SPI3)
 80026f4:	6822      	ldr	r2, [r4, #0]
 80026f6:	4b21      	ldr	r3, [pc, #132]	; (800277c <HAL_I2S_MspInit+0x98>)
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d13d      	bne.n	8002778 <HAL_I2S_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026fc:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8002700:	2400      	movs	r4, #0
 8002702:	9400      	str	r4, [sp, #0]
 8002704:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002706:	481e      	ldr	r0, [pc, #120]	; (8002780 <HAL_I2S_MspInit+0x9c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002708:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800270c:	641a      	str	r2, [r3, #64]	; 0x40
 800270e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002710:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8002714:	9200      	str	r2, [sp, #0]
 8002716:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002718:	9401      	str	r4, [sp, #4]
 800271a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800271c:	f042 0201 	orr.w	r2, r2, #1
 8002720:	631a      	str	r2, [r3, #48]	; 0x30
 8002722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002724:	f002 0201 	and.w	r2, r2, #1
 8002728:	9201      	str	r2, [sp, #4]
 800272a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800272c:	9402      	str	r4, [sp, #8]
 800272e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002730:	f042 0204 	orr.w	r2, r2, #4
 8002734:	631a      	str	r2, [r3, #48]	; 0x30
 8002736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	9302      	str	r3, [sp, #8]
 800273e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002740:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002742:	2310      	movs	r3, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002744:	2506      	movs	r5, #6
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002746:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002748:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800274c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800274e:	f7fe fb8d 	bl	8000e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002752:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002756:	a903      	add	r1, sp, #12
 8002758:	480a      	ldr	r0, [pc, #40]	; (8002784 <HAL_I2S_MspInit+0xa0>)
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800275a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002760:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002762:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002764:	f7fe fb82 	bl	8000e6c <HAL_GPIO_Init>

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002768:	2033      	movs	r0, #51	; 0x33
 800276a:	4622      	mov	r2, r4
 800276c:	4621      	mov	r1, r4
 800276e:	f7fe fb13 	bl	8000d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002772:	2033      	movs	r0, #51	; 0x33
 8002774:	f7fe fb44 	bl	8000e00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002778:	b008      	add	sp, #32
 800277a:	bd70      	pop	{r4, r5, r6, pc}
 800277c:	40003c00 	.word	0x40003c00
 8002780:	40020000 	.word	0x40020000
 8002784:	40020800 	.word	0x40020800

08002788 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002788:	b510      	push	{r4, lr}
 800278a:	4604      	mov	r4, r0
 800278c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278e:	2214      	movs	r2, #20
 8002790:	2100      	movs	r1, #0
 8002792:	a803      	add	r0, sp, #12
 8002794:	f000 f8aa 	bl	80028ec <memset>
  if(hspi->Instance==SPI1)
 8002798:	6822      	ldr	r2, [r4, #0]
 800279a:	4b17      	ldr	r3, [pc, #92]	; (80027f8 <HAL_SPI_MspInit+0x70>)
 800279c:	429a      	cmp	r2, r3
 800279e:	d128      	bne.n	80027f2 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027a0:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 80027a4:	2400      	movs	r4, #0
 80027a6:	9401      	str	r4, [sp, #4]
 80027a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027aa:	4814      	ldr	r0, [pc, #80]	; (80027fc <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
 80027b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027b4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80027b8:	9201      	str	r2, [sp, #4]
 80027ba:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027bc:	9402      	str	r4, [sp, #8]
 80027be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027c0:	f042 0201 	orr.w	r2, r2, #1
 80027c4:	631a      	str	r2, [r3, #48]	; 0x30
 80027c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	9302      	str	r3, [sp, #8]
 80027ce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80027d0:	23e0      	movs	r3, #224	; 0xe0
 80027d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d4:	2302      	movs	r3, #2
 80027d6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027da:	2305      	movs	r3, #5
 80027dc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027de:	f7fe fb45 	bl	8000e6c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80027e2:	2023      	movs	r0, #35	; 0x23
 80027e4:	4622      	mov	r2, r4
 80027e6:	4621      	mov	r1, r4
 80027e8:	f7fe fad6 	bl	8000d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80027ec:	2023      	movs	r0, #35	; 0x23
 80027ee:	f7fe fb07 	bl	8000e00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027f2:	b008      	add	sp, #32
 80027f4:	bd10      	pop	{r4, pc}
 80027f6:	bf00      	nop
 80027f8:	40013000 	.word	0x40013000
 80027fc:	40020000 	.word	0x40020000

08002800 <NMI_Handler>:
 8002800:	4770      	bx	lr

08002802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002802:	e7fe      	b.n	8002802 <HardFault_Handler>

08002804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002804:	e7fe      	b.n	8002804 <MemManage_Handler>

08002806 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002806:	e7fe      	b.n	8002806 <BusFault_Handler>

08002808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002808:	e7fe      	b.n	8002808 <UsageFault_Handler>

0800280a <SVC_Handler>:
 800280a:	4770      	bx	lr

0800280c <DebugMon_Handler>:
 800280c:	4770      	bx	lr

0800280e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800280e:	4770      	bx	lr

08002810 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002810:	f7fe ba8a 	b.w	8000d28 <HAL_IncTick>

08002814 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002814:	2001      	movs	r0, #1
 8002816:	f7fe bc17 	b.w	8001048 <HAL_GPIO_EXTI_IRQHandler>
	...

0800281c <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800281c:	4801      	ldr	r0, [pc, #4]	; (8002824 <SPI1_IRQHandler+0x8>)
 800281e:	f7ff bc91 	b.w	8002144 <HAL_SPI_IRQHandler>
 8002822:	bf00      	nop
 8002824:	20000040 	.word	0x20000040

08002828 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8002828:	4801      	ldr	r0, [pc, #4]	; (8002830 <SPI3_IRQHandler+0x8>)
 800282a:	f7fe bcb1 	b.w	8001190 <HAL_I2S_IRQHandler>
 800282e:	bf00      	nop
 8002830:	2000009c 	.word	0x2000009c

08002834 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002834:	4b05      	ldr	r3, [pc, #20]	; (800284c <SystemInit+0x18>)
 8002836:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800283a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800283e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002842:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002850:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002888 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002854:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002856:	e003      	b.n	8002860 <LoopCopyDataInit>

08002858 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002858:	4b0c      	ldr	r3, [pc, #48]	; (800288c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800285a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800285c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800285e:	3104      	adds	r1, #4

08002860 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002860:	480b      	ldr	r0, [pc, #44]	; (8002890 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002862:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002864:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002866:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002868:	d3f6      	bcc.n	8002858 <CopyDataInit>
  ldr  r2, =_sbss
 800286a:	4a0b      	ldr	r2, [pc, #44]	; (8002898 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800286c:	e002      	b.n	8002874 <LoopFillZerobss>

0800286e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800286e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002870:	f842 3b04 	str.w	r3, [r2], #4

08002874 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002874:	4b09      	ldr	r3, [pc, #36]	; (800289c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002876:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002878:	d3f9      	bcc.n	800286e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800287a:	f7ff ffdb 	bl	8002834 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800287e:	f000 f811 	bl	80028a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002882:	f7ff fd41 	bl	8002308 <main>
  bx  lr    
 8002886:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002888:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800288c:	08002934 	.word	0x08002934
  ldr  r0, =_sdata
 8002890:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002894:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002898:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 800289c:	200000e4 	.word	0x200000e4

080028a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a0:	e7fe      	b.n	80028a0 <ADC_IRQHandler>
	...

080028a4 <__libc_init_array>:
 80028a4:	b570      	push	{r4, r5, r6, lr}
 80028a6:	4e0d      	ldr	r6, [pc, #52]	; (80028dc <__libc_init_array+0x38>)
 80028a8:	4c0d      	ldr	r4, [pc, #52]	; (80028e0 <__libc_init_array+0x3c>)
 80028aa:	1ba4      	subs	r4, r4, r6
 80028ac:	10a4      	asrs	r4, r4, #2
 80028ae:	2500      	movs	r5, #0
 80028b0:	42a5      	cmp	r5, r4
 80028b2:	d109      	bne.n	80028c8 <__libc_init_array+0x24>
 80028b4:	4e0b      	ldr	r6, [pc, #44]	; (80028e4 <__libc_init_array+0x40>)
 80028b6:	4c0c      	ldr	r4, [pc, #48]	; (80028e8 <__libc_init_array+0x44>)
 80028b8:	f000 f820 	bl	80028fc <_init>
 80028bc:	1ba4      	subs	r4, r4, r6
 80028be:	10a4      	asrs	r4, r4, #2
 80028c0:	2500      	movs	r5, #0
 80028c2:	42a5      	cmp	r5, r4
 80028c4:	d105      	bne.n	80028d2 <__libc_init_array+0x2e>
 80028c6:	bd70      	pop	{r4, r5, r6, pc}
 80028c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028cc:	4798      	blx	r3
 80028ce:	3501      	adds	r5, #1
 80028d0:	e7ee      	b.n	80028b0 <__libc_init_array+0xc>
 80028d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028d6:	4798      	blx	r3
 80028d8:	3501      	adds	r5, #1
 80028da:	e7f2      	b.n	80028c2 <__libc_init_array+0x1e>
 80028dc:	0800292c 	.word	0x0800292c
 80028e0:	0800292c 	.word	0x0800292c
 80028e4:	0800292c 	.word	0x0800292c
 80028e8:	08002930 	.word	0x08002930

080028ec <memset>:
 80028ec:	4402      	add	r2, r0
 80028ee:	4603      	mov	r3, r0
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d100      	bne.n	80028f6 <memset+0xa>
 80028f4:	4770      	bx	lr
 80028f6:	f803 1b01 	strb.w	r1, [r3], #1
 80028fa:	e7f9      	b.n	80028f0 <memset+0x4>

080028fc <_init>:
 80028fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fe:	bf00      	nop
 8002900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002902:	bc08      	pop	{r3}
 8002904:	469e      	mov	lr, r3
 8002906:	4770      	bx	lr

08002908 <_fini>:
 8002908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290a:	bf00      	nop
 800290c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290e:	bc08      	pop	{r3}
 8002910:	469e      	mov	lr, r3
 8002912:	4770      	bx	lr
