
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004482                       # Number of seconds simulated
sim_ticks                                  4482193000                       # Number of ticks simulated
final_tick                                 4482193000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207045                       # Simulator instruction rate (inst/s)
host_op_rate                                   241451                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              204491774                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    21.92                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4642752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          107264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4750016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4642752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4642752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        41536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           41536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            72543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1035821528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           23931143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1059752670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1035821528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1035821528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9266892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9266892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9266892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1035821528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          23931143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1069019563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       74221                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        649                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74221                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4745600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4750144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                41536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     71                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4482180000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74221                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    634.998405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   455.435976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.526126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          884     11.75%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          911     12.11%     23.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          612      8.13%     31.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          502      6.67%     38.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          478      6.35%     45.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          400      5.32%     50.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          426      5.66%     55.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          525      6.98%     62.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2786     37.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2057.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    404.043190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2221.506579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            15     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      2.86%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      2.86%     48.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      2.86%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      5.71%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      5.71%     62.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      2.86%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      2.86%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      8.57%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      5.71%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      2.86%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      5.71%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               21     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     40.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    278961000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1669273500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  370750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3762.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22512.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1058.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1059.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    66670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59866.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 37512720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 20468250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               357099600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1885680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            292422000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2991549240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             62246250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3763183740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            840.492834                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     88185500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     149500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4239948000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19293120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10527000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               220014600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1924560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            292422000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2909893320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            133874250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3587948850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            801.354785                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    197142500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     149500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4130725000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1293769                       # Number of BP lookups
system.cpu.branchPred.condPredicted            930405                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73064                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               557558                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  511888                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.808924                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  166840                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4180                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          8964387                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2894428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7190604                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1293769                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             678728                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1660761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  158967                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           266                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1006243                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 45465                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4635120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.796692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.982654                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3052170     65.85%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237325      5.12%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   201038      4.34%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99809      2.15%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   109708      2.37%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73413      1.58%     81.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    86357      1.86%     83.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   137385      2.96%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   637915     13.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4635120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144323                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.802130                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2549584                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                586470                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1329429                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 92365                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  77272                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               213165                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2267                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                7948387                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4432                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  77272                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2599889                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  260141                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         200185                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1369952                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                127681                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7773734                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  89301                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     81                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11130329                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36249008                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10559485                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               344                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3709191                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              16866                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6424                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    261002                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               564963                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              495312                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24957                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           171762                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7395441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6462                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6144413                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4076                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2109611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6417542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4635120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.325621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.788007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2294166     49.50%     49.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              800706     17.27%     66.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              579644     12.51%     79.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              301888      6.51%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              294377      6.35%     92.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              173789      3.75%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              129369      2.79%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               33360      0.72%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               27821      0.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4635120                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61894     77.80%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5967      7.50%     85.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11697     14.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5055843     82.28%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111296      1.81%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              54      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              11      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               526950      8.58%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              435475      7.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6144413                       # Type of FU issued
system.cpu.iq.rate                           0.685425                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012948                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17006765                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9510607                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6011533                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 815                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                994                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          305                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6223562                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     409                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10432                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       164663                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        99354                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        25147                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  77272                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  248464                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2307                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7401917                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23967                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                564963                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               495312                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6416                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1692                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   323                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86323                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6071670                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                500216                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             72743                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                       928488                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   926637                       # Number of branches executed
system.cpu.iew.exec_stores                     428272                       # Number of stores executed
system.cpu.iew.exec_rate                     0.677310                       # Inst execution rate
system.cpu.iew.wb_sent                        6021075                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6011838                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3919457                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10381912                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.670636                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.377527                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2109638                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70853                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4328947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.222536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.897711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2260006     52.21%     52.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       943168     21.79%     73.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       374125      8.64%     82.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       250698      5.79%     88.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       157681      3.64%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        99000      2.29%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99628      2.30%     96.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31840      0.74%     97.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       112801      2.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4328947                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                112801                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11611480                       # The number of ROB reads
system.cpu.rob.rob_writes                    15104135                       # The number of ROB writes
system.cpu.timesIdled                           66177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4329267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.975340                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.975340                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.506242                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.506242                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7558097                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4540052                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       146                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      289                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19564884                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3881187                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  918506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              1612                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.962719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              781470                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            466.270883                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          13755750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.962719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3149368                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3149368                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       388905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          388905                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392475                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        781380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           781380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       781380                       # number of overall hits
system.cpu.dcache.overall_hits::total          781380                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2956                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2493                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5449                       # number of overall misses
system.cpu.dcache.overall_misses::total          5449                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    154442500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    154442500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    105971748                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105971748                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       197000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       197000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    260414248                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    260414248                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    260414248                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    260414248                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       391861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       391861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       786829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       786829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       786829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       786829                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006312                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.081633                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081633                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006925                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52247.124493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52247.124493                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42507.720818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42507.720818                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47791.199853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47791.199853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47791.199853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47791.199853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          476                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          649                       # number of writebacks
system.cpu.dcache.writebacks::total               649                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1906                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1867                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3773                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1050                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          626                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          626                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1676                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     36570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     91642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     91642500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     91642500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002130                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        52450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        52450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58418.530351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58418.530351                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54679.295943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54679.295943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54679.295943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54679.295943                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             72479                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.971272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              910606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.552638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           5488750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.971272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2085023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2085023                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       910606                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910606                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        910606                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       910606                       # number of overall hits
system.cpu.icache.overall_hits::total          910606                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95634                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95634                       # number of overall misses
system.cpu.icache.overall_misses::total         95634                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4366746248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4366746248                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4366746248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4366746248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4366746248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4366746248                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1006240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1006240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1006240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1006240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1006240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1006240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095041                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.095041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.095041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095041                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45661.022733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45661.022733                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45661.022733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45661.022733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45661.022733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45661.022733                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1269                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.807692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        23089                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23089                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        23089                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23089                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        23089                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23089                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        72545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72545                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        72545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        72545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72545                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3395246249                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3395246249                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3395246249                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3395246249                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3395246249                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3395246249                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072095                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46801.933269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46801.933269                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46801.933269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46801.933269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46801.933269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46801.933269                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               73595                       # Transaction distribution
system.membus.trans_dist::ReadResp              73593                       # Transaction distribution
system.membus.trans_dist::Writeback               649                       # Transaction distribution
system.membus.trans_dist::ReadExReq               626                       # Transaction distribution
system.membus.trans_dist::ReadExResp              626                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       145088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 149089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4642752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4791552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             74870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   74870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               74870                       # Request fanout histogram
system.membus.reqLayer0.occupancy            38733000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          197858500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4468000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
