{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713313033564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713313033564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:17:13 2024 " "Processing started: Tue Apr 16 18:17:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713313033564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713313033564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713313033564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713313033820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713313033820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/Battleship.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/Random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_TB " "Found entity 1: Random_TB" {  } { { "Random_TB.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/Random_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regCasillas.sv(13) " "Verilog HDL information at regCasillas.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "regCasillas.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713313038982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcasillas.sv 1 1 " "Found 1 design units, including 1 entities, in source file regcasillas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCasillas " "Found entity 1: regCasillas" {  } { { "regCasillas.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorsegundos.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparadorsegundos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorSegundos " "Found entity 1: comparadorSegundos" {  } { { "comparadorSegundos.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/comparadorSegundos.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regBarcosperdidos.sv(6) " "Verilog HDL information at regBarcosperdidos.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "regBarcosperdidos.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713313038983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbarcosperdidos.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbarcosperdidos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regBarcosperdidos " "Found entity 1: regBarcosperdidos" {  } { { "regBarcosperdidos.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regciclos.sv 1 1 " "Found 1 design units, including 1 entities, in source file regciclos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCiclos " "Found entity 1: regCiclos" {  } { { "regCiclos.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCiclos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registroBarcos.sv(39) " "Verilog HDL information at registroBarcos.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "registroBarcos.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713313038985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrobarcos.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrobarcos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroBarcos " "Found entity 1: registroBarcos" {  } { { "registroBarcos.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regciclos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regciclos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCiclos_tb " "Found entity 1: regCiclos_tb" {  } { { "regCiclos_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCiclos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrobarcos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrobarcos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroBarcos_tb " "Found entity 1: registroBarcos_tb" {  } { { "registroBarcos_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registroB1.sv(6) " "Verilog HDL information at registroB1.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "registroB1.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713313038987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob1.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB1 " "Found entity 1: registroB1" {  } { { "registroB1.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038987 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "registroB1_tb.sv(21) " "Verilog HDL Module Instantiation warning at registroB1_tb.sv(21): ignored dangling comma in List of Port Connections" {  } { { "registroB1_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1_tb.sv" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1713313038987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB1_tb " "Found entity 1: registroB1_tb" {  } { { "registroB1_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registroB.sv(9) " "Verilog HDL information at registroB.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "registroB.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713313038988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB " "Found entity 1: registroB" {  } { { "registroB.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB_tb " "Found entity 1: registroB_tb" {  } { { "registroB_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbarcosperdidos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbarcosperdidos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regBarcosperdidos_tb " "Found entity 1: regBarcosperdidos_tb" {  } { { "regBarcosperdidos_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcasillas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regcasillas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCasillas_tb " "Found entity 1: regCasillas_tb" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713313038990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713313038990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont FSM.sv(29) " "Verilog HDL Implicit Net warning at FSM.sv(29): created implicit net for \"cont\"" {  } { { "FSM.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713313038990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_state FSM.sv(31) " "Verilog HDL Implicit Net warning at FSM.sv(31): created implicit net for \"sel_state\"" {  } { { "FSM.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713313038990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regCasillas_tb " "Elaborating entity \"regCasillas_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713313039006 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk regCasillas_tb.sv(24) " "Verilog HDL warning at regCasillas_tb.sv(24): assignments to clk create a combinational loop" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 24 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regCasillas_tb.sv(44) " "Verilog HDL assignment warning at regCasillas_tb.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regCasillas_tb.sv(45) " "Verilog HDL assignment warning at regCasillas_tb.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regCasillas_tb.sv(54) " "Verilog HDL assignment warning at regCasillas_tb.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regCasillas_tb.sv(55) " "Verilog HDL assignment warning at regCasillas_tb.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regCasillas_tb.sv(59) " "Verilog HDL assignment warning at regCasillas_tb.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regCasillas_tb.sv(60) " "Verilog HDL assignment warning at regCasillas_tb.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "regCasillas_tb.sv(64) " "Verilog HDL warning at regCasillas_tb.sv(64): ignoring unsupported system task" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 64 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1713313039006 "|regCasillas_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regCasillas regCasillas:dut " "Elaborating entity \"regCasillas\" for hierarchy \"regCasillas:dut\"" {  } { { "regCasillas_tb.sv" "dut" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713313039007 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "regCasillas.sv(22) " "Verilog HDL or VHDL warning at the regCasillas.sv(22): index expression is not wide enough to address all of the elements in the array" {  } { { "regCasillas.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas.sv" 22 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713313039008 "|regCasillas_tb|regCasillas:dut"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "regCasillas_tb.sv" "clk" { Text "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713313039019 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713313039019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/output_files/Battleship.map.smsg " "Generated suppressed messages file C:/Users/andre/Desktop/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/output_files/Battleship.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1713313039040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713313039044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:17:19 2024 " "Processing ended: Tue Apr 16 18:17:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713313039044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713313039044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713313039044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713313039044 ""}
