
AVRASM ver. 2.1.9  t.asm Sun Dec 28 14:17:22 2008

t.asm(995): Including file 't.vec'
t.asm(996): Including file 't.inc'
t.inc(2): warning: Register r5 already defined by the .DEF directive
t.asm(996): 't.inc' included form here
t.inc(3): warning: Register r4 already defined by the .DEF directive
t.asm(996): 't.inc' included form here
t.inc(6): warning: Register r7 already defined by the .DEF directive
t.asm(996): 't.inc' included form here
t.inc(7): warning: Register r6 already defined by the .DEF directive
t.asm(996): 't.inc' included form here
t.inc(8): warning: Register r9 already defined by the .DEF directive
t.asm(996): 't.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.3 Standard
                 ;(C) Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "t.vec"
                 
                 ;INTERRUPT VECTORS
000000 940c 0033 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0063 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 	.INCLUDE "t.inc"
                 
                 	.DEF _ComaCounter=R5
                 	.DEF _SCount=R4
                 _32:
00002a c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R7
                 	.DEF __lcd_y=R6
                 	.DEF __lcd_maxx=R9
                 _0:
00002b 6152
00002c 696d
00002d 2e6e
00002e 0020      	.DB  0x52,0x61,0x6D,0x69,0x6E,0x2E,0x20,0x0
                 
                 __GLOBAL_INI_TBL:
00002f 0002      	.DW  0x02
000030 0265      	.DW  __base_y_G2
000031 0054      	.DW  _32*2
                 
000032 0000      	.DW  0
                 _0x2A:
                 
                 __RESET:
000033 94f8      	CLI
000034 27ee      	CLR  R30
000035 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000036 e0f1      	LDI  R31,1
000037 bffb      	OUT  GICR,R31
000038 bfeb      	OUT  GICR,R30
000039 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003a e1f8      	LDI  R31,0x18
00003b bdf1      	OUT  WDTCR,R31
00003c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003d e08d      	LDI  R24,13
00003e e0a2      	LDI  R26,2
00003f 27bb      	CLR  R27
                 __CLEAR_REG:
000040 93ed      	ST   X+,R30
000041 958a      	DEC  R24
000042 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000043 e080      	LDI  R24,LOW(0x800)
000044 e098      	LDI  R25,HIGH(0x800)
000045 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000046 93ed      	ST   X+,R30
000047 9701      	SBIW R24,1
000048 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000049 e5ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004b 9185      	LPM  R24,Z+
00004c 9195      	LPM  R25,Z+
00004d 9700      	SBIW R24,0
00004e f061      	BREQ __GLOBAL_INI_END
00004f 91a5      	LPM  R26,Z+
000050 91b5      	LPM  R27,Z+
000051 9005      	LPM  R0,Z+
000052 9015      	LPM  R1,Z+
000053 01bf      	MOVW R22,R30
000054 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000055 9005      	LPM  R0,Z+
000056 920d      	ST   X+,R0
000057 9701      	SBIW R24,1
000058 f7e1      	BRNE __GLOBAL_INI_LOOP
000059 01fb      	MOVW R30,R22
00005a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00005b e5ef      	LDI  R30,LOW(0x85F)
00005c bfed      	OUT  SPL,R30
00005d e0e8      	LDI  R30,HIGH(0x85F)
00005e bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005f e6c0      	LDI  R28,LOW(0x260)
000060 e0d2      	LDI  R29,HIGH(0x260)
                 
000061 940c 00c2 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.25.3 Standard
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project :
                 ;       9 Version :
                 ;      10 Date    : 12/14/2008
                 ;      11 Author  : F4CG
                 ;      12 Company : F4CG
                 ;      13 Comments:
                 ;      14 
                 ;      15 
                 ;      16 Chip type           : ATmega32
                 ;      17 Program type        : Application
                 ;      18 Clock frequency     : 8.000000 MHz
                 ;      19 Memory model        : Small
                 ;      20 External SRAM size  : 0
                 ;      21 Data Stack size     : 512
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega32.h>
                 ;      25 
                 ;      26 // Alphanumeric LCD Module functions
                 ;      27 #asm
                 ;      28    .equ __lcd_port=0x15 ;PORTC
                    .equ __lcd_port=0x15 ;PORTC
                 ;      29 #endasm
                 ;      30 #include <lcd.h>
                 ;      31 #include <delay.h>
                 ;      32 unsigned char RxData[5],ComaCounter,SCount;
                 _RxData:
000260           	.BYTE 0x5
                 ;      33 
                 ;      34 
                 ;      35 interrupt [USART_RXC] void usart_rx_isr(void)
                 ;      36 {
                 
                 	.CSEG
                 _usart_rx_isr:
000063 920a      	ST   -Y,R0
000064 921a      	ST   -Y,R1
000065 92fa      	ST   -Y,R15
000066 936a      	ST   -Y,R22
000067 937a      	ST   -Y,R23
000068 938a      	ST   -Y,R24
000069 939a      	ST   -Y,R25
00006a 93aa      	ST   -Y,R26
00006b 93ba      	ST   -Y,R27
00006c 93ea      	ST   -Y,R30
00006d 93fa      	ST   -Y,R31
00006e b7ef      	IN   R30,SREG
00006f 93ea      	ST   -Y,R30
                 ;      37     char Rx,iser;
                 ;      38     //status=UCSR0A;
                 ;      39     Rx=UDR;
000070 931a      	ST   -Y,R17
000071 930a      	ST   -Y,R16
                 ;	Rx -> R17
                 ;	iser -> R16
000072 b11c      	IN   R17,12
                 ;      40     lcd_putchar(Rx);
000073 931a      	ST   -Y,R17
000074 940e 017e 	CALL _lcd_putchar
                 ;      41     if(Rx=='S')
000076 3513      	CPI  R17,83
000077 f429      	BRNE _0x3
                 ;      42     {
                 ;      43         SCount++;
000078 9443      	INC  R4
                 ;      44         while(SCount==8);
                 _0x4:
000079 e0e8      	LDI  R30,LOW(8)
00007a 15e4      	CP   R30,R4
00007b f3e9      	BREQ _0x4
                 ;      45     }
                 ;      46     else
00007c c001      	RJMP _0x7
                 _0x3:
                 ;      47     {
                 ;      48         SCount=0;
00007d 2444      	CLR  R4
                 ;      49     }
                 _0x7:
                 ;      50     switch (Rx)
00007e 2fe1      	MOV  R30,R17
                 ;      51     {
                 ;      52             case '$':
00007f 32e4      	CPI  R30,LOW(0x24)
000080 f471      	BRNE _0xB
                 ;      53                     for(iser=0;iser<5;iser++)
000081 e000      	LDI  R16,LOW(0)
                 _0xD:
000082 3005      	CPI  R16,5
000083 f440      	BRSH _0xE
                 ;      54                             {RxData[iser]=0;}
000084 2fe0      	MOV  R30,R16
000085 e0f0      	LDI  R31,0
000086 5ae0      	SUBI R30,LOW(-_RxData)
000087 4ffd      	SBCI R31,HIGH(-_RxData)
000088 e0a0      	LDI  R26,LOW(0)
000089 83a0      	STD  Z+0,R26
00008a 5f0f      	SUBI R16,-1
00008b cff6      	RJMP _0xD
                 _0xE:
                 ;      55                     ComaCounter = 0;
00008c 2455      	CLR  R5
                 ;      56                     break;
00008d 940c 00b2 	JMP  _0xA
                 ;      57             case ',':
                 _0xB:
00008f 32ec      	CPI  R30,LOW(0x2C)
000090 f419      	BRNE _0xF
                 ;      58                     ComaCounter++;
000091 9453      	INC  R5
                 ;      59                     break;
000092 940c 00b2 	JMP  _0xA
                 ;      60             case '*':
                 _0xF:
000094 32ea      	CPI  R30,LOW(0x2A)
000095 f439      	BRNE _0x18
                 ;      61 	                #asm("WDR");   //}{
000096 95a8      	WDR
                 ;      62 
                 ;      63                     switch (RxData[0])      //10..99 for write, //110..199 Read //210..255 control
000097 91e0 0260 	LDS  R30,_RxData
                 ;      64                     {
                 ;      65                             case 9:
000099 30e9      	CPI  R30,LOW(0x9)
00009a f409      	BRNE _0x13
                 ;      66                                 while(1);
                 _0x15:
00009b cfff      	RJMP _0x15
                 ;      67                                 break;
                 ;      68                     }
                 _0x13:
                 ;      69                    //UCSR0B=0xD8;
                 ;      70                    //UDR0 = '$';
                 ;      71            	break;
00009c c015      	RJMP _0xA
                 ;      72             default:
                 _0x18:
                 ;      73                     if ( ComaCounter<5 && ComaCounter >=1 )
00009d e0e5      	LDI  R30,LOW(5)
00009e 165e      	CP   R5,R30
00009f f418      	BRSH _0x1A
0000a0 e0e1      	LDI  R30,LOW(1)
0000a1 165e      	CP   R5,R30
0000a2 f408      	BRSH _0x1B
                 _0x1A:
0000a3 c00e      	RJMP _0x19
                 _0x1B:
                 ;      74                             RxData[ComaCounter-1]=10*RxData[ComaCounter-1] + Rx - '0';
0000a4 2de5      	MOV  R30,R5
0000a5 50e1      	SUBI R30,LOW(1)
0000a6 e0f0      	LDI  R31,0
0000a7 5ae0      	SUBI R30,LOW(-_RxData)
0000a8 4ffd      	SBCI R31,HIGH(-_RxData)
0000a9 01bf      	MOVW R22,R30
0000aa 81e0      	LD   R30,Z
0000ab e0aa      	LDI  R26,LOW(10)
0000ac 9fea      	MUL  R30,R26
0000ad 01f0      	MOVW R30,R0
0000ae 0fe1      	ADD  R30,R17
0000af 53e0      	SUBI R30,LOW(48)
0000b0 01db      	MOVW R26,R22
0000b1 93ec      	ST   X,R30
                 ;      75                     break;
                 _0x19:
                 ;      76         }
                 _0xA:
                 ;      77 }
0000b2 9109      	LD   R16,Y+
0000b3 9119      	LD   R17,Y+
0000b4 91e9      	LD   R30,Y+
0000b5 bfef      	OUT  SREG,R30
0000b6 91f9      	LD   R31,Y+
0000b7 91e9      	LD   R30,Y+
0000b8 91b9      	LD   R27,Y+
0000b9 91a9      	LD   R26,Y+
0000ba 9199      	LD   R25,Y+
0000bb 9189      	LD   R24,Y+
0000bc 9179      	LD   R23,Y+
0000bd 9169      	LD   R22,Y+
0000be 90f9      	LD   R15,Y+
0000bf 9019      	LD   R1,Y+
0000c0 9009      	LD   R0,Y+
0000c1 9518      	RETI
                 ;      78 
                 ;      79 // Declare your global variables here
                 ;      80 
                 ;      81 void main(void)
                 ;      82 {
                 _main:
                 ;      83 // Declare your local variables here
                 ;      84 
                 ;      85 // Input/Output Ports initialization
                 ;      86 // Port A initialization
                 ;      87 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      88 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      89 PORTA=0x00;
0000c2 e0e0      	LDI  R30,LOW(0)
0000c3 bbeb      	OUT  0x1B,R30
                 ;      90 DDRA=0x00;
0000c4 bbea      	OUT  0x1A,R30
                 ;      91 
                 ;      92 // Port B initialization
                 ;      93 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      94 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      95 PORTB=0x00;
0000c5 bbe8      	OUT  0x18,R30
                 ;      96 DDRB=0x00;
0000c6 bbe7      	OUT  0x17,R30
                 ;      97 
                 ;      98 // Port C initialization
                 ;      99 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     100 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     101 PORTC=0x00;
0000c7 bbe5      	OUT  0x15,R30
                 ;     102 DDRC=0x00;
0000c8 bbe4      	OUT  0x14,R30
                 ;     103 
                 ;     104 // Port D initialization
                 ;     105 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     106 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     107 PORTD=0x00;
0000c9 bbe2      	OUT  0x12,R30
                 ;     108 DDRD=0x00;
0000ca bbe1      	OUT  0x11,R30
                 ;     109 
                 ;     110 // Timer/Counter 0 initialization
                 ;     111 // Clock source: System Clock
                 ;     112 // Clock value: Timer 0 Stopped
                 ;     113 // Mode: Normal top=FFh
                 ;     114 // OC0 output: Disconnected
                 ;     115 TCCR0=0x00;
0000cb bfe3      	OUT  0x33,R30
                 ;     116 TCNT0=0x00;
0000cc bfe2      	OUT  0x32,R30
                 ;     117 OCR0=0x00;
0000cd bfec      	OUT  0x3C,R30
                 ;     118 
                 ;     119 // Timer/Counter 1 initialization
                 ;     120 // Clock source: System Clock
                 ;     121 // Clock value: Timer 1 Stopped
                 ;     122 // Mode: Normal top=FFFFh
                 ;     123 // OC1A output: Discon.
                 ;     124 // OC1B output: Discon.
                 ;     125 // Noise Canceler: Off
                 ;     126 // Input Capture on Falling Edge
                 ;     127 // Timer 1 Overflow Interrupt: Off
                 ;     128 // Input Capture Interrupt: Off
                 ;     129 // Compare A Match Interrupt: Off
                 ;     130 // Compare B Match Interrupt: Off
                 ;     131 TCCR1A=0x00;
0000ce bdef      	OUT  0x2F,R30
                 ;     132 TCCR1B=0x00;
0000cf bdee      	OUT  0x2E,R30
                 ;     133 TCNT1H=0x00;
0000d0 bded      	OUT  0x2D,R30
                 ;     134 TCNT1L=0x00;
0000d1 bdec      	OUT  0x2C,R30
                 ;     135 ICR1H=0x00;
0000d2 bde7      	OUT  0x27,R30
                 ;     136 ICR1L=0x00;
0000d3 bde6      	OUT  0x26,R30
                 ;     137 OCR1AH=0x00;
0000d4 bdeb      	OUT  0x2B,R30
                 ;     138 OCR1AL=0x00;
0000d5 bdea      	OUT  0x2A,R30
                 ;     139 OCR1BH=0x00;
0000d6 bde9      	OUT  0x29,R30
                 ;     140 OCR1BL=0x00;
0000d7 bde8      	OUT  0x28,R30
                 ;     141 
                 ;     142 // Timer/Counter 2 initialization
                 ;     143 // Clock source: System Clock
                 ;     144 // Clock value: Timer 2 Stopped
                 ;     145 // Mode: Normal top=FFh
                 ;     146 // OC2 output: Disconnected
                 ;     147 ASSR=0x00;
0000d8 bde2      	OUT  0x22,R30
                 ;     148 TCCR2=0x00;
0000d9 bde5      	OUT  0x25,R30
                 ;     149 TCNT2=0x00;
0000da bde4      	OUT  0x24,R30
                 ;     150 OCR2=0x00;
0000db bde3      	OUT  0x23,R30
                 ;     151 
                 ;     152 // External Interrupt(s) initialization
                 ;     153 // INT0: Off
                 ;     154 // INT1: Off
                 ;     155 // INT2: Off
                 ;     156 MCUCR=0x00;
0000dc bfe5      	OUT  0x35,R30
                 ;     157 MCUCSR=0x00;
0000dd bfe4      	OUT  0x34,R30
                 ;     158 
                 ;     159 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     160 TIMSK=0x00;
0000de bfe9      	OUT  0x39,R30
                 ;     161 // USART initialization
                 ;     162 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     163 // USART Receiver: On
                 ;     164 // USART Transmitter: On
                 ;     165 // USART Mode: Asynchronous
                 ;     166 // USART Baud rate: 9600
                 ;     167 UCSRA=0x00;
0000df b9eb      	OUT  0xB,R30
                 ;     168 UCSRB=0x98;
0000e0 e9e8      	LDI  R30,LOW(152)
0000e1 b9ea      	OUT  0xA,R30
                 ;     169 UCSRC=0x86;
0000e2 e8e6      	LDI  R30,LOW(134)
0000e3 bde0      	OUT  0x20,R30
                 ;     170 UBRRH=0x00;
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 bde0      	OUT  0x20,R30
                 ;     171 UBRRL=0x33;
0000e6 e3e3      	LDI  R30,LOW(51)
0000e7 b9e9      	OUT  0x9,R30
                 ;     172 
                 ;     173 // Analog Comparator initialization
                 ;     174 // Analog Comparator: Off
                 ;     175 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     176 ACSR=0x80;
0000e8 e8e0      	LDI  R30,LOW(128)
0000e9 b9e8      	OUT  0x8,R30
                 ;     177 SFIOR=0x00;
0000ea e0e0      	LDI  R30,LOW(0)
0000eb bfe0      	OUT  0x30,R30
                 ;     178 
                 ;     179 // Watchdog Timer initialization
                 ;     180 // Watchdog Timer Prescaler: OSC/64k
                 ;     181 #asm("WDR");
0000ec 95a8      	WDR
                 ;     182 WDTCR=0x0D;
0000ed e0ed      	LDI  R30,LOW(13)
0000ee bde1      	OUT  0x21,R30
                 ;     183 
                 ;     184 // Global enable interrupts
                 ;     185 #asm("sei")
0000ef 9478      	sei
                 ;     186 
                 ;     187 // LCD module initialization
                 ;     188 lcd_init(20);
0000f0 e1e4      	LDI  R30,LOW(20)
0000f1 93ea      	ST   -Y,R30
0000f2 940e 01bb 	CALL _lcd_init
                 ;     189 
                 ;     190 while (1)
                 _0x1C:
                 ;     191       {
                 ;     192       // Place your code here
                 ;     193       #asm("wdr");
0000f4 95a8      	wdr
                 ;     194       lcd_putsf("Ramin. ");
0000f5 e5e6
0000f6 e0f0      	__POINTW1FN _0,0
0000f7 93fa      	ST   -Y,R31
0000f8 93ea      	ST   -Y,R30
0000f9 940e 0198 	CALL _lcd_putsf
                 ;     195       delay_ms(500);
0000fb efe4      	LDI  R30,LOW(500)
0000fc e0f1      	LDI  R31,HIGH(500)
0000fd 93fa      	ST   -Y,R31
0000fe 93ea      	ST   -Y,R30
0000ff 940e 0201 	CALL _delay_ms
                 ;     196       };
000101 940c 00f4 	JMP  _0x1C
                 ;     197 }
                 _0x1F:
000103 cfff      	RJMP _0x1F
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
000265           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
000104 e6f4          ldi   r31,100
                 __lcd_delay0:
000105 95fa          dec   r31
000106 f7f1          brne  __lcd_delay0
000107 9508      	RET
                 __lcd_ready:
000108 b3a4          in    r26,__lcd_direction
000109 70af          andi  r26,0xf                 ;set as input
00010a bba4          out   __lcd_direction,r26
00010b 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
00010c 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
00010d 940e 01f2 	CALL SUBOPT_0x0
00010f 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000110 940e 01f2 	CALL SUBOPT_0x0
000112 b3a3          in    r26,__lcd_pin
000113 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000114 940e 01f2 	CALL SUBOPT_0x0
000116 940e 0104 	CALL __lcd_delay_G2
000118 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000119 940e 01f2 	CALL SUBOPT_0x0
00011b 940e 01f2 	CALL SUBOPT_0x0
00011d 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00011e 940e 01f2 	CALL SUBOPT_0x0
000120 940e 01f2 	CALL SUBOPT_0x0
000122 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000123 fda7          sbrc  r26,__lcd_busy_flag
000124 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
                     ;rjmp  __lcd_busy
000125 940e 01f2 	CALL SUBOPT_0x0
000127 940e 01f2 	CALL SUBOPT_0x0
000129 9508      	RET
                 __lcd_write_nibble_G2:
00012a 7fa0          andi  r26,0xf0
00012b 2bab          or    r26,r27
00012c bba5          out   __lcd_port,r26          ;write
00012d 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00012e 940e 0104 	CALL __lcd_delay_G2
000130 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000131 940e 0104 	CALL __lcd_delay_G2
000133 9508      	RET
                 __lcd_write_data:
000134 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000135 b3a4          in    r26,__lcd_direction
000136 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
000137 bba4          out   __lcd_direction,r26
000138 b3b5          in    r27,__lcd_port
000139 70bf          andi  r27,0xf
00013a 81a8          ld    r26,y
00013b 940e 012a 	CALL __lcd_write_nibble_G2
00013d 81a8          ld    r26,y
00013e 95a2          swap  r26
00013f 940e 012a 	CALL __lcd_write_nibble_G2
000141 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000142 9621      	ADIW R28,1
000143 9508      	RET
                 __lcd_read_nibble_G2:
000144 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000145 940e 0104 	CALL __lcd_delay_G2
000147 b3e3          in    r30,__lcd_pin           ;read
000148 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000149 940e 0104 	CALL __lcd_delay_G2
00014b 7fe0          andi  r30,0xf0
00014c 9508      	RET
                 _lcd_read_byte0_G2:
00014d 940e 0104 	CALL __lcd_delay_G2
00014f 940e 0144 	CALL __lcd_read_nibble_G2
000151 2fae          mov   r26,r30
000152 940e 0144 	CALL __lcd_read_nibble_G2
000154 98a9          cbi   __lcd_port,__lcd_rd     ;RD=0
000155 95e2          swap  r30
000156 2bea          or    r30,r26
000157 9508      	RET
                 _lcd_gotoxy:
000158 940e 0108 	CALL __lcd_ready
00015a 81e8      	LD   R30,Y
00015b e0f0      	LDI  R31,0
00015c 59eb      	SUBI R30,LOW(-__base_y_G2)
00015d 4ffd      	SBCI R31,HIGH(-__base_y_G2)
00015e 81e0      	LD   R30,Z
00015f 81a9      	LDD  R26,Y+1
000160 0fea      	ADD  R30,R26
000161 93ea      	ST   -Y,R30
000162 940e 0134 	CALL __lcd_write_data
000164 8079      	LDD  R7,Y+1
000165 8068      	LDD  R6,Y+0
000166 9622      	ADIW R28,2
000167 9508      	RET
                 _lcd_clear:
000168 940e 0108 	CALL __lcd_ready
00016a e0e2      	LDI  R30,LOW(2)
00016b 93ea      	ST   -Y,R30
00016c 940e 0134 	CALL __lcd_write_data
00016e 940e 0108 	CALL __lcd_ready
000170 e0ec      	LDI  R30,LOW(12)
000171 93ea      	ST   -Y,R30
000172 940e 0134 	CALL __lcd_write_data
000174 940e 0108 	CALL __lcd_ready
000176 e0e1      	LDI  R30,LOW(1)
000177 93ea      	ST   -Y,R30
000178 940e 0134 	CALL __lcd_write_data
00017a e0e0      	LDI  R30,LOW(0)
00017b 2e6e      	MOV  R6,R30
00017c 2e7e      	MOV  R7,R30
00017d 9508      	RET
                 _lcd_putchar:
00017e 93ef          push r30
00017f 93ff          push r31
000180 81a8          ld   r26,y
000181 9468          set
000182 30aa          cpi  r26,10
000183 f021          breq __lcd_putchar1
000184 94e8          clt
000185 9473      	INC  R7
000186 1497      	CP   R9,R7
000187 f438      	BRSH _0x21
                 	__lcd_putchar1:
000188 9463      	INC  R6
000189 e0e0      	LDI  R30,LOW(0)
00018a 93ea      	ST   -Y,R30
00018b 926a      	ST   -Y,R6
00018c 940e 0158 	CALL _lcd_gotoxy
00018e f02e      	brts __lcd_putchar0
                 _0x21:
00018f df78          rcall __lcd_ready
000190 9aa8          sbi  __lcd_port,__lcd_rs ;RS=1
000191 81a8          ld   r26,y
000192 93aa          st   -y,r26
000193 dfa0          rcall __lcd_write_data
                 __lcd_putchar0:
000194 91ff          pop  r31
000195 91ef          pop  r30
000196 9621      	ADIW R28,1
000197 9508      	RET
                 _lcd_putsf:
000198 931a      	ST   -Y,R17
                 _0x25:
000199 81e9      	LDD  R30,Y+1
00019a 81fa      	LDD  R31,Y+1+1
00019b 9631      	ADIW R30,1
00019c 83e9      	STD  Y+1,R30
00019d 83fa      	STD  Y+1+1,R31
00019e 9731      	SBIW R30,1
00019f 91e4      	LPM  R30,Z
0001a0 2f1e      	MOV  R17,R30
0001a1 30e0      	CPI  R30,0
0001a2 f021      	BREQ _0x27
0001a3 931a      	ST   -Y,R17
0001a4 940e 017e 	CALL _lcd_putchar
0001a6 cff2      	RJMP _0x25
                 _0x27:
0001a7 8118      	LDD  R17,Y+0
0001a8 9623      	ADIW R28,3
0001a9 9508      	RET
                 __long_delay_G2:
0001aa 27aa          clr   r26
0001ab 27bb          clr   r27
                 __long_delay0:
0001ac 9711          sbiw  r26,1         ;2 cycles
0001ad f7f1          brne  __long_delay0 ;2 cycles
0001ae 9508      	RET
                 __lcd_init_write_G2:
0001af 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0001b0 b3a4          in    r26,__lcd_direction
0001b1 6fa7          ori   r26,0xf7                ;set as output
0001b2 bba4          out   __lcd_direction,r26
0001b3 b3b5          in    r27,__lcd_port
0001b4 70bf          andi  r27,0xf
0001b5 81a8          ld    r26,y
0001b6 940e 012a 	CALL __lcd_write_nibble_G2
0001b8 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001b9 9621      	ADIW R28,1
0001ba 9508      	RET
                 _lcd_init:
0001bb 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0001bc 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
0001bd 8098      	LDD  R9,Y+0
0001be 81e8      	LD   R30,Y
0001bf 58e0      	SUBI R30,-LOW(128)
0001c0 93e0 0267 	__PUTB1MN __base_y_G2,2
0001c2 81e8      	LD   R30,Y
0001c3 54e0      	SUBI R30,-LOW(192)
0001c4 93e0 0268 	__PUTB1MN __base_y_G2,3
0001c6 940e 01f6 	CALL SUBOPT_0x1
0001c8 940e 01f6 	CALL SUBOPT_0x1
0001ca 940e 01f6 	CALL SUBOPT_0x1
0001cc 940e 01aa 	CALL __long_delay_G2
0001ce e2e0      	LDI  R30,LOW(32)
0001cf 93ea      	ST   -Y,R30
0001d0 940e 01af 	CALL __lcd_init_write_G2
0001d2 940e 01aa 	CALL __long_delay_G2
0001d4 e2e8      	LDI  R30,LOW(40)
0001d5 940e 01fc 	CALL SUBOPT_0x2
0001d7 e0e4      	LDI  R30,LOW(4)
0001d8 940e 01fc 	CALL SUBOPT_0x2
0001da e8e5      	LDI  R30,LOW(133)
0001db 940e 01fc 	CALL SUBOPT_0x2
0001dd b3a4          in    r26,__lcd_direction
0001de 70af          andi  r26,0xf                 ;set as input
0001df bba4          out   __lcd_direction,r26
0001e0 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001e1 940e 014d 	CALL _lcd_read_byte0_G2
0001e3 30e5      	CPI  R30,LOW(0x5)
0001e4 f011      	BREQ _0x28
0001e5 e0e0      	LDI  R30,LOW(0)
0001e6 c009      	RJMP _0x29
                 _0x28:
0001e7 940e 0108 	CALL __lcd_ready
0001e9 e0e6      	LDI  R30,LOW(6)
0001ea 93ea      	ST   -Y,R30
0001eb 940e 0134 	CALL __lcd_write_data
0001ed 940e 0168 	CALL _lcd_clear
0001ef e0e1      	LDI  R30,LOW(1)
                 _0x29:
0001f0 9621      	ADIW R28,1
0001f1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 9 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x0:
0001f2 940e 0104 	CALL __lcd_delay_G2
0001f4 940c 0104 	JMP  __lcd_delay_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
0001f6 940e 01aa 	CALL __long_delay_G2
0001f8 e3e0      	LDI  R30,LOW(48)
0001f9 93ea      	ST   -Y,R30
0001fa 940c 01af 	JMP  __lcd_init_write_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
0001fc 93ea      	ST   -Y,R30
0001fd 940e 0134 	CALL __lcd_write_data
0001ff 940c 01aa 	JMP  __long_delay_G2
                 
                 _delay_ms:
000201 91e9      	ld   r30,y+
000202 91f9      	ld   r31,y+
000203 9630      	adiw r30,0
000204 f039      	breq __delay_ms1
                 __delay_ms0:
000205 ed80
000206 e097
000207 9701
000208 f7f1      	__DELAY_USW 0x7D0
000209 95a8      	wdr
00020a 9731      	sbiw r30,1
00020b f7c9      	brne __delay_ms0
                 __delay_ms1:
00020c 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   7 r1 :   3 r2 :   0 r3 :   0 r4 :   3 r5 :   5 r6 :   4 r7 :   4 
r8 :   0 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   6 r17:  11 r18:   0 r19:   0 r20:   0 r21:   0 r22:   6 r23:   2 
r24:  11 r25:   5 r26:  41 r27:  10 r28:   7 r29:   1 r30: 147 r31:  24 
x  :   4 y  :  66 z  :  11 
Registers used: 23 out of 35 (65.7%)

ATmega32 instruction use summary:
adc   :   0 add   :   2 adiw  :   8 and   :   0 andi  :   6 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   6 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :  12 brpl  :   0 
brsh  :   4 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  50 cbi   :  11 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :   6 cls   :   0 clt   :   1 clv   :   0 
clz   :   0 com   :   0 cp    :   4 cpc   :   0 cpi   :   9 cpse  :   0 
dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :  10 inc   :   4 jmp   :  28 ld    :  26 ldd   :   7 
ldi   :  51 lds   :   1 lpm   :   8 lsl   :   0 lsr   :   0 mov   :   7 
movw  :   6 mul   :   1 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   2 ori   :   2 out   :  50 pop   :   2 push  :   2 rcall :   2 
ret   :  14 reti  :   1 rjmp  :   9 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   3 sbi   :  10 sbic  :   0 sbis  :   0 sbiw  :   7 sbr   :   0 
sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  37 std   :   3 sts   :   2 sub   :   0 subi  :   8 
swap  :   2 tst   :   0 wdr   :   4 
Instructions used: 47 out of 111 (42.3%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00041a   1032     18   1050   32768   3.2%
[.dseg] 0x000060 0x000269      0      9      9    2048   0.4%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 5 warnings
