{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652146254868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652146254869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 08:30:54 2022 " "Processing started: Tue May 10 08:30:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652146254869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146254869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mock1 -c Mock1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mock1 -c Mock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146254869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652146255200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652146255200 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../src/Mux.sv " "Entity \"Mux\" obtained from \"../src/Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "../src/Mux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1652146262284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock1/src/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock1/src/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../src/Mux.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652146262285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146262285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock1/src/mock1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock1/src/mock1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mock1 " "Found entity 1: Mock1" {  } { { "../src/Mock1.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Mock1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652146262286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146262286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock1/src/logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock1/src/logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "../src/Logic.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652146262287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146262287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock1/src/arithmetic.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock1/src/arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic " "Found entity 1: Arithmetic" {  } { { "../src/Arithmetic.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652146262289 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../src/Arithmetic.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Arithmetic.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652146262289 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_adder " "Found entity 3: half_adder" {  } { { "../src/Arithmetic.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Arithmetic.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652146262289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146262289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mock1 " "Elaborating entity \"Mock1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652146262318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic Arithmetic:Ar1 " "Elaborating entity \"Arithmetic\" for hierarchy \"Arithmetic:Ar1\"" {  } { { "../src/Mock1.sv" "Ar1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Mock1.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652146262324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Arithmetic:Ar1\|full_adder:FA " "Elaborating entity \"full_adder\" for hierarchy \"Arithmetic:Ar1\|full_adder:FA\"" {  } { { "../src/Arithmetic.sv" "FA" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Arithmetic.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652146262339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Arithmetic:Ar1\|full_adder:FA\|half_adder:h1 " "Elaborating entity \"half_adder\" for hierarchy \"Arithmetic:Ar1\|full_adder:FA\|half_adder:h1\"" {  } { { "../src/Arithmetic.sv" "h1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Arithmetic.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652146262348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic Logic:log1 " "Elaborating entity \"Logic\" for hierarchy \"Logic:log1\"" {  } { { "../src/Mock1.sv" "log1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Mock1.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652146262354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Logic.sv(19) " "Verilog HDL assignment warning at Logic.sv(19): truncated value with size 2 to match size of target (1)" {  } { { "../src/Logic.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Logic.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652146262355 "|Mock1|Logic:log1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux1 " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux1\"" {  } { { "../src/Mock1.sv" "mux1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock1/src/Mock1.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652146262361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652146262799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652146263060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652146263060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652146263159 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652146263159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652146263159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652146263159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652146263171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 08:31:03 2022 " "Processing ended: Tue May 10 08:31:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652146263171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652146263171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652146263171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652146263171 ""}
