#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001e2d65f6cb0 .scope module, "ed25519_field_add" "ed25519_field_add" 2 171;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
o000001e2d663c1f8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d660a5b0_0 .net "a", 254 0, o000001e2d663c1f8;  0 drivers
o000001e2d663c228 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d6609430_0 .net "b", 254 0, o000001e2d663c228;  0 drivers
v000001e2d6608210_0 .net "result", 254 0, L_000001e2d66dac10;  1 drivers
L_000001e2d66dac10 .arith/sum 255, o000001e2d663c1f8, o000001e2d663c228;
S_000001e2d65f6b20 .scope module, "ed25519_field_mult" "ed25519_field_mult" 2 179;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
v000001e2d6609570_0 .net *"_ivl_0", 509 0, L_000001e2d66dab70;  1 drivers
L_000001e2d66e6788 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d660a8d0_0 .net *"_ivl_3", 254 0, L_000001e2d66e6788;  1 drivers
v000001e2d6609250_0 .net *"_ivl_4", 509 0, L_000001e2d66da850;  1 drivers
L_000001e2d66e67d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d6609750_0 .net *"_ivl_7", 254 0, L_000001e2d66e67d0;  1 drivers
o000001e2d663c3d8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d6608a30_0 .net "a", 254 0, o000001e2d663c3d8;  0 drivers
o000001e2d663c408 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d6609610_0 .net "b", 254 0, o000001e2d663c408;  0 drivers
v000001e2d66096b0_0 .net "product", 509 0, L_000001e2d66d98b0;  1 drivers
v000001e2d66097f0_0 .net "result", 254 0, L_000001e2d66d99f0;  1 drivers
L_000001e2d66dab70 .concat [ 255 255 0 0], o000001e2d663c3d8, L_000001e2d66e6788;
L_000001e2d66da850 .concat [ 255 255 0 0], o000001e2d663c408, L_000001e2d66e67d0;
L_000001e2d66d98b0 .arith/mult 510, L_000001e2d66dab70, L_000001e2d66da850;
L_000001e2d66d99f0 .part L_000001e2d66d98b0, 0, 255;
S_000001e2d65f64e0 .scope module, "ed25519_point_double" "ed25519_point_double" 2 62;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001e2d65ae930 .param/l "COMPUTE" 1 2 78, +C4<00000000000000000000000000000001>;
P_000001e2d65ae968 .param/l "DONE" 1 2 78, +C4<00000000000000000000000000000010>;
P_000001e2d65ae9a0 .param/l "IDLE" 1 2 78, +C4<00000000000000000000000000000000>;
o000001e2d663c528 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d6609890_0 .net "P_T", 254 0, o000001e2d663c528;  0 drivers
o000001e2d663c558 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d6609930_0 .net "P_X", 254 0, o000001e2d663c558;  0 drivers
o000001e2d663c588 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66099d0_0 .net "P_Y", 254 0, o000001e2d663c588;  0 drivers
o000001e2d663c5b8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d660a470_0 .net "P_Z", 254 0, o000001e2d663c5b8;  0 drivers
v000001e2d66082b0_0 .var "R_T", 254 0;
v000001e2d6609bb0_0 .var "R_X", 254 0;
v000001e2d6609c50_0 .var "R_Y", 254 0;
v000001e2d6609f70_0 .var "R_Z", 254 0;
o000001e2d663c6a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d660a3d0_0 .net "clk", 0 0, o000001e2d663c6a8;  0 drivers
v000001e2d6608490_0 .var "done", 0 0;
o000001e2d663c708 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d6608350_0 .net "rst_n", 0 0, o000001e2d663c708;  0 drivers
o000001e2d663c738 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d6609cf0_0 .net "start", 0 0, o000001e2d663c738;  0 drivers
v000001e2d6609d90_0 .var "state", 1 0;
E_000001e2d661c460/0 .event negedge, v000001e2d6608350_0;
E_000001e2d661c460/1 .event posedge, v000001e2d660a3d0_0;
E_000001e2d661c460 .event/or E_000001e2d661c460/0, E_000001e2d661c460/1;
S_000001e2d65f6670 .scope module, "sha256_padded" "sha256_padded" 3 227;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 11 "msg_length";
    .port_info 4 /INPUT 512 "message";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
P_000001e2d63bc5c0 .param/l "MAX_MSG_BYTES" 0 3 228, +C4<00000000000000000000000001000000>;
P_000001e2d63bc5f8 .param/l "SHA256_IV" 1 3 240, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>;
L_000001e2d65a84b0 .functor BUFZ 256, v000001e2d660aa10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d65a8600 .functor BUFZ 1, v000001e2d660baf0_0, C4<0>, C4<0>, C4<0>;
o000001e2d663d2a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d65710d0_0 .net "clk", 0 0, o000001e2d663d2a8;  0 drivers
v000001e2d6572250_0 .net "done", 0 0, L_000001e2d65a8600;  1 drivers
v000001e2d65724d0_0 .net "hash_out", 255 0, L_000001e2d65a84b0;  1 drivers
v000001e2d6571350_0 .var/i "i", 31 0;
o000001e2d663d7e8 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d6572570_0 .net "message", 511 0, o000001e2d663d7e8;  0 drivers
o000001e2d663d818 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v000001e2d656faf0_0 .net "msg_length", 10 0, o000001e2d663d818;  0 drivers
v000001e2d656f730_0 .var "padded_message", 511 0;
o000001e2d663d4e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d65708b0_0 .net "rst_n", 0 0, o000001e2d663d4e8;  0 drivers
v000001e2d656f7d0_0 .net "sha_cycles", 7 0, v000001e2d660aab0_0;  1 drivers
v000001e2d656fff0_0 .net "sha_done", 0 0, v000001e2d660baf0_0;  1 drivers
v000001e2d65704f0_0 .net "sha_hash_out", 255 0, v000001e2d660aa10_0;  1 drivers
o000001e2d663d578 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d656fc30_0 .net "start", 0 0, o000001e2d663d578;  0 drivers
E_000001e2d661c2a0 .event edge, v000001e2d656faf0_0, v000001e2d6572570_0;
S_000001e2d65f6fd0 .scope module, "core" "sha256_core" 3 269, 3 8 0, S_000001e2d65f6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_000001e2d65dd210 .param/l "COMPRESS" 1 3 44, C4<10>;
P_000001e2d65dd248 .param/l "EXPAND" 1 3 43, C4<01>;
P_000001e2d65dd280 .param/l "FINALIZE" 1 3 45, C4<11>;
P_000001e2d65dd2b8 .param/l "IDLE" 1 3 42, C4<00>;
v000001e2d66088f0 .array "H", 7 0, 31 0;
v000001e2d6608d50 .array "K", 63 0, 31 0;
v000001e2d6608df0_0 .net "T1", 31 0, L_000001e2d66d93b0;  1 drivers
v000001e2d6608e90_0 .net "T2", 31 0, L_000001e2d66d9f90;  1 drivers
v000001e2d660add0 .array "W", 63 0, 31 0;
v000001e2d660ad30_0 .net *"_ivl_1", 31 0, L_000001e2d66db4d0;  1 drivers
v000001e2d660b410_0 .net *"_ivl_10", 7 0, L_000001e2d66da170;  1 drivers
L_000001e2d66e6818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2d660c090_0 .net *"_ivl_13", 1 0, L_000001e2d66e6818;  1 drivers
v000001e2d660ba50_0 .net *"_ivl_14", 31 0, L_000001e2d66daa30;  1 drivers
v000001e2d660b550_0 .net *"_ivl_16", 31 0, L_000001e2d66dadf0;  1 drivers
v000001e2d660b7d0_0 .net *"_ivl_18", 7 0, L_000001e2d66d9270;  1 drivers
v000001e2d660b5f0_0 .net *"_ivl_2", 31 0, L_000001e2d66d9a90;  1 drivers
L_000001e2d66e6860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2d660b190_0 .net *"_ivl_21", 1 0, L_000001e2d66e6860;  1 drivers
v000001e2d660b050_0 .net *"_ivl_25", 31 0, L_000001e2d66db430;  1 drivers
v000001e2d660abf0_0 .net *"_ivl_27", 31 0, L_000001e2d66d9450;  1 drivers
v000001e2d660be10_0 .net *"_ivl_30", 31 0, L_000001e2d66da990;  1 drivers
v000001e2d660b230_0 .net *"_ivl_32", 31 0, L_000001e2d66d94f0;  1 drivers
L_000001e2d66e68a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d660b690_0 .net *"_ivl_35", 25 0, L_000001e2d66e68a8;  1 drivers
L_000001e2d66e68f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001e2d660ae70_0 .net/2u *"_ivl_36", 31 0, L_000001e2d66e68f0;  1 drivers
v000001e2d660b730_0 .net *"_ivl_38", 31 0, L_000001e2d66db1b0;  1 drivers
v000001e2d660bb90_0 .net *"_ivl_42", 31 0, L_000001e2d66da210;  1 drivers
v000001e2d660b870_0 .net *"_ivl_44", 31 0, L_000001e2d66d9950;  1 drivers
L_000001e2d66e6938 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d660bff0_0 .net *"_ivl_47", 25 0, L_000001e2d66e6938;  1 drivers
L_000001e2d66e6980 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001e2d660ac90_0 .net/2u *"_ivl_48", 31 0, L_000001e2d66e6980;  1 drivers
v000001e2d660bc30_0 .net *"_ivl_5", 31 0, L_000001e2d66db390;  1 drivers
v000001e2d660ab50_0 .net *"_ivl_50", 31 0, L_000001e2d66daad0;  1 drivers
v000001e2d660b370_0 .net *"_ivl_6", 31 0, L_000001e2d66da8f0;  1 drivers
v000001e2d660af10_0 .net *"_ivl_8", 31 0, L_000001e2d66d9b30;  1 drivers
v000001e2d660b4b0_0 .var "a", 31 0;
v000001e2d660bf50_0 .var "b", 31 0;
v000001e2d660b2d0_0 .var "c", 31 0;
v000001e2d660b910_0 .net "clk", 0 0, o000001e2d663d2a8;  alias, 0 drivers
v000001e2d660aab0_0 .var "cycles", 7 0;
v000001e2d660b9b0_0 .var "d", 31 0;
v000001e2d660baf0_0 .var "done", 0 0;
v000001e2d660afb0_0 .var "e", 31 0;
v000001e2d660beb0_0 .var "f", 31 0;
v000001e2d660bcd0_0 .var "g", 31 0;
v000001e2d660bd70_0 .var "h", 31 0;
L_000001e2d66e69c8 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v000001e2d660b0f0_0 .net "hash_in", 255 0, L_000001e2d66e69c8;  1 drivers
v000001e2d660aa10_0 .var "hash_out", 255 0;
v000001e2d6571990_0 .net "message_block", 511 0, v000001e2d656f730_0;  1 drivers
v000001e2d6571d50_0 .var "round", 5 0;
v000001e2d6571030_0 .net "rst_n", 0 0, o000001e2d663d4e8;  alias, 0 drivers
v000001e2d65721b0_0 .net "s0", 31 0, L_000001e2d66d9ef0;  1 drivers
v000001e2d6571850_0 .net "s1", 31 0, L_000001e2d66d9d10;  1 drivers
v000001e2d65715d0_0 .net "start", 0 0, o000001e2d663d578;  alias, 0 drivers
v000001e2d6571a30_0 .var "state", 1 0;
E_000001e2d661c520/0 .event negedge, v000001e2d6571030_0;
E_000001e2d661c520/1 .event posedge, v000001e2d660b910_0;
E_000001e2d661c520 .event/or E_000001e2d661c520/0, E_000001e2d661c520/1;
L_000001e2d66db4d0 .ufunc/vec4 TD_sha256_padded.core.Sigma1, 32, v000001e2d660afb0_0 (v000001e2d66087b0_0) S_000001e2d6691a20;
L_000001e2d66d9a90 .arith/sum 32, v000001e2d660bd70_0, L_000001e2d66db4d0;
L_000001e2d66db390 .ufunc/vec4 TD_sha256_padded.core.Ch, 32, v000001e2d660afb0_0, v000001e2d660beb0_0, v000001e2d660bcd0_0 (v000001e2d660a6f0_0, v000001e2d6609e30_0, v000001e2d660a010_0) S_000001e2d65f61c0;
L_000001e2d66da8f0 .arith/sum 32, L_000001e2d66d9a90, L_000001e2d66db390;
L_000001e2d66d9b30 .array/port v000001e2d6608d50, L_000001e2d66da170;
L_000001e2d66da170 .concat [ 6 2 0 0], v000001e2d6571d50_0, L_000001e2d66e6818;
L_000001e2d66daa30 .arith/sum 32, L_000001e2d66da8f0, L_000001e2d66d9b30;
L_000001e2d66dadf0 .array/port v000001e2d660add0, L_000001e2d66d9270;
L_000001e2d66d9270 .concat [ 6 2 0 0], v000001e2d6571d50_0, L_000001e2d66e6860;
L_000001e2d66d93b0 .arith/sum 32, L_000001e2d66daa30, L_000001e2d66dadf0;
L_000001e2d66db430 .ufunc/vec4 TD_sha256_padded.core.Sigma0, 32, v000001e2d660b4b0_0 (v000001e2d66083f0_0) S_000001e2d6691d40;
L_000001e2d66d9450 .ufunc/vec4 TD_sha256_padded.core.Maj, 32, v000001e2d660b4b0_0, v000001e2d660bf50_0, v000001e2d660b2d0_0 (v000001e2d660a0b0_0, v000001e2d660a150_0, v000001e2d660a1f0_0) S_000001e2d6690f30;
L_000001e2d66d9f90 .arith/sum 32, L_000001e2d66db430, L_000001e2d66d9450;
L_000001e2d66da990 .array/port v000001e2d660add0, L_000001e2d66db1b0;
L_000001e2d66d94f0 .concat [ 6 26 0 0], v000001e2d6571d50_0, L_000001e2d66e68a8;
L_000001e2d66db1b0 .arith/sub 32, L_000001e2d66d94f0, L_000001e2d66e68f0;
L_000001e2d66d9ef0 .ufunc/vec4 TD_sha256_padded.core.sigma0, 32, L_000001e2d66da990 (v000001e2d6608670_0) S_000001e2d6690da0;
L_000001e2d66da210 .array/port v000001e2d660add0, L_000001e2d66daad0;
L_000001e2d66d9950 .concat [ 6 26 0 0], v000001e2d6571d50_0, L_000001e2d66e6938;
L_000001e2d66daad0 .arith/sub 32, L_000001e2d66d9950, L_000001e2d66e6980;
L_000001e2d66d9d10 .ufunc/vec4 TD_sha256_padded.core.sigma1, 32, L_000001e2d66da210 (v000001e2d6608850_0) S_000001e2d6691700;
S_000001e2d65f61c0 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_000001e2d65f6fd0;
 .timescale 0 0;
; Variable Ch is vec4 return value of scope S_000001e2d65f61c0
v000001e2d660a6f0_0 .var "x", 31 0;
v000001e2d6609e30_0 .var "y", 31 0;
v000001e2d660a010_0 .var "z", 31 0;
TD_sha256_padded.core.Ch ;
    %load/vec4 v000001e2d660a6f0_0;
    %load/vec4 v000001e2d6609e30_0;
    %and;
    %load/vec4 v000001e2d660a6f0_0;
    %inv;
    %load/vec4 v000001e2d660a010_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_000001e2d6690f30 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_000001e2d65f6fd0;
 .timescale 0 0;
; Variable Maj is vec4 return value of scope S_000001e2d6690f30
v000001e2d660a0b0_0 .var "x", 31 0;
v000001e2d660a150_0 .var "y", 31 0;
v000001e2d660a1f0_0 .var "z", 31 0;
TD_sha256_padded.core.Maj ;
    %load/vec4 v000001e2d660a0b0_0;
    %load/vec4 v000001e2d660a150_0;
    %and;
    %load/vec4 v000001e2d660a0b0_0;
    %load/vec4 v000001e2d660a1f0_0;
    %and;
    %xor;
    %load/vec4 v000001e2d660a150_0;
    %load/vec4 v000001e2d660a1f0_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_000001e2d6691d40 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_000001e2d65f6fd0;
 .timescale 0 0;
; Variable Sigma0 is vec4 return value of scope S_000001e2d6691d40
v000001e2d66083f0_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma0 ;
    %load/vec4 v000001e2d66083f0_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %load/vec4 v000001e2d66083f0_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %xor;
    %load/vec4 v000001e2d66083f0_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_000001e2d6691a20 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_000001e2d65f6fd0;
 .timescale 0 0;
; Variable Sigma1 is vec4 return value of scope S_000001e2d6691a20
v000001e2d66087b0_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma1 ;
    %load/vec4 v000001e2d66087b0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %load/vec4 v000001e2d66087b0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %xor;
    %load/vec4 v000001e2d66087b0_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_000001e2d66905d0 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_000001e2d65f6fd0;
 .timescale 0 0;
v000001e2d660a830_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_000001e2d66905d0
v000001e2d66085d0_0 .var "x", 31 0;
TD_sha256_padded.core.rotr ;
    %load/vec4 v000001e2d66085d0_0;
    %ix/getv 4, v000001e2d660a830_0;
    %shiftr 4;
    %load/vec4 v000001e2d66085d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001e2d660a830_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_000001e2d6690da0 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_000001e2d65f6fd0;
 .timescale 0 0;
; Variable sigma0 is vec4 return value of scope S_000001e2d6690da0
v000001e2d6608670_0 .var "x", 31 0;
TD_sha256_padded.core.sigma0 ;
    %load/vec4 v000001e2d6608670_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %load/vec4 v000001e2d6608670_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %xor;
    %load/vec4 v000001e2d6608670_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_000001e2d6691700 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_000001e2d65f6fd0;
 .timescale 0 0;
; Variable sigma1 is vec4 return value of scope S_000001e2d6691700
v000001e2d6608850_0 .var "x", 31 0;
TD_sha256_padded.core.sigma1 ;
    %load/vec4 v000001e2d6608850_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %load/vec4 v000001e2d6608850_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001e2d660a830_0, 0, 5;
    %store/vec4 v000001e2d66085d0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001e2d66905d0;
    %xor;
    %load/vec4 v000001e2d6608850_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_000001e2d65f6e40 .scope module, "tb_frost_v2" "tb_frost_v2" 4 6;
 .timescale -9 -12;
v000001e2d66d4410_0 .var "clk", 0 0;
v000001e2d66d44b0_0 .net "final_keys_0", 251 0, L_000001e2d6410c60;  1 drivers
v000001e2d66d4690_0 .net "final_keys_1", 251 0, L_000001e2d640fb50;  1 drivers
v000001e2d66ce330_0 .net "final_keys_2", 251 0, L_000001e2d640fe60;  1 drivers
v000001e2d66ceb50_0 .net "final_keys_3", 251 0, L_000001e2d64102c0;  1 drivers
v000001e2d66cd1b0_0 .net "protocol_done", 0 0, L_000001e2d6411360;  1 drivers
v000001e2d66ce010_0 .var "rst_n", 0 0;
v000001e2d66ce8d0_0 .var "start_protocol", 0 0;
v000001e2d66ce0b0_0 .net "total_cycles", 15 0, v000001e2d66d45f0_0;  1 drivers
E_000001e2d661c360 .event posedge, v000001e2d6509ca0_0;
E_000001e2d661d260 .event edge, v000001e2d66d4550_0;
S_000001e2d6691890 .scope module, "dut" "frost_coordinator" 4 26, 5 5 0, S_000001e2d65f6e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_protocol";
    .port_info 3 /OUTPUT 1 "protocol_done";
    .port_info 4 /OUTPUT 16 "total_cycles";
    .port_info 5 /OUTPUT 252 "final_keys_0";
    .port_info 6 /OUTPUT 252 "final_keys_1";
    .port_info 7 /OUTPUT 252 "final_keys_2";
    .port_info 8 /OUTPUT 252 "final_keys_3";
P_000001e2d65aac20 .param/l "NUM_NODES" 0 5 6, +C4<00000000000000000000000000000100>;
P_000001e2d65aac58 .param/l "POINT_BITS" 0 5 9, +C4<00000000000000000000000011111111>;
P_000001e2d65aac90 .param/l "SCALAR_BITS" 0 5 8, +C4<00000000000000000000000011111100>;
P_000001e2d65aacc8 .param/l "THRESHOLD" 0 5 7, +C4<00000000000000000000000000000010>;
L_000001e2d6522380 .functor AND 1, v000001e2d669a8b0_0, v000001e2d66a29c0_0, C4<1>, C4<1>;
L_000001e2d6411280 .functor AND 1, L_000001e2d6522380, v000001e2d66ae650_0, C4<1>, C4<1>;
L_000001e2d6411360 .functor AND 1, L_000001e2d6411280, v000001e2d66c9490_0, C4<1>, C4<1>;
L_000001e2d6410c60 .functor BUFZ 252, v000001e2d6698ab0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d640fb50 .functor BUFZ 252, v000001e2d66a2740_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d640fe60 .functor BUFZ 252, v000001e2d66b1170_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d64102c0 .functor BUFZ 252, v000001e2d66d0db0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001e2d66d1030_0 .net *"_ivl_0", 0 0, L_000001e2d6522380;  1 drivers
v000001e2d66d10d0_0 .net *"_ivl_2", 0 0, L_000001e2d6411280;  1 drivers
v000001e2d66d1670_0 .net "clk", 0 0, v000001e2d66d4410_0;  1 drivers
v000001e2d66cfd70_0 .net "final_keys_0", 251 0, L_000001e2d6410c60;  alias, 1 drivers
v000001e2d66cfe10_0 .net "final_keys_1", 251 0, L_000001e2d640fb50;  alias, 1 drivers
v000001e2d66d0590_0 .net "final_keys_2", 251 0, L_000001e2d640fe60;  alias, 1 drivers
v000001e2d66cefb0_0 .net "final_keys_3", 251 0, L_000001e2d64102c0;  alias, 1 drivers
v000001e2d66d03b0_0 .net "n0_commit_X", 254 0, v000001e2d6696a80_0;  1 drivers
v000001e2d66cf050_0 .net "n0_commit_Y", 254 0, v000001e2d6696b20_0;  1 drivers
v000001e2d66d0450_0 .net "n0_commit_ready", 0 0, v000001e2d6699f50_0;  1 drivers
v000001e2d66d04f0_0 .net "n0_cycles", 15 0, v000001e2d669a130_0;  1 drivers
v000001e2d66cf0f0_0 .net "n0_done", 0 0, v000001e2d669a8b0_0;  1 drivers
v000001e2d66cf230_0 .net "n0_group_X", 254 0, v000001e2d6699d70_0;  1 drivers
v000001e2d66cf370_0 .net "n0_group_Y", 254 0, v000001e2d669a310_0;  1 drivers
v000001e2d66d3f10_0 .net "n0_proof_R_X", 254 0, v000001e2d669a630_0;  1 drivers
v000001e2d66d3d30_0 .net "n0_proof_R_Y", 254 0, v000001e2d6697ed0_0;  1 drivers
v000001e2d66d3510_0 .net "n0_proof_z", 251 0, v000001e2d6698510_0;  1 drivers
v000001e2d66d2b10_0 .net "n0_secret", 251 0, v000001e2d6698ab0_0;  1 drivers
v000001e2d66d30b0_0 .net "n0_share_out_0", 251 0, v000001e2d6698330_0;  1 drivers
v000001e2d66d35b0_0 .net "n0_share_out_1", 251 0, v000001e2d6699410_0;  1 drivers
v000001e2d66d1e90_0 .net "n0_share_out_2", 251 0, v000001e2d6699a50_0;  1 drivers
v000001e2d66d1cb0_0 .net "n0_share_out_3", 251 0, v000001e2d6698bf0_0;  1 drivers
v000001e2d66d2930_0 .net "n0_share_ready_0", 0 0, v000001e2d6697890_0;  1 drivers
v000001e2d66d2610_0 .net "n0_share_ready_1", 0 0, v000001e2d6698650_0;  1 drivers
v000001e2d66d2070_0 .net "n0_share_ready_2", 0 0, v000001e2d66980b0_0;  1 drivers
v000001e2d66d33d0_0 .net "n0_share_ready_3", 0 0, v000001e2d6699730_0;  1 drivers
v000001e2d66d31f0_0 .net "n1_commit_X", 254 0, v000001e2d669efa0_0;  1 drivers
v000001e2d66d2bb0_0 .net "n1_commit_Y", 254 0, v000001e2d669f040_0;  1 drivers
v000001e2d66d3790_0 .net "n1_commit_ready", 0 0, v000001e2d669f0e0_0;  1 drivers
v000001e2d66d3010_0 .net "n1_cycles", 15 0, v000001e2d66a2560_0;  1 drivers
v000001e2d66d2c50_0 .net "n1_done", 0 0, v000001e2d66a29c0_0;  1 drivers
v000001e2d66d1a30_0 .net "n1_group_X", 254 0, v000001e2d66a08a0_0;  1 drivers
v000001e2d66d3150_0 .net "n1_group_Y", 254 0, v000001e2d66a2380_0;  1 drivers
v000001e2d66d29d0_0 .net "n1_proof_R_X", 254 0, v000001e2d66a0e40_0;  1 drivers
v000001e2d66d2110_0 .net "n1_proof_R_Y", 254 0, v000001e2d66a2a60_0;  1 drivers
v000001e2d66d2cf0_0 .net "n1_proof_z", 251 0, v000001e2d66a0440_0;  1 drivers
v000001e2d66d2250_0 .net "n1_secret", 251 0, v000001e2d66a2740_0;  1 drivers
v000001e2d66d1c10_0 .net "n1_share_out_0", 251 0, v000001e2d66a1840_0;  1 drivers
v000001e2d66d38d0_0 .net "n1_share_out_1", 251 0, v000001e2d66a1ca0_0;  1 drivers
v000001e2d66d27f0_0 .net "n1_share_out_2", 251 0, v000001e2d66a1980_0;  1 drivers
v000001e2d66d26b0_0 .net "n1_share_out_3", 251 0, v000001e2d66a10c0_0;  1 drivers
v000001e2d66d2a70_0 .net "n1_share_ready_0", 0 0, v000001e2d66a12a0_0;  1 drivers
v000001e2d66d3dd0_0 .net "n1_share_ready_1", 0 0, v000001e2d66a06c0_0;  1 drivers
v000001e2d66d3470_0 .net "n1_share_ready_2", 0 0, v000001e2d66a0620_0;  1 drivers
v000001e2d66d24d0_0 .net "n1_share_ready_3", 0 0, v000001e2d66a0760_0;  1 drivers
v000001e2d66d2d90_0 .net "n2_commit_X", 254 0, v000001e2d66af190_0;  1 drivers
v000001e2d66d21b0_0 .net "n2_commit_Y", 254 0, v000001e2d66ae8d0_0;  1 drivers
v000001e2d66d2750_0 .net "n2_commit_ready", 0 0, v000001e2d66ae470_0;  1 drivers
v000001e2d66d3a10_0 .net "n2_cycles", 15 0, v000001e2d66b09f0_0;  1 drivers
v000001e2d66d3290_0 .net "n2_done", 0 0, v000001e2d66ae650_0;  1 drivers
v000001e2d66d22f0_0 .net "n2_group_X", 254 0, v000001e2d66b0a90_0;  1 drivers
v000001e2d66d3ab0_0 .net "n2_group_Y", 254 0, v000001e2d66ae6f0_0;  1 drivers
v000001e2d66d2e30_0 .net "n2_proof_R_X", 254 0, v000001e2d66af550_0;  1 drivers
v000001e2d66d2890_0 .net "n2_proof_R_Y", 254 0, v000001e2d66af690_0;  1 drivers
v000001e2d66d1f30_0 .net "n2_proof_z", 251 0, v000001e2d66af730_0;  1 drivers
v000001e2d66d3330_0 .net "n2_secret", 251 0, v000001e2d66b1170_0;  1 drivers
v000001e2d66d2ed0_0 .net "n2_share_out_0", 251 0, v000001e2d66b0e50_0;  1 drivers
v000001e2d66d3650_0 .net "n2_share_out_1", 251 0, v000001e2d66b0ef0_0;  1 drivers
v000001e2d66d1fd0_0 .net "n2_share_out_2", 251 0, v000001e2d66c9b70_0;  1 drivers
v000001e2d66d36f0_0 .net "n2_share_out_3", 251 0, v000001e2d66c9fd0_0;  1 drivers
v000001e2d66d2f70_0 .net "n2_share_ready_0", 0 0, v000001e2d66c9df0_0;  1 drivers
v000001e2d66d1d50_0 .net "n2_share_ready_1", 0 0, v000001e2d66c9c10_0;  1 drivers
v000001e2d66d2570_0 .net "n2_share_ready_2", 0 0, v000001e2d66c9cb0_0;  1 drivers
v000001e2d66d3830_0 .net "n2_share_ready_3", 0 0, v000001e2d66c9d50_0;  1 drivers
v000001e2d66d3b50_0 .net "n3_commit_X", 254 0, v000001e2d66c8d10_0;  1 drivers
v000001e2d66d1ad0_0 .net "n3_commit_Y", 254 0, v000001e2d66c8590_0;  1 drivers
v000001e2d66d3970_0 .net "n3_commit_ready", 0 0, v000001e2d66c8090_0;  1 drivers
v000001e2d66d1df0_0 .net "n3_cycles", 15 0, v000001e2d66c8db0_0;  1 drivers
v000001e2d66d3bf0_0 .net "n3_done", 0 0, v000001e2d66c9490_0;  1 drivers
v000001e2d66d3c90_0 .net "n3_group_X", 254 0, v000001e2d66c8e50_0;  1 drivers
v000001e2d66d3e70_0 .net "n3_group_Y", 254 0, v000001e2d66c8ef0_0;  1 drivers
v000001e2d66d17b0_0 .net "n3_proof_R_X", 254 0, v000001e2d66cf730_0;  1 drivers
v000001e2d66d1850_0 .net "n3_proof_R_Y", 254 0, v000001e2d66cf5f0_0;  1 drivers
v000001e2d66d18f0_0 .net "n3_proof_z", 251 0, v000001e2d66d0770_0;  1 drivers
v000001e2d66d1990_0 .net "n3_secret", 251 0, v000001e2d66d0db0_0;  1 drivers
v000001e2d66d2390_0 .net "n3_share_out_0", 251 0, v000001e2d66cfa50_0;  1 drivers
v000001e2d66d2430_0 .net "n3_share_out_1", 251 0, v000001e2d66cff50_0;  1 drivers
v000001e2d66d1b70_0 .net "n3_share_out_2", 251 0, v000001e2d66d1710_0;  1 drivers
v000001e2d66d4370_0 .net "n3_share_out_3", 251 0, v000001e2d66cf910_0;  1 drivers
v000001e2d66d40f0_0 .net "n3_share_ready_0", 0 0, v000001e2d66d12b0_0;  1 drivers
v000001e2d66d42d0_0 .net "n3_share_ready_1", 0 0, v000001e2d66d1350_0;  1 drivers
v000001e2d66d4190_0 .net "n3_share_ready_2", 0 0, v000001e2d66d13f0_0;  1 drivers
v000001e2d66d4230_0 .net "n3_share_ready_3", 0 0, v000001e2d66d0090_0;  1 drivers
v000001e2d66d4550_0 .net "protocol_done", 0 0, L_000001e2d6411360;  alias, 1 drivers
v000001e2d66d3fb0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  1 drivers
v000001e2d66d4050_0 .net "start_protocol", 0 0, v000001e2d66ce8d0_0;  1 drivers
v000001e2d66d45f0_0 .var "total_cycles", 15 0;
S_000001e2d6691ed0 .scope module, "node0" "frost_node" 5 75, 6 5 0, S_000001e2d6691890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001e2d6355280 .param/l "DONE" 1 6 79, C4<1100>;
P_000001e2d63552b8 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001e2d63552f0 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001e2d6355328 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000000>;
P_000001e2d6355360 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001e2d6355398 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001e2d63553d0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001e2d6355408 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001e2d6355440 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001e2d6355478 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001e2d63554b0 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001e2d63554e8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001e2d6355520 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001e2d6355558 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001e2d6355590 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001e2d63555c8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001e2d6355600 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001e2d6355638 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001e2d6355670 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001e2d65a8fa0 .functor XOR 252, v000001e2d6699eb0_0, L_000001e2d66db2f0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d66e6a10 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e2d65a74f0 .functor XOR 252, L_000001e2d65a8fa0, L_000001e2d66e6a10, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d65a9010 .functor AND 1, v000001e2d6699f50_0, v000001e2d669f0e0_0, C4<1>, C4<1>;
L_000001e2d65a9160 .functor AND 1, L_000001e2d65a9010, v000001e2d66ae470_0, C4<1>, C4<1>;
L_000001e2d65a9390 .functor AND 1, L_000001e2d65a9160, v000001e2d66c8090_0, C4<1>, C4<1>;
L_000001e2d65a91d0 .functor AND 1, v000001e2d6697890_0, v000001e2d66a12a0_0, C4<1>, C4<1>;
L_000001e2d65a92b0 .functor AND 1, L_000001e2d65a91d0, v000001e2d66c9df0_0, C4<1>, C4<1>;
L_000001e2d65a9320 .functor AND 1, L_000001e2d65a92b0, v000001e2d66d12b0_0, C4<1>, C4<1>;
v000001e2d6695b80_0 .net *"_ivl_1", 127 0, L_000001e2d66da030;  1 drivers
L_000001e2d66e6ae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d6695d60_0 .net/2u *"_ivl_15", 0 0, L_000001e2d66e6ae8;  1 drivers
v000001e2d66964e0_0 .net *"_ivl_3", 123 0, L_000001e2d66db570;  1 drivers
v000001e2d6695e00_0 .net *"_ivl_35", 0 0, L_000001e2d65a9010;  1 drivers
v000001e2d6696580_0 .net *"_ivl_37", 0 0, L_000001e2d65a9160;  1 drivers
v000001e2d6696120_0 .net *"_ivl_4", 251 0, L_000001e2d66db2f0;  1 drivers
v000001e2d6696da0_0 .net *"_ivl_41", 0 0, L_000001e2d65a91d0;  1 drivers
v000001e2d66961c0_0 .net *"_ivl_43", 0 0, L_000001e2d65a92b0;  1 drivers
v000001e2d6696620_0 .net *"_ivl_6", 251 0, L_000001e2d65a8fa0;  1 drivers
v000001e2d6696940_0 .net/2u *"_ivl_8", 251 0, L_000001e2d66e6a10;  1 drivers
v000001e2d6696260_0 .net "all_commitments_valid", 0 0, L_000001e2d65a9390;  1 drivers
v000001e2d6696760_0 .net "all_shares_valid", 0 0, L_000001e2d65a9320;  1 drivers
v000001e2d6696800_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66968a0_0 .var "coeff_index", 2 0;
v000001e2d6696a80_0 .var "commitment_out_X", 254 0;
v000001e2d6696b20_0 .var "commitment_out_Y", 254 0;
v000001e2d6699f50_0 .var "commitment_ready", 0 0;
v000001e2d669a770_0 .net "commitments_in_X_0", 254 0, v000001e2d6696a80_0;  alias, 1 drivers
v000001e2d669a9f0_0 .net "commitments_in_X_1", 254 0, v000001e2d669efa0_0;  alias, 1 drivers
v000001e2d669a270_0 .net "commitments_in_X_2", 254 0, v000001e2d66af190_0;  alias, 1 drivers
v000001e2d669a4f0_0 .net "commitments_in_X_3", 254 0, v000001e2d66c8d10_0;  alias, 1 drivers
v000001e2d6699cd0_0 .net "commitments_in_Y_0", 254 0, v000001e2d6696b20_0;  alias, 1 drivers
v000001e2d6699e10_0 .net "commitments_in_Y_1", 254 0, v000001e2d669f040_0;  alias, 1 drivers
v000001e2d6699ff0_0 .net "commitments_in_Y_2", 254 0, v000001e2d66ae8d0_0;  alias, 1 drivers
v000001e2d669a810_0 .net "commitments_in_Y_3", 254 0, v000001e2d66c8590_0;  alias, 1 drivers
v000001e2d669a090_0 .net "commitments_valid_0", 0 0, v000001e2d6699f50_0;  alias, 1 drivers
v000001e2d669a3b0_0 .net "commitments_valid_1", 0 0, v000001e2d669f0e0_0;  alias, 1 drivers
v000001e2d669a450_0 .net "commitments_valid_2", 0 0, v000001e2d66ae470_0;  alias, 1 drivers
v000001e2d669ac70_0 .net "commitments_valid_3", 0 0, v000001e2d66c8090_0;  alias, 1 drivers
v000001e2d669a130_0 .var "cycles", 15 0;
v000001e2d669a8b0_0 .var "dkg_done", 0 0;
v000001e2d6699d70_0 .var "group_key_X", 254 0;
v000001e2d669a310_0 .var "group_key_Y", 254 0;
v000001e2d669a950 .array "my_commitments_X", 2 0, 254 0;
v000001e2d669ad10 .array "my_commitments_Y", 2 0, 254 0;
v000001e2d669a590_0 .var "next_state", 3 0;
v000001e2d669aa90_0 .var "point_add_P_X", 254 0;
v000001e2d669ab30_0 .var "point_add_P_Y", 254 0;
v000001e2d669aef0_0 .var "point_add_Q_X", 254 0;
v000001e2d669b170_0 .var "point_add_Q_Y", 254 0;
v000001e2d669a6d0_0 .net "point_add_X", 254 0, v000001e2d6508ee0_0;  1 drivers
v000001e2d6699b90_0 .net "point_add_Y", 254 0, v000001e2d6508f80_0;  1 drivers
v000001e2d669abd0_0 .net "point_add_done", 0 0, v000001e2d6508620_0;  1 drivers
v000001e2d6699af0_0 .var "point_add_start", 0 0;
v000001e2d669af90_0 .net "poly_eval_done", 0 0, v000001e2d6538200_0;  1 drivers
v000001e2d669b030_0 .net "poly_eval_result", 251 0, v000001e2d6538520_0;  1 drivers
v000001e2d6699c30_0 .var "poly_eval_start", 0 0;
v000001e2d669adb0_0 .var "poly_eval_x", 251 0;
v000001e2d669ae50 .array "polynomial_coeffs", 2 0, 251 0;
v000001e2d669b0d0_0 .net "prng_output", 251 0, L_000001e2d65a74f0;  1 drivers
v000001e2d6699eb0_0 .var "prng_state", 251 0;
v000001e2d669a1d0_0 .var "process_index", 2 0;
v000001e2d669a630_0 .var "proof_R_X", 254 0;
v000001e2d6697ed0_0 .var "proof_R_Y", 254 0;
v000001e2d6698510_0 .var "proof_z", 251 0;
v000001e2d6699370_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6698010_0 .net "scalar_mult_X", 254 0, v000001e2d64b5230_0;  1 drivers
v000001e2d66986f0_0 .net "scalar_mult_Y", 254 0, v000001e2d64b5cd0_0;  1 drivers
v000001e2d6697cf0_0 .net "scalar_mult_done", 0 0, v000001e2d66945a0_0;  1 drivers
v000001e2d66997d0_0 .var "scalar_mult_k", 251 0;
v000001e2d6697d90_0 .var "scalar_mult_start", 0 0;
v000001e2d6698ab0_0 .var "secret_share", 251 0;
v000001e2d6697c50_0 .var "share_accumulator", 251 0;
v000001e2d6698dd0_0 .net "shares_in_0", 251 0, v000001e2d6698330_0;  alias, 1 drivers
v000001e2d6699690_0 .net "shares_in_1", 251 0, v000001e2d66a1840_0;  alias, 1 drivers
v000001e2d66985b0_0 .net "shares_in_2", 251 0, v000001e2d66b0e50_0;  alias, 1 drivers
v000001e2d6698790_0 .net "shares_in_3", 251 0, v000001e2d66cfa50_0;  alias, 1 drivers
v000001e2d6698330_0 .var "shares_out_0", 251 0;
v000001e2d6699410_0 .var "shares_out_1", 251 0;
v000001e2d6699a50_0 .var "shares_out_2", 251 0;
v000001e2d6698bf0_0 .var "shares_out_3", 251 0;
v000001e2d6697890_0 .var "shares_ready_0", 0 0;
v000001e2d6698650_0 .var "shares_ready_1", 0 0;
v000001e2d66980b0_0 .var "shares_ready_2", 0 0;
v000001e2d6699730_0 .var "shares_ready_3", 0 0;
v000001e2d6697390_0 .net "shares_valid_0", 0 0, v000001e2d6697890_0;  alias, 1 drivers
v000001e2d6699190_0 .net "shares_valid_1", 0 0, v000001e2d66a12a0_0;  alias, 1 drivers
v000001e2d66974d0_0 .net "shares_valid_2", 0 0, v000001e2d66c9df0_0;  alias, 1 drivers
v000001e2d6697b10_0 .net "shares_valid_3", 0 0, v000001e2d66d12b0_0;  alias, 1 drivers
v000001e2d6698f10_0 .net "start_dkg", 0 0, v000001e2d66ce8d0_0;  alias, 1 drivers
v000001e2d66983d0_0 .var "state", 3 0;
v000001e2d6698a10_0 .var "temp_commit_X", 254 0;
v000001e2d6699230_0 .var "temp_commit_Y", 254 0;
v000001e2d66992d0_0 .var "temp_share_in", 251 0;
v000001e2d6698150_0 .var "vss_C0_X", 254 0;
v000001e2d6697930_0 .var "vss_C0_Y", 254 0;
v000001e2d6697430_0 .var "vss_C1_X", 254 0;
v000001e2d6697bb0_0 .var "vss_C1_Y", 254 0;
v000001e2d6698470_0 .var "vss_C2_X", 254 0;
v000001e2d66994b0_0 .var "vss_C2_Y", 254 0;
v000001e2d6698b50_0 .net "vss_done", 0 0, v000001e2d6693f60_0;  1 drivers
v000001e2d66981f0_0 .var "vss_index", 251 0;
v000001e2d6698fb0_0 .var "vss_share", 251 0;
v000001e2d6698c90_0 .var "vss_start", 0 0;
v000001e2d6699870_0 .net "vss_valid", 0 0, v000001e2d66966c0_0;  1 drivers
E_000001e2d661c660/0 .event edge, v000001e2d66983d0_0, v000001e2d6698f10_0, v000001e2d66968a0_0, v000001e2d66945a0_0;
E_000001e2d661c660/1 .event edge, v000001e2d6696260_0, v000001e2d669a1d0_0, v000001e2d6538200_0, v000001e2d6696760_0;
E_000001e2d661c660 .event/or E_000001e2d661c660/0, E_000001e2d661c660/1;
E_000001e2d661c8e0/0 .event edge, v000001e2d669a1d0_0, v000001e2d6698dd0_0, v000001e2d6699690_0, v000001e2d66985b0_0;
E_000001e2d661c8e0/1 .event edge, v000001e2d6698790_0;
E_000001e2d661c8e0 .event/or E_000001e2d661c8e0/0, E_000001e2d661c8e0/1;
E_000001e2d661c920/0 .event edge, v000001e2d669a1d0_0, v000001e2d6696a80_0, v000001e2d6696b20_0, v000001e2d669a9f0_0;
E_000001e2d661c920/1 .event edge, v000001e2d6699e10_0, v000001e2d669a270_0, v000001e2d6699ff0_0, v000001e2d669a4f0_0;
E_000001e2d661c920/2 .event edge, v000001e2d669a810_0;
E_000001e2d661c920 .event/or E_000001e2d661c920/0, E_000001e2d661c920/1, E_000001e2d661c920/2;
L_000001e2d66da030 .part v000001e2d6699eb0_0, 0, 128;
L_000001e2d66db570 .part v000001e2d6699eb0_0, 128, 124;
L_000001e2d66db2f0 .concat [ 124 128 0 0], L_000001e2d66db570, L_000001e2d66da030;
L_000001e2d66d9590 .concat [ 252 1 0 0], v000001e2d66997d0_0, L_000001e2d66e6ae8;
S_000001e2d6690a80 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001e2d6691ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d65f01b0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d65f01e8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d65f0220 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e6c98 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d656e790_0 .net "P1_T", 254 0, L_000001e2d66e6c98;  1 drivers
v000001e2d656fe10_0 .net "P1_X", 254 0, v000001e2d669aa90_0;  1 drivers
v000001e2d656e8d0_0 .net "P1_Y", 254 0, v000001e2d669ab30_0;  1 drivers
L_000001e2d66e6c50 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d656f2d0_0 .net "P1_Z", 254 0, L_000001e2d66e6c50;  1 drivers
L_000001e2d66e6d28 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d656f370_0 .net "P2_T", 254 0, L_000001e2d66e6d28;  1 drivers
v000001e2d656feb0_0 .net "P2_X", 254 0, v000001e2d669aef0_0;  1 drivers
v000001e2d6570a90_0 .net "P2_Y", 254 0, v000001e2d669b170_0;  1 drivers
L_000001e2d66e6ce0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d656e970_0 .net "P2_Z", 254 0, L_000001e2d66e6ce0;  1 drivers
v000001e2d656f550_0 .var "P3_T", 254 0;
v000001e2d6508ee0_0 .var "P3_X", 254 0;
v000001e2d6508f80_0 .var "P3_Y", 254 0;
v000001e2d6509b60_0 .var "P3_Z", 254 0;
v000001e2d6509ca0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d6509020_0 .var "cycles", 15 0;
v000001e2d6508620_0 .var "done", 0 0;
v000001e2d65081c0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6508a80_0 .net "start", 0 0, v000001e2d6699af0_0;  1 drivers
v000001e2d6509660_0 .var "state", 1 0;
E_000001e2d661c9e0/0 .event negedge, v000001e2d65081c0_0;
E_000001e2d661c9e0/1 .event posedge, v000001e2d6509ca0_0;
E_000001e2d661c9e0 .event/or E_000001e2d661c9e0/0, E_000001e2d661c9e0/1;
S_000001e2d66908f0 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001e2d6691ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001e2d6691bb0 .param/l "ADD1" 1 7 28, C4<010>;
P_000001e2d6691be8 .param/l "ADD2" 1 7 30, C4<100>;
P_000001e2d6691c20 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001e2d6691c58 .param/l "FINISH" 1 7 31, C4<101>;
P_000001e2d6691c90 .param/l "IDLE" 1 7 26, C4<000>;
P_000001e2d6691cc8 .param/l "MULT1" 1 7 27, C4<001>;
P_000001e2d6691d00 .param/l "MULT2" 1 7 29, C4<011>;
v000001e2d6509160_0 .net *"_ivl_0", 503 0, L_000001e2d66daf30;  1 drivers
L_000001e2d66e6a58 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d6509340_0 .net *"_ivl_3", 251 0, L_000001e2d66e6a58;  1 drivers
v000001e2d65093e0_0 .net *"_ivl_4", 503 0, L_000001e2d66da0d0;  1 drivers
L_000001e2d66e6aa0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d6509480_0 .net *"_ivl_7", 251 0, L_000001e2d66e6aa0;  1 drivers
v000001e2d6509700_0 .var "accumulator", 251 0;
v000001e2d6538ca0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d669ae50_0 .array/port v000001e2d669ae50, 0;
v000001e2d6539240_0 .net "coeff_0", 251 0, v000001e2d669ae50_0;  1 drivers
v000001e2d669ae50_1 .array/port v000001e2d669ae50, 1;
v000001e2d65376c0_0 .net "coeff_1", 251 0, v000001e2d669ae50_1;  1 drivers
v000001e2d669ae50_2 .array/port v000001e2d669ae50, 2;
v000001e2d6537580_0 .net "coeff_2", 251 0, v000001e2d669ae50_2;  1 drivers
v000001e2d6538200_0 .var "done", 0 0;
v000001e2d6537c60_0 .var "mult_a", 251 0;
v000001e2d6537620_0 .var "mult_b", 251 0;
v000001e2d65378a0_0 .net "mult_result", 251 0, L_000001e2d66d8ff0;  1 drivers
v000001e2d6537940_0 .net "mult_result_wide", 503 0, L_000001e2d66d9bd0;  1 drivers
v000001e2d6538520_0 .var "result", 251 0;
v000001e2d6537d00_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6537ee0_0 .net "start", 0 0, v000001e2d6699c30_0;  1 drivers
v000001e2d65380c0_0 .var "state", 2 0;
v000001e2d65383e0_0 .var "temp", 251 0;
v000001e2d6538660_0 .net "x", 251 0, v000001e2d669adb0_0;  1 drivers
L_000001e2d66daf30 .concat [ 252 252 0 0], v000001e2d6537c60_0, L_000001e2d66e6a58;
L_000001e2d66da0d0 .concat [ 252 252 0 0], v000001e2d6537620_0, L_000001e2d66e6aa0;
L_000001e2d66d9bd0 .arith/mult 504, L_000001e2d66daf30, L_000001e2d66da0d0;
L_000001e2d66d8ff0 .part L_000001e2d66d9bd0, 0, 252;
S_000001e2d6690440 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001e2d6691ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d6349ce0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d6349d18 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d6349d50 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e6c08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d64b5af0_0 .net "P_T", 254 0, L_000001e2d66e6c08;  1 drivers
L_000001e2d66e6b30 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001e2d64b59b0_0 .net "P_X", 254 0, L_000001e2d66e6b30;  1 drivers
L_000001e2d66e6b78 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001e2d64b6450_0 .net "P_Y", 254 0, L_000001e2d66e6b78;  1 drivers
L_000001e2d66e6bc0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d64b5eb0_0 .net "P_Z", 254 0, L_000001e2d66e6bc0;  1 drivers
v000001e2d64b6bd0_0 .var "R_T", 254 0;
v000001e2d64b5230_0 .var "R_X", 254 0;
v000001e2d64b5cd0_0 .var "R_Y", 254 0;
v000001e2d64b5690_0 .var "R_Z", 254 0;
v000001e2d64b5730_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d6694dc0_0 .var "cycles", 15 0;
v000001e2d66945a0_0 .var "done", 0 0;
v000001e2d6695540_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6693880_0 .net "scalar", 252 0, L_000001e2d66d9590;  1 drivers
v000001e2d66937e0_0 .net "start", 0 0, v000001e2d6697d90_0;  1 drivers
v000001e2d6694140_0 .var "state", 2 0;
S_000001e2d66910c0 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001e2d6691ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001e2d63fe100 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001e2d63fe138 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001e2d63fe170 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001e2d63fe1a8 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001e2d63fe1e0 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001e2d63fe218 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001e2d63fe250 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001e2d63fe288 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001e2d63fe2c0 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001e2d63fe2f8 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001e2d63fe330 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001e2d63fe368 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001e2d63fe3a0 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001e2d63fe3d8 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001e2d63fe410 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001e2d66957c0_0 .net "C0_X", 254 0, v000001e2d6698150_0;  1 drivers
v000001e2d66950e0_0 .net "C0_Y", 254 0, v000001e2d6697930_0;  1 drivers
v000001e2d6693420_0 .net "C1_X", 254 0, v000001e2d6697430_0;  1 drivers
v000001e2d66939c0_0 .net "C1_Y", 254 0, v000001e2d6697bb0_0;  1 drivers
v000001e2d6693a60_0 .net "C2_X", 254 0, v000001e2d6698470_0;  1 drivers
v000001e2d6694960_0 .net "C2_Y", 254 0, v000001e2d66994b0_0;  1 drivers
v000001e2d6693ba0_0 .var "LHS_X", 254 0;
v000001e2d66952c0_0 .var "LHS_Y", 254 0;
v000001e2d6694820_0 .var "RHS_X", 254 0;
v000001e2d6695360_0 .var "RHS_Y", 254 0;
L_000001e2d66e6d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d6695860_0 .net/2u *"_ivl_0", 0 0, L_000001e2d66e6d70;  1 drivers
v000001e2d66940a0_0 .net *"_ivl_16", 503 0, L_000001e2d66da2b0;  1 drivers
L_000001e2d66e6f68 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d6694500_0 .net *"_ivl_19", 251 0, L_000001e2d66e6f68;  1 drivers
v000001e2d6693600_0 .net *"_ivl_20", 503 0, L_000001e2d66d9c70;  1 drivers
L_000001e2d66e6fb0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d6693b00_0 .net *"_ivl_23", 251 0, L_000001e2d66e6fb0;  1 drivers
v000001e2d6693c40_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d6693f60_0 .var "done", 0 0;
v000001e2d66941e0_0 .var "i2_C2_X", 254 0;
v000001e2d6695400_0 .var "i2_C2_Y", 254 0;
v000001e2d66943c0_0 .var "i_C1_X", 254 0;
v000001e2d6694460_0 .var "i_C1_Y", 254 0;
v000001e2d6694640_0 .net "index", 251 0, v000001e2d66981f0_0;  1 drivers
v000001e2d6694a00_0 .net "index_squared", 251 0, L_000001e2d66d9630;  1 drivers
v000001e2d6694aa0_0 .net "index_squared_wide", 503 0, L_000001e2d66d9090;  1 drivers
v000001e2d66932e0_0 .var "point_add_P_X", 254 0;
v000001e2d6696bc0_0 .var "point_add_P_Y", 254 0;
v000001e2d6696e40_0 .var "point_add_Q_X", 254 0;
v000001e2d6695ae0_0 .var "point_add_Q_Y", 254 0;
v000001e2d6697020_0 .net "point_add_R_X", 254 0, v000001e2d6693560_0;  1 drivers
v000001e2d6695ea0_0 .net "point_add_R_Y", 254 0, v000001e2d6695900_0;  1 drivers
v000001e2d6695f40_0 .net "point_add_done", 0 0, v000001e2d6695a40_0;  1 drivers
v000001e2d66963a0_0 .var "point_add_start", 0 0;
v000001e2d6695c20_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6696300_0 .var "scalar_mult_P_X", 254 0;
v000001e2d6696c60_0 .var "scalar_mult_P_Y", 254 0;
v000001e2d6696ee0_0 .net "scalar_mult_Q_X", 254 0, v000001e2d6694780_0;  1 drivers
v000001e2d6695cc0_0 .net "scalar_mult_Q_Y", 254 0, v000001e2d6693ec0_0;  1 drivers
v000001e2d6696f80_0 .net "scalar_mult_done", 0 0, v000001e2d6694f00_0;  1 drivers
v000001e2d66970c0_0 .var "scalar_mult_k", 251 0;
v000001e2d6695fe0_0 .var "scalar_mult_start", 0 0;
v000001e2d6696080_0 .net "share", 251 0, v000001e2d6698fb0_0;  1 drivers
v000001e2d66969e0_0 .net "start", 0 0, v000001e2d6698c90_0;  1 drivers
v000001e2d6696d00_0 .var "state", 3 0;
v000001e2d6697160_0 .var "temp_sum_X", 254 0;
v000001e2d6696440_0 .var "temp_sum_Y", 254 0;
v000001e2d66966c0_0 .var "valid", 0 0;
L_000001e2d66db610 .concat [ 252 1 0 0], v000001e2d66970c0_0, L_000001e2d66e6d70;
L_000001e2d66da2b0 .concat [ 252 252 0 0], v000001e2d66981f0_0, L_000001e2d66e6f68;
L_000001e2d66d9c70 .concat [ 252 252 0 0], v000001e2d66981f0_0, L_000001e2d66e6fb0;
L_000001e2d66d9090 .arith/mult 504, L_000001e2d66da2b0, L_000001e2d66d9c70;
L_000001e2d66d9630 .part L_000001e2d66d9090, 0, 252;
S_000001e2d6690760 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001e2d66910c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d6546890 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d65468c8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d6546900 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e6e90 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6694320_0 .net "P1_T", 254 0, L_000001e2d66e6e90;  1 drivers
v000001e2d6694be0_0 .net "P1_X", 254 0, v000001e2d66932e0_0;  1 drivers
v000001e2d6694280_0 .net "P1_Y", 254 0, v000001e2d6696bc0_0;  1 drivers
L_000001e2d66e6e48 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66954a0_0 .net "P1_Z", 254 0, L_000001e2d66e6e48;  1 drivers
L_000001e2d66e6f20 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6693380_0 .net "P2_T", 254 0, L_000001e2d66e6f20;  1 drivers
v000001e2d66934c0_0 .net "P2_X", 254 0, v000001e2d6696e40_0;  1 drivers
v000001e2d66959a0_0 .net "P2_Y", 254 0, v000001e2d6695ae0_0;  1 drivers
L_000001e2d66e6ed8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6694b40_0 .net "P2_Z", 254 0, L_000001e2d66e6ed8;  1 drivers
v000001e2d66955e0_0 .var "P3_T", 254 0;
v000001e2d6693560_0 .var "P3_X", 254 0;
v000001e2d6695900_0 .var "P3_Y", 254 0;
v000001e2d66946e0_0 .var "P3_Z", 254 0;
v000001e2d6693d80_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d6694c80_0 .var "cycles", 15 0;
v000001e2d6695a40_0 .var "done", 0 0;
v000001e2d6695680_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6694e60_0 .net "start", 0 0, v000001e2d66963a0_0;  1 drivers
v000001e2d6693ce0_0 .var "state", 1 0;
S_000001e2d6690c10 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001e2d66910c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d65191a0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d65191d8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d6519210 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e6e00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6694d20_0 .net "P_T", 254 0, L_000001e2d66e6e00;  1 drivers
v000001e2d66936a0_0 .net "P_X", 254 0, v000001e2d6696300_0;  1 drivers
v000001e2d6693e20_0 .net "P_Y", 254 0, v000001e2d6696c60_0;  1 drivers
L_000001e2d66e6db8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6695180_0 .net "P_Z", 254 0, L_000001e2d66e6db8;  1 drivers
v000001e2d6695220_0 .var "R_T", 254 0;
v000001e2d6694780_0 .var "R_X", 254 0;
v000001e2d6693ec0_0 .var "R_Y", 254 0;
v000001e2d6693920_0 .var "R_Z", 254 0;
v000001e2d6695720_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66948c0_0 .var "cycles", 15 0;
v000001e2d6694f00_0 .var "done", 0 0;
v000001e2d6694fa0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d6694000_0 .net "scalar", 252 0, L_000001e2d66db610;  1 drivers
v000001e2d6695040_0 .net "start", 0 0, v000001e2d6695fe0_0;  1 drivers
v000001e2d6693740_0 .var "state", 2 0;
S_000001e2d6691250 .scope module, "node1" "frost_node" 5 109, 6 5 0, S_000001e2d6691890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001e2d632ee60 .param/l "DONE" 1 6 79, C4<1100>;
P_000001e2d632ee98 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001e2d632eed0 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001e2d632ef08 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000001>;
P_000001e2d632ef40 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001e2d632ef78 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001e2d632efb0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001e2d632efe8 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001e2d632f020 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001e2d632f058 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001e2d632f090 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001e2d632f0c8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001e2d632f100 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001e2d632f138 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001e2d632f170 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001e2d632f1a8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001e2d632f1e0 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001e2d632f218 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001e2d632f250 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001e2d65a90f0 .functor XOR 252, v000001e2d66a1f20_0, L_000001e2d66d9db0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d66e6ff8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001e2d65a9240 .functor XOR 252, L_000001e2d65a90f0, L_000001e2d66e6ff8, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d65a9400 .functor AND 1, v000001e2d6699f50_0, v000001e2d669f0e0_0, C4<1>, C4<1>;
L_000001e2d6522e00 .functor AND 1, L_000001e2d65a9400, v000001e2d66ae470_0, C4<1>, C4<1>;
L_000001e2d6522cb0 .functor AND 1, L_000001e2d6522e00, v000001e2d66c8090_0, C4<1>, C4<1>;
L_000001e2d6522e70 .functor AND 1, v000001e2d6698650_0, v000001e2d66a06c0_0, C4<1>, C4<1>;
L_000001e2d6522d20 .functor AND 1, L_000001e2d6522e70, v000001e2d66c9c10_0, C4<1>, C4<1>;
L_000001e2d6522d90 .functor AND 1, L_000001e2d6522d20, v000001e2d66d1350_0, C4<1>, C4<1>;
v000001e2d669f5e0_0 .net *"_ivl_1", 127 0, L_000001e2d66da350;  1 drivers
L_000001e2d66e70d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d669dc40_0 .net/2u *"_ivl_15", 0 0, L_000001e2d66e70d0;  1 drivers
v000001e2d669e280_0 .net *"_ivl_3", 123 0, L_000001e2d66db750;  1 drivers
v000001e2d669e960_0 .net *"_ivl_35", 0 0, L_000001e2d65a9400;  1 drivers
v000001e2d669f2c0_0 .net *"_ivl_37", 0 0, L_000001e2d6522e00;  1 drivers
v000001e2d669f4a0_0 .net *"_ivl_4", 251 0, L_000001e2d66d9db0;  1 drivers
v000001e2d669f680_0 .net *"_ivl_41", 0 0, L_000001e2d6522e70;  1 drivers
v000001e2d669ec80_0 .net *"_ivl_43", 0 0, L_000001e2d6522d20;  1 drivers
v000001e2d669f900_0 .net *"_ivl_6", 251 0, L_000001e2d65a90f0;  1 drivers
v000001e2d669e6e0_0 .net/2u *"_ivl_8", 251 0, L_000001e2d66e6ff8;  1 drivers
v000001e2d669fd60_0 .net "all_commitments_valid", 0 0, L_000001e2d6522cb0;  1 drivers
v000001e2d669edc0_0 .net "all_shares_valid", 0 0, L_000001e2d6522d90;  1 drivers
v000001e2d669e780_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d669ebe0_0 .var "coeff_index", 2 0;
v000001e2d669efa0_0 .var "commitment_out_X", 254 0;
v000001e2d669f040_0 .var "commitment_out_Y", 254 0;
v000001e2d669f0e0_0 .var "commitment_ready", 0 0;
v000001e2d66a0a80_0 .net "commitments_in_X_0", 254 0, v000001e2d6696a80_0;  alias, 1 drivers
v000001e2d66a1660_0 .net "commitments_in_X_1", 254 0, v000001e2d669efa0_0;  alias, 1 drivers
v000001e2d66a21a0_0 .net "commitments_in_X_2", 254 0, v000001e2d66af190_0;  alias, 1 drivers
v000001e2d66a1700_0 .net "commitments_in_X_3", 254 0, v000001e2d66c8d10_0;  alias, 1 drivers
v000001e2d66a2880_0 .net "commitments_in_Y_0", 254 0, v000001e2d6696b20_0;  alias, 1 drivers
v000001e2d66a0800_0 .net "commitments_in_Y_1", 254 0, v000001e2d669f040_0;  alias, 1 drivers
v000001e2d66a2240_0 .net "commitments_in_Y_2", 254 0, v000001e2d66ae8d0_0;  alias, 1 drivers
v000001e2d66a22e0_0 .net "commitments_in_Y_3", 254 0, v000001e2d66c8590_0;  alias, 1 drivers
v000001e2d66a17a0_0 .net "commitments_valid_0", 0 0, v000001e2d6699f50_0;  alias, 1 drivers
v000001e2d66a1c00_0 .net "commitments_valid_1", 0 0, v000001e2d669f0e0_0;  alias, 1 drivers
v000001e2d66a0300_0 .net "commitments_valid_2", 0 0, v000001e2d66ae470_0;  alias, 1 drivers
v000001e2d66a15c0_0 .net "commitments_valid_3", 0 0, v000001e2d66c8090_0;  alias, 1 drivers
v000001e2d66a2560_0 .var "cycles", 15 0;
v000001e2d66a29c0_0 .var "dkg_done", 0 0;
v000001e2d66a08a0_0 .var "group_key_X", 254 0;
v000001e2d66a2380_0 .var "group_key_Y", 254 0;
v000001e2d66a0c60 .array "my_commitments_X", 2 0, 254 0;
v000001e2d66a1160 .array "my_commitments_Y", 2 0, 254 0;
v000001e2d66a2420_0 .var "next_state", 3 0;
v000001e2d66a04e0_0 .var "point_add_P_X", 254 0;
v000001e2d66a18e0_0 .var "point_add_P_Y", 254 0;
v000001e2d66a13e0_0 .var "point_add_Q_X", 254 0;
v000001e2d66a1a20_0 .var "point_add_Q_Y", 254 0;
v000001e2d66a24c0_0 .net "point_add_X", 254 0, v000001e2d6699910_0;  1 drivers
v000001e2d66a2600_0 .net "point_add_Y", 254 0, v000001e2d66979d0_0;  1 drivers
v000001e2d66a1200_0 .net "point_add_done", 0 0, v000001e2d6698970_0;  1 drivers
v000001e2d66a0b20_0 .var "point_add_start", 0 0;
v000001e2d66a0da0_0 .net "poly_eval_done", 0 0, v000001e2d669cf20_0;  1 drivers
v000001e2d66a03a0_0 .net "poly_eval_result", 251 0, v000001e2d669c980_0;  1 drivers
v000001e2d66a0bc0_0 .var "poly_eval_start", 0 0;
v000001e2d66a1e80_0 .var "poly_eval_x", 251 0;
v000001e2d66a0d00 .array "polynomial_coeffs", 2 0, 251 0;
v000001e2d66a1020_0 .net "prng_output", 251 0, L_000001e2d65a9240;  1 drivers
v000001e2d66a1f20_0 .var "prng_state", 251 0;
v000001e2d66a1b60_0 .var "process_index", 2 0;
v000001e2d66a0e40_0 .var "proof_R_X", 254 0;
v000001e2d66a2a60_0 .var "proof_R_Y", 254 0;
v000001e2d66a0440_0 .var "proof_z", 251 0;
v000001e2d66a0ee0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66a2920_0 .net "scalar_mult_X", 254 0, v000001e2d669d9c0_0;  1 drivers
v000001e2d66a2060_0 .net "scalar_mult_Y", 254 0, v000001e2d669c7a0_0;  1 drivers
v000001e2d66a2100_0 .net "scalar_mult_done", 0 0, v000001e2d669c3e0_0;  1 drivers
v000001e2d66a1de0_0 .var "scalar_mult_k", 251 0;
v000001e2d66a26a0_0 .var "scalar_mult_start", 0 0;
v000001e2d66a2740_0 .var "secret_share", 251 0;
v000001e2d66a09e0_0 .var "share_accumulator", 251 0;
v000001e2d66a0940_0 .net "shares_in_0", 251 0, v000001e2d6699410_0;  alias, 1 drivers
v000001e2d66a1480_0 .net "shares_in_1", 251 0, v000001e2d66a1ca0_0;  alias, 1 drivers
v000001e2d66a0f80_0 .net "shares_in_2", 251 0, v000001e2d66b0ef0_0;  alias, 1 drivers
v000001e2d66a27e0_0 .net "shares_in_3", 251 0, v000001e2d66cff50_0;  alias, 1 drivers
v000001e2d66a1840_0 .var "shares_out_0", 251 0;
v000001e2d66a1ca0_0 .var "shares_out_1", 251 0;
v000001e2d66a1980_0 .var "shares_out_2", 251 0;
v000001e2d66a10c0_0 .var "shares_out_3", 251 0;
v000001e2d66a12a0_0 .var "shares_ready_0", 0 0;
v000001e2d66a06c0_0 .var "shares_ready_1", 0 0;
v000001e2d66a0620_0 .var "shares_ready_2", 0 0;
v000001e2d66a0760_0 .var "shares_ready_3", 0 0;
v000001e2d66a1ac0_0 .net "shares_valid_0", 0 0, v000001e2d6698650_0;  alias, 1 drivers
v000001e2d66a1340_0 .net "shares_valid_1", 0 0, v000001e2d66a06c0_0;  alias, 1 drivers
v000001e2d66a1520_0 .net "shares_valid_2", 0 0, v000001e2d66c9c10_0;  alias, 1 drivers
v000001e2d66a1d40_0 .net "shares_valid_3", 0 0, v000001e2d66d1350_0;  alias, 1 drivers
v000001e2d66a1fc0_0 .net "start_dkg", 0 0, v000001e2d66ce8d0_0;  alias, 1 drivers
v000001e2d66a0580_0 .var "state", 3 0;
v000001e2d66a2d80_0 .var "temp_commit_X", 254 0;
v000001e2d66a2ce0_0 .var "temp_commit_Y", 254 0;
v000001e2d66a2f60_0 .var "temp_share_in", 251 0;
v000001e2d66a3000_0 .var "vss_C0_X", 254 0;
v000001e2d66a2ba0_0 .var "vss_C0_Y", 254 0;
v000001e2d66a2e20_0 .var "vss_C1_X", 254 0;
v000001e2d66a2ec0_0 .var "vss_C1_Y", 254 0;
v000001e2d66a30a0_0 .var "vss_C2_X", 254 0;
v000001e2d66a3140_0 .var "vss_C2_Y", 254 0;
v000001e2d66a31e0_0 .net "vss_done", 0 0, v000001e2d669f360_0;  1 drivers
v000001e2d66a2c40_0 .var "vss_index", 251 0;
v000001e2d66a2b00_0 .var "vss_share", 251 0;
v000001e2d66a9bf0_0 .var "vss_start", 0 0;
v000001e2d66aa2d0_0 .net "vss_valid", 0 0, v000001e2d66a0260_0;  1 drivers
E_000001e2d661cea0/0 .event edge, v000001e2d66a0580_0, v000001e2d6698f10_0, v000001e2d669ebe0_0, v000001e2d669c3e0_0;
E_000001e2d661cea0/1 .event edge, v000001e2d669fd60_0, v000001e2d66a1b60_0, v000001e2d669cf20_0, v000001e2d669edc0_0;
E_000001e2d661cea0 .event/or E_000001e2d661cea0/0, E_000001e2d661cea0/1;
E_000001e2d661d0a0/0 .event edge, v000001e2d66a1b60_0, v000001e2d6699410_0, v000001e2d66a1480_0, v000001e2d66a0f80_0;
E_000001e2d661d0a0/1 .event edge, v000001e2d66a27e0_0;
E_000001e2d661d0a0 .event/or E_000001e2d661d0a0/0, E_000001e2d661d0a0/1;
E_000001e2d661c860/0 .event edge, v000001e2d66a1b60_0, v000001e2d6696a80_0, v000001e2d6696b20_0, v000001e2d669a9f0_0;
E_000001e2d661c860/1 .event edge, v000001e2d6699e10_0, v000001e2d669a270_0, v000001e2d6699ff0_0, v000001e2d669a4f0_0;
E_000001e2d661c860/2 .event edge, v000001e2d669a810_0;
E_000001e2d661c860 .event/or E_000001e2d661c860/0, E_000001e2d661c860/1, E_000001e2d661c860/2;
L_000001e2d66da350 .part v000001e2d66a1f20_0, 0, 128;
L_000001e2d66db750 .part v000001e2d66a1f20_0, 128, 124;
L_000001e2d66d9db0 .concat [ 124 128 0 0], L_000001e2d66db750, L_000001e2d66da350;
L_000001e2d66da490 .concat [ 252 1 0 0], v000001e2d66a1de0_0, L_000001e2d66e70d0;
S_000001e2d66913e0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001e2d6691250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d64e4890 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d64e48c8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d64e4900 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e7280 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6697e30_0 .net "P1_T", 254 0, L_000001e2d66e7280;  1 drivers
v000001e2d6698830_0 .net "P1_X", 254 0, v000001e2d66a04e0_0;  1 drivers
v000001e2d6698290_0 .net "P1_Y", 254 0, v000001e2d66a18e0_0;  1 drivers
L_000001e2d66e7238 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6698d30_0 .net "P1_Z", 254 0, L_000001e2d66e7238;  1 drivers
L_000001e2d66e7310 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d6699050_0 .net "P2_T", 254 0, L_000001e2d66e7310;  1 drivers
v000001e2d6699550_0 .net "P2_X", 254 0, v000001e2d66a13e0_0;  1 drivers
v000001e2d66995f0_0 .net "P2_Y", 254 0, v000001e2d66a1a20_0;  1 drivers
L_000001e2d66e72c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66988d0_0 .net "P2_Z", 254 0, L_000001e2d66e72c8;  1 drivers
v000001e2d6698e70_0 .var "P3_T", 254 0;
v000001e2d6699910_0 .var "P3_X", 254 0;
v000001e2d66979d0_0 .var "P3_Y", 254 0;
v000001e2d66977f0_0 .var "P3_Z", 254 0;
v000001e2d6697750_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d6697570_0 .var "cycles", 15 0;
v000001e2d6698970_0 .var "done", 0 0;
v000001e2d66972f0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66990f0_0 .net "start", 0 0, v000001e2d66a0b20_0;  1 drivers
v000001e2d66999b0_0 .var "state", 1 0;
S_000001e2d6691570 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001e2d6691250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001e2d6692060 .param/l "ADD1" 1 7 28, C4<010>;
P_000001e2d6692098 .param/l "ADD2" 1 7 30, C4<100>;
P_000001e2d66920d0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001e2d6692108 .param/l "FINISH" 1 7 31, C4<101>;
P_000001e2d6692140 .param/l "IDLE" 1 7 26, C4<000>;
P_000001e2d6692178 .param/l "MULT1" 1 7 27, C4<001>;
P_000001e2d66921b0 .param/l "MULT2" 1 7 29, C4<011>;
v000001e2d6697610_0 .net *"_ivl_0", 503 0, L_000001e2d66da3f0;  1 drivers
L_000001e2d66e7040 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66976b0_0 .net *"_ivl_3", 251 0, L_000001e2d66e7040;  1 drivers
v000001e2d6697a70_0 .net *"_ivl_4", 503 0, L_000001e2d66dafd0;  1 drivers
L_000001e2d66e7088 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d669b580_0 .net *"_ivl_7", 251 0, L_000001e2d66e7088;  1 drivers
v000001e2d669bda0_0 .var "accumulator", 251 0;
v000001e2d669d420_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66a0d00_0 .array/port v000001e2d66a0d00, 0;
v000001e2d669c340_0 .net "coeff_0", 251 0, v000001e2d66a0d00_0;  1 drivers
v000001e2d66a0d00_1 .array/port v000001e2d66a0d00, 1;
v000001e2d669bf80_0 .net "coeff_1", 251 0, v000001e2d66a0d00_1;  1 drivers
v000001e2d66a0d00_2 .array/port v000001e2d66a0d00, 2;
v000001e2d669cb60_0 .net "coeff_2", 251 0, v000001e2d66a0d00_2;  1 drivers
v000001e2d669cf20_0 .var "done", 0 0;
v000001e2d669d4c0_0 .var "mult_a", 251 0;
v000001e2d669b3a0_0 .var "mult_b", 251 0;
v000001e2d669b300_0 .net "mult_result", 251 0, L_000001e2d66db070;  1 drivers
v000001e2d669bb20_0 .net "mult_result_wide", 503 0, L_000001e2d66d96d0;  1 drivers
v000001e2d669c980_0 .var "result", 251 0;
v000001e2d669cd40_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d669d2e0_0 .net "start", 0 0, v000001e2d66a0bc0_0;  1 drivers
v000001e2d669b4e0_0 .var "state", 2 0;
v000001e2d669d920_0 .var "temp", 251 0;
v000001e2d669c700_0 .net "x", 251 0, v000001e2d66a1e80_0;  1 drivers
L_000001e2d66da3f0 .concat [ 252 252 0 0], v000001e2d669d4c0_0, L_000001e2d66e7040;
L_000001e2d66dafd0 .concat [ 252 252 0 0], v000001e2d669b3a0_0, L_000001e2d66e7088;
L_000001e2d66d96d0 .arith/mult 504, L_000001e2d66da3f0, L_000001e2d66dafd0;
L_000001e2d66db070 .part L_000001e2d66d96d0, 0, 252;
S_000001e2d66902b0 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001e2d6691250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d65ab6e0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d65ab718 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d65ab750 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e71f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669d380_0 .net "P_T", 254 0, L_000001e2d66e71f0;  1 drivers
L_000001e2d66e7118 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001e2d669c020_0 .net "P_X", 254 0, L_000001e2d66e7118;  1 drivers
L_000001e2d66e7160 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001e2d669ca20_0 .net "P_Y", 254 0, L_000001e2d66e7160;  1 drivers
L_000001e2d66e71a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669cac0_0 .net "P_Z", 254 0, L_000001e2d66e71a8;  1 drivers
v000001e2d669d1a0_0 .var "R_T", 254 0;
v000001e2d669d9c0_0 .var "R_X", 254 0;
v000001e2d669c7a0_0 .var "R_Y", 254 0;
v000001e2d669be40_0 .var "R_Z", 254 0;
v000001e2d669b800_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d669bbc0_0 .var "cycles", 15 0;
v000001e2d669c3e0_0 .var "done", 0 0;
v000001e2d669bd00_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d669d240_0 .net "scalar", 252 0, L_000001e2d66da490;  1 drivers
v000001e2d669cc00_0 .net "start", 0 0, v000001e2d66a26a0_0;  1 drivers
v000001e2d669c0c0_0 .var "state", 2 0;
S_000001e2d66a4f20 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001e2d6691250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001e2d6393730 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001e2d6393768 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001e2d63937a0 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001e2d63937d8 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001e2d6393810 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001e2d6393848 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001e2d6393880 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001e2d63938b8 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001e2d63938f0 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001e2d6393928 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001e2d6393960 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001e2d6393998 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001e2d63939d0 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001e2d6393a08 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001e2d6393a40 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001e2d669fe00_0 .net "C0_X", 254 0, v000001e2d66a3000_0;  1 drivers
v000001e2d669ea00_0 .net "C0_Y", 254 0, v000001e2d66a2ba0_0;  1 drivers
v000001e2d669f400_0 .net "C1_X", 254 0, v000001e2d66a2e20_0;  1 drivers
v000001e2d669ed20_0 .net "C1_Y", 254 0, v000001e2d66a2ec0_0;  1 drivers
v000001e2d669dec0_0 .net "C2_X", 254 0, v000001e2d66a30a0_0;  1 drivers
v000001e2d669ee60_0 .net "C2_Y", 254 0, v000001e2d66a3140_0;  1 drivers
v000001e2d669e820_0 .var "LHS_X", 254 0;
v000001e2d669e0a0_0 .var "LHS_Y", 254 0;
v000001e2d669e5a0_0 .var "RHS_X", 254 0;
v000001e2d66a0080_0 .var "RHS_Y", 254 0;
L_000001e2d66e7358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d669ffe0_0 .net/2u *"_ivl_0", 0 0, L_000001e2d66e7358;  1 drivers
v000001e2d669e500_0 .net *"_ivl_16", 503 0, L_000001e2d66db6b0;  1 drivers
L_000001e2d66e7550 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d669e3c0_0 .net *"_ivl_19", 251 0, L_000001e2d66e7550;  1 drivers
v000001e2d669f860_0 .net *"_ivl_20", 503 0, L_000001e2d66da5d0;  1 drivers
L_000001e2d66e7598 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d669ff40_0 .net *"_ivl_23", 251 0, L_000001e2d66e7598;  1 drivers
v000001e2d669df60_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d669f360_0 .var "done", 0 0;
v000001e2d669dce0_0 .var "i2_C2_X", 254 0;
v000001e2d669f9a0_0 .var "i2_C2_Y", 254 0;
v000001e2d669f220_0 .var "i_C1_X", 254 0;
v000001e2d669e000_0 .var "i_C1_Y", 254 0;
v000001e2d669f7c0_0 .net "index", 251 0, v000001e2d66a2c40_0;  1 drivers
v000001e2d669fae0_0 .net "index_squared", 251 0, L_000001e2d66da710;  1 drivers
v000001e2d669fb80_0 .net "index_squared_wide", 503 0, L_000001e2d66db250;  1 drivers
v000001e2d669e460_0 .var "point_add_P_X", 254 0;
v000001e2d669dba0_0 .var "point_add_P_Y", 254 0;
v000001e2d669db00_0 .var "point_add_Q_X", 254 0;
v000001e2d669e320_0 .var "point_add_Q_Y", 254 0;
v000001e2d669f180_0 .net "point_add_R_X", 254 0, v000001e2d669da60_0;  1 drivers
v000001e2d669f540_0 .net "point_add_R_Y", 254 0, v000001e2d669c840_0;  1 drivers
v000001e2d669dd80_0 .net "point_add_done", 0 0, v000001e2d669d740_0;  1 drivers
v000001e2d669de20_0 .var "point_add_start", 0 0;
v000001e2d669fa40_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66a0120_0 .var "scalar_mult_P_X", 254 0;
v000001e2d669ef00_0 .var "scalar_mult_P_Y", 254 0;
v000001e2d669e640_0 .net "scalar_mult_Q_X", 254 0, v000001e2d669c520_0;  1 drivers
v000001e2d669e140_0 .net "scalar_mult_Q_Y", 254 0, v000001e2d669b760_0;  1 drivers
v000001e2d669fea0_0 .net "scalar_mult_done", 0 0, v000001e2d669d100_0;  1 drivers
v000001e2d669eb40_0 .var "scalar_mult_k", 251 0;
v000001e2d669fc20_0 .var "scalar_mult_start", 0 0;
v000001e2d669fcc0_0 .net "share", 251 0, v000001e2d66a2b00_0;  1 drivers
v000001e2d669e8c0_0 .net "start", 0 0, v000001e2d66a9bf0_0;  1 drivers
v000001e2d669eaa0_0 .var "state", 3 0;
v000001e2d669e1e0_0 .var "temp_sum_X", 254 0;
v000001e2d66a01c0_0 .var "temp_sum_Y", 254 0;
v000001e2d66a0260_0 .var "valid", 0 0;
L_000001e2d66da530 .concat [ 252 1 0 0], v000001e2d669eb40_0, L_000001e2d66e7358;
L_000001e2d66db6b0 .concat [ 252 252 0 0], v000001e2d66a2c40_0, L_000001e2d66e7550;
L_000001e2d66da5d0 .concat [ 252 252 0 0], v000001e2d66a2c40_0, L_000001e2d66e7598;
L_000001e2d66db250 .arith/mult 504, L_000001e2d66db6b0, L_000001e2d66da5d0;
L_000001e2d66da710 .part L_000001e2d66db250, 0, 252;
S_000001e2d66a3940 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001e2d66a4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d65aeef0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d65aef28 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d65aef60 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e7478 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669c660_0 .net "P1_T", 254 0, L_000001e2d66e7478;  1 drivers
v000001e2d669c200_0 .net "P1_X", 254 0, v000001e2d669e460_0;  1 drivers
v000001e2d669cca0_0 .net "P1_Y", 254 0, v000001e2d669dba0_0;  1 drivers
L_000001e2d66e7430 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669b8a0_0 .net "P1_Z", 254 0, L_000001e2d66e7430;  1 drivers
L_000001e2d66e7508 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669d560_0 .net "P2_T", 254 0, L_000001e2d66e7508;  1 drivers
v000001e2d669cfc0_0 .net "P2_X", 254 0, v000001e2d669db00_0;  1 drivers
v000001e2d669d600_0 .net "P2_Y", 254 0, v000001e2d669e320_0;  1 drivers
L_000001e2d66e74c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669b440_0 .net "P2_Z", 254 0, L_000001e2d66e74c0;  1 drivers
v000001e2d669d6a0_0 .var "P3_T", 254 0;
v000001e2d669da60_0 .var "P3_X", 254 0;
v000001e2d669c840_0 .var "P3_Y", 254 0;
v000001e2d669b620_0 .var "P3_Z", 254 0;
v000001e2d669c8e0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d669d060_0 .var "cycles", 15 0;
v000001e2d669d740_0 .var "done", 0 0;
v000001e2d669d7e0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d669b6c0_0 .net "start", 0 0, v000001e2d669de20_0;  1 drivers
v000001e2d669d880_0 .var "state", 1 0;
S_000001e2d66a4110 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001e2d66a4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d65a9920 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d65a9958 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d65a9990 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e73e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669bee0_0 .net "P_T", 254 0, L_000001e2d66e73e8;  1 drivers
v000001e2d669b940_0 .net "P_X", 254 0, v000001e2d66a0120_0;  1 drivers
v000001e2d669bc60_0 .net "P_Y", 254 0, v000001e2d669ef00_0;  1 drivers
L_000001e2d66e73a0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d669c2a0_0 .net "P_Z", 254 0, L_000001e2d66e73a0;  1 drivers
v000001e2d669c480_0 .var "R_T", 254 0;
v000001e2d669c520_0 .var "R_X", 254 0;
v000001e2d669b760_0 .var "R_Y", 254 0;
v000001e2d669c160_0 .var "R_Z", 254 0;
v000001e2d669cde0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d669b9e0_0 .var "cycles", 15 0;
v000001e2d669d100_0 .var "done", 0 0;
v000001e2d669ce80_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d669ba80_0 .net "scalar", 252 0, L_000001e2d66da530;  1 drivers
v000001e2d669c5c0_0 .net "start", 0 0, v000001e2d669fc20_0;  1 drivers
v000001e2d669f720_0 .var "state", 2 0;
S_000001e2d66a50b0 .scope module, "node2" "frost_node" 5 136, 6 5 0, S_000001e2d6691890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001e2d638f1e0 .param/l "DONE" 1 6 79, C4<1100>;
P_000001e2d638f218 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001e2d638f250 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001e2d638f288 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000010>;
P_000001e2d638f2c0 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001e2d638f2f8 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001e2d638f330 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001e2d638f368 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001e2d638f3a0 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001e2d638f3d8 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001e2d638f410 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001e2d638f448 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001e2d638f480 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001e2d638f4b8 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001e2d638f4f0 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001e2d638f528 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001e2d638f560 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001e2d638f598 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001e2d638f5d0 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001e2d6521660 .functor XOR 252, v000001e2d66b0130_0, L_000001e2d66dad50, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d66e75e0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
L_000001e2d6521b30 .functor XOR 252, L_000001e2d6521660, L_000001e2d66e75e0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d6521890 .functor AND 1, v000001e2d6699f50_0, v000001e2d669f0e0_0, C4<1>, C4<1>;
L_000001e2d6522070 .functor AND 1, L_000001e2d6521890, v000001e2d66ae470_0, C4<1>, C4<1>;
L_000001e2d6522af0 .functor AND 1, L_000001e2d6522070, v000001e2d66c8090_0, C4<1>, C4<1>;
L_000001e2d6522770 .functor AND 1, v000001e2d66980b0_0, v000001e2d66a0620_0, C4<1>, C4<1>;
L_000001e2d6522850 .functor AND 1, L_000001e2d6522770, v000001e2d66c9cb0_0, C4<1>, C4<1>;
L_000001e2d6522150 .functor AND 1, L_000001e2d6522850, v000001e2d66d13f0_0, C4<1>, C4<1>;
v000001e2d66ae5b0_0 .net *"_ivl_1", 127 0, L_000001e2d66da7b0;  1 drivers
L_000001e2d66e76b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d66b0450_0 .net/2u *"_ivl_15", 0 0, L_000001e2d66e76b8;  1 drivers
v000001e2d66aff50_0 .net *"_ivl_3", 123 0, L_000001e2d66dacb0;  1 drivers
v000001e2d66af870_0 .net *"_ivl_35", 0 0, L_000001e2d6521890;  1 drivers
v000001e2d66b04f0_0 .net *"_ivl_37", 0 0, L_000001e2d6522070;  1 drivers
v000001e2d66b0770_0 .net *"_ivl_4", 251 0, L_000001e2d66dad50;  1 drivers
v000001e2d66b0590_0 .net *"_ivl_41", 0 0, L_000001e2d6522770;  1 drivers
v000001e2d66ae510_0 .net *"_ivl_43", 0 0, L_000001e2d6522850;  1 drivers
v000001e2d66af910_0 .net *"_ivl_6", 251 0, L_000001e2d6521660;  1 drivers
v000001e2d66ae330_0 .net/2u *"_ivl_8", 251 0, L_000001e2d66e75e0;  1 drivers
v000001e2d66b0310_0 .net "all_commitments_valid", 0 0, L_000001e2d6522af0;  1 drivers
v000001e2d66b0270_0 .net "all_shares_valid", 0 0, L_000001e2d6522150;  1 drivers
v000001e2d66b0630_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66b0810_0 .var "coeff_index", 2 0;
v000001e2d66af190_0 .var "commitment_out_X", 254 0;
v000001e2d66ae8d0_0 .var "commitment_out_Y", 254 0;
v000001e2d66ae470_0 .var "commitment_ready", 0 0;
v000001e2d66aeb50_0 .net "commitments_in_X_0", 254 0, v000001e2d6696a80_0;  alias, 1 drivers
v000001e2d66afeb0_0 .net "commitments_in_X_1", 254 0, v000001e2d669efa0_0;  alias, 1 drivers
v000001e2d66afa50_0 .net "commitments_in_X_2", 254 0, v000001e2d66af190_0;  alias, 1 drivers
v000001e2d66b08b0_0 .net "commitments_in_X_3", 254 0, v000001e2d66c8d10_0;  alias, 1 drivers
v000001e2d66afb90_0 .net "commitments_in_Y_0", 254 0, v000001e2d6696b20_0;  alias, 1 drivers
v000001e2d66af050_0 .net "commitments_in_Y_1", 254 0, v000001e2d669f040_0;  alias, 1 drivers
v000001e2d66af2d0_0 .net "commitments_in_Y_2", 254 0, v000001e2d66ae8d0_0;  alias, 1 drivers
v000001e2d66aeab0_0 .net "commitments_in_Y_3", 254 0, v000001e2d66c8590_0;  alias, 1 drivers
v000001e2d66ae970_0 .net "commitments_valid_0", 0 0, v000001e2d6699f50_0;  alias, 1 drivers
v000001e2d66b0950_0 .net "commitments_valid_1", 0 0, v000001e2d669f0e0_0;  alias, 1 drivers
v000001e2d66aed30_0 .net "commitments_valid_2", 0 0, v000001e2d66ae470_0;  alias, 1 drivers
v000001e2d66afaf0_0 .net "commitments_valid_3", 0 0, v000001e2d66c8090_0;  alias, 1 drivers
v000001e2d66b09f0_0 .var "cycles", 15 0;
v000001e2d66ae650_0 .var "dkg_done", 0 0;
v000001e2d66b0a90_0 .var "group_key_X", 254 0;
v000001e2d66ae6f0_0 .var "group_key_Y", 254 0;
v000001e2d66ae790 .array "my_commitments_X", 2 0, 254 0;
v000001e2d66b0090 .array "my_commitments_Y", 2 0, 254 0;
v000001e2d66afe10_0 .var "next_state", 3 0;
v000001e2d66ae830_0 .var "point_add_P_X", 254 0;
v000001e2d66aea10_0 .var "point_add_P_Y", 254 0;
v000001e2d66aebf0_0 .var "point_add_Q_X", 254 0;
v000001e2d66af0f0_0 .var "point_add_Q_Y", 254 0;
v000001e2d66afc30_0 .net "point_add_X", 254 0, v000001e2d66a9650_0;  1 drivers
v000001e2d66aec90_0 .net "point_add_Y", 254 0, v000001e2d66aa5f0_0;  1 drivers
v000001e2d66aee70_0 .net "point_add_done", 0 0, v000001e2d66aa370_0;  1 drivers
v000001e2d66aefb0_0 .var "point_add_start", 0 0;
v000001e2d66af4b0_0 .net "poly_eval_done", 0 0, v000001e2d66a9e70_0;  1 drivers
v000001e2d66afcd0_0 .net "poly_eval_result", 251 0, v000001e2d66ab6d0_0;  1 drivers
v000001e2d66af7d0_0 .var "poly_eval_start", 0 0;
v000001e2d66af230_0 .var "poly_eval_x", 251 0;
v000001e2d66af5f0 .array "polynomial_coeffs", 2 0, 251 0;
v000001e2d66af370_0 .net "prng_output", 251 0, L_000001e2d6521b30;  1 drivers
v000001e2d66b0130_0 .var "prng_state", 251 0;
v000001e2d66af410_0 .var "process_index", 2 0;
v000001e2d66af550_0 .var "proof_R_X", 254 0;
v000001e2d66af690_0 .var "proof_R_Y", 254 0;
v000001e2d66af730_0 .var "proof_z", 251 0;
v000001e2d66afd70_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66afff0_0 .net "scalar_mult_X", 254 0, v000001e2d66aa730_0;  1 drivers
v000001e2d66b0bd0_0 .net "scalar_mult_Y", 254 0, v000001e2d66ab1d0_0;  1 drivers
v000001e2d66b1030_0 .net "scalar_mult_done", 0 0, v000001e2d66aad70_0;  1 drivers
v000001e2d66b0f90_0 .var "scalar_mult_k", 251 0;
v000001e2d66b10d0_0 .var "scalar_mult_start", 0 0;
v000001e2d66b1170_0 .var "secret_share", 251 0;
v000001e2d66b0c70_0 .var "share_accumulator", 251 0;
v000001e2d66b0b30_0 .net "shares_in_0", 251 0, v000001e2d6699a50_0;  alias, 1 drivers
v000001e2d66b0d10_0 .net "shares_in_1", 251 0, v000001e2d66a1980_0;  alias, 1 drivers
v000001e2d66b1210_0 .net "shares_in_2", 251 0, v000001e2d66c9b70_0;  alias, 1 drivers
v000001e2d66b0db0_0 .net "shares_in_3", 251 0, v000001e2d66d1710_0;  alias, 1 drivers
v000001e2d66b0e50_0 .var "shares_out_0", 251 0;
v000001e2d66b0ef0_0 .var "shares_out_1", 251 0;
v000001e2d66c9b70_0 .var "shares_out_2", 251 0;
v000001e2d66c9fd0_0 .var "shares_out_3", 251 0;
v000001e2d66c9df0_0 .var "shares_ready_0", 0 0;
v000001e2d66c9c10_0 .var "shares_ready_1", 0 0;
v000001e2d66c9cb0_0 .var "shares_ready_2", 0 0;
v000001e2d66c9d50_0 .var "shares_ready_3", 0 0;
v000001e2d66ca110_0 .net "shares_valid_0", 0 0, v000001e2d66980b0_0;  alias, 1 drivers
v000001e2d66ca070_0 .net "shares_valid_1", 0 0, v000001e2d66a0620_0;  alias, 1 drivers
v000001e2d66c9e90_0 .net "shares_valid_2", 0 0, v000001e2d66c9cb0_0;  alias, 1 drivers
v000001e2d66c9f30_0 .net "shares_valid_3", 0 0, v000001e2d66d13f0_0;  alias, 1 drivers
v000001e2d66ca1b0_0 .net "start_dkg", 0 0, v000001e2d66ce8d0_0;  alias, 1 drivers
v000001e2d66ca250_0 .var "state", 3 0;
v000001e2d66c27d0_0 .var "temp_commit_X", 254 0;
v000001e2d66c4850_0 .var "temp_commit_Y", 254 0;
v000001e2d66c4ad0_0 .var "temp_share_in", 251 0;
v000001e2d66c45d0_0 .var "vss_C0_X", 254 0;
v000001e2d66c4530_0 .var "vss_C0_Y", 254 0;
v000001e2d66c2550_0 .var "vss_C1_X", 254 0;
v000001e2d66c4710_0 .var "vss_C1_Y", 254 0;
v000001e2d66c36d0_0 .var "vss_C2_X", 254 0;
v000001e2d66c3c70_0 .var "vss_C2_Y", 254 0;
v000001e2d66c4170_0 .net "vss_done", 0 0, v000001e2d66ada70_0;  1 drivers
v000001e2d66c3590_0 .var "vss_index", 251 0;
v000001e2d66c2d70_0 .var "vss_share", 251 0;
v000001e2d66c4990_0 .var "vss_start", 0 0;
v000001e2d66c39f0_0 .net "vss_valid", 0 0, v000001e2d66af9b0_0;  1 drivers
E_000001e2d661d060/0 .event edge, v000001e2d66ca250_0, v000001e2d6698f10_0, v000001e2d66b0810_0, v000001e2d66aad70_0;
E_000001e2d661d060/1 .event edge, v000001e2d66b0310_0, v000001e2d66af410_0, v000001e2d66a9e70_0, v000001e2d66b0270_0;
E_000001e2d661d060 .event/or E_000001e2d661d060/0, E_000001e2d661d060/1;
E_000001e2d661c320/0 .event edge, v000001e2d66af410_0, v000001e2d6699a50_0, v000001e2d66a1980_0, v000001e2d66b1210_0;
E_000001e2d661c320/1 .event edge, v000001e2d66b0db0_0;
E_000001e2d661c320 .event/or E_000001e2d661c320/0, E_000001e2d661c320/1;
E_000001e2d661c5e0/0 .event edge, v000001e2d66af410_0, v000001e2d6696a80_0, v000001e2d6696b20_0, v000001e2d669a9f0_0;
E_000001e2d661c5e0/1 .event edge, v000001e2d6699e10_0, v000001e2d669a270_0, v000001e2d6699ff0_0, v000001e2d669a4f0_0;
E_000001e2d661c5e0/2 .event edge, v000001e2d669a810_0;
E_000001e2d661c5e0 .event/or E_000001e2d661c5e0/0, E_000001e2d661c5e0/1, E_000001e2d661c5e0/2;
L_000001e2d66da7b0 .part v000001e2d66b0130_0, 0, 128;
L_000001e2d66dacb0 .part v000001e2d66b0130_0, 128, 124;
L_000001e2d66dad50 .concat [ 124 128 0 0], L_000001e2d66dacb0, L_000001e2d66da7b0;
L_000001e2d66dbb10 .concat [ 252 1 0 0], v000001e2d66b0f90_0, L_000001e2d66e76b8;
S_000001e2d66a3ad0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001e2d66a50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d6585eb0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d6585ee8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d6585f20 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e7868 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66aa7d0_0 .net "P1_T", 254 0, L_000001e2d66e7868;  1 drivers
v000001e2d66a98d0_0 .net "P1_X", 254 0, v000001e2d66ae830_0;  1 drivers
v000001e2d66ab450_0 .net "P1_Y", 254 0, v000001e2d66aea10_0;  1 drivers
L_000001e2d66e7820 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66aa230_0 .net "P1_Z", 254 0, L_000001e2d66e7820;  1 drivers
L_000001e2d66e78f8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66aae10_0 .net "P2_T", 254 0, L_000001e2d66e78f8;  1 drivers
v000001e2d66a9a10_0 .net "P2_X", 254 0, v000001e2d66aebf0_0;  1 drivers
v000001e2d66aac30_0 .net "P2_Y", 254 0, v000001e2d66af0f0_0;  1 drivers
L_000001e2d66e78b0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66a9970_0 .net "P2_Z", 254 0, L_000001e2d66e78b0;  1 drivers
v000001e2d66aa050_0 .var "P3_T", 254 0;
v000001e2d66a9650_0 .var "P3_X", 254 0;
v000001e2d66aa5f0_0 .var "P3_Y", 254 0;
v000001e2d66a9d30_0 .var "P3_Z", 254 0;
v000001e2d66a9c90_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66aa9b0_0 .var "cycles", 15 0;
v000001e2d66aa370_0 .var "done", 0 0;
v000001e2d66ab770_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66aa410_0 .net "start", 0 0, v000001e2d66aefb0_0;  1 drivers
v000001e2d66aab90_0 .var "state", 1 0;
S_000001e2d66a4c00 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001e2d66a50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001e2d66a3c60 .param/l "ADD1" 1 7 28, C4<010>;
P_000001e2d66a3c98 .param/l "ADD2" 1 7 30, C4<100>;
P_000001e2d66a3cd0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001e2d66a3d08 .param/l "FINISH" 1 7 31, C4<101>;
P_000001e2d66a3d40 .param/l "IDLE" 1 7 26, C4<000>;
P_000001e2d66a3d78 .param/l "MULT1" 1 7 27, C4<001>;
P_000001e2d66a3db0 .param/l "MULT2" 1 7 29, C4<011>;
v000001e2d66aaa50_0 .net *"_ivl_0", 503 0, L_000001e2d66db110;  1 drivers
L_000001e2d66e7628 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66a9ab0_0 .net *"_ivl_3", 251 0, L_000001e2d66e7628;  1 drivers
v000001e2d66a9830_0 .net *"_ivl_4", 503 0, L_000001e2d66d9130;  1 drivers
L_000001e2d66e7670 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66aaeb0_0 .net *"_ivl_7", 251 0, L_000001e2d66e7670;  1 drivers
v000001e2d66a9dd0_0 .var "accumulator", 251 0;
v000001e2d66aacd0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66af5f0_0 .array/port v000001e2d66af5f0, 0;
v000001e2d66aa4b0_0 .net "coeff_0", 251 0, v000001e2d66af5f0_0;  1 drivers
v000001e2d66af5f0_1 .array/port v000001e2d66af5f0, 1;
v000001e2d66aa550_0 .net "coeff_1", 251 0, v000001e2d66af5f0_1;  1 drivers
v000001e2d66af5f0_2 .array/port v000001e2d66af5f0, 2;
v000001e2d66a9790_0 .net "coeff_2", 251 0, v000001e2d66af5f0_2;  1 drivers
v000001e2d66a9e70_0 .var "done", 0 0;
v000001e2d66aba90_0 .var "mult_a", 251 0;
v000001e2d66ab590_0 .var "mult_b", 251 0;
v000001e2d66ab4f0_0 .net "mult_result", 251 0, L_000001e2d66dcd30;  1 drivers
v000001e2d66a9510_0 .net "mult_result_wide", 503 0, L_000001e2d66ddf50;  1 drivers
v000001e2d66ab6d0_0 .var "result", 251 0;
v000001e2d66aa690_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66aaf50_0 .net "start", 0 0, v000001e2d66af7d0_0;  1 drivers
v000001e2d66ab630_0 .var "state", 2 0;
v000001e2d66a96f0_0 .var "temp", 251 0;
v000001e2d66a9b50_0 .net "x", 251 0, v000001e2d66af230_0;  1 drivers
L_000001e2d66db110 .concat [ 252 252 0 0], v000001e2d66aba90_0, L_000001e2d66e7628;
L_000001e2d66d9130 .concat [ 252 252 0 0], v000001e2d66ab590_0, L_000001e2d66e7670;
L_000001e2d66ddf50 .arith/mult 504, L_000001e2d66db110, L_000001e2d66d9130;
L_000001e2d66dcd30 .part L_000001e2d66ddf50, 0, 252;
S_000001e2d66a4750 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001e2d66a50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d65841f0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d6584228 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d6584260 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e77d8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66a9f10_0 .net "P_T", 254 0, L_000001e2d66e77d8;  1 drivers
L_000001e2d66e7700 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001e2d66a9fb0_0 .net "P_X", 254 0, L_000001e2d66e7700;  1 drivers
L_000001e2d66e7748 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001e2d66aa870_0 .net "P_Y", 254 0, L_000001e2d66e7748;  1 drivers
L_000001e2d66e7790 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66aa0f0_0 .net "P_Z", 254 0, L_000001e2d66e7790;  1 drivers
v000001e2d66aa190_0 .var "R_T", 254 0;
v000001e2d66aa730_0 .var "R_X", 254 0;
v000001e2d66ab1d0_0 .var "R_Y", 254 0;
v000001e2d66aa910_0 .var "R_Z", 254 0;
v000001e2d66a9330_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66aaaf0_0 .var "cycles", 15 0;
v000001e2d66aad70_0 .var "done", 0 0;
v000001e2d66ab810_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66aaff0_0 .net "scalar", 252 0, L_000001e2d66dbb10;  1 drivers
v000001e2d66ab090_0 .net "start", 0 0, v000001e2d66b10d0_0;  1 drivers
v000001e2d66ab130_0 .var "state", 2 0;
S_000001e2d66a48e0 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001e2d66a50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001e2d6373a80 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001e2d6373ab8 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001e2d6373af0 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001e2d6373b28 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001e2d6373b60 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001e2d6373b98 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001e2d6373bd0 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001e2d6373c08 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001e2d6373c40 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001e2d6373c78 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001e2d6373cb0 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001e2d6373ce8 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001e2d6373d20 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001e2d6373d58 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001e2d6373d90 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001e2d66acad0_0 .net "C0_X", 254 0, v000001e2d66c45d0_0;  1 drivers
v000001e2d66ad390_0 .net "C0_Y", 254 0, v000001e2d66c4530_0;  1 drivers
v000001e2d66ad570_0 .net "C1_X", 254 0, v000001e2d66c2550_0;  1 drivers
v000001e2d66add90_0 .net "C1_Y", 254 0, v000001e2d66c4710_0;  1 drivers
v000001e2d66ac8f0_0 .net "C2_X", 254 0, v000001e2d66c36d0_0;  1 drivers
v000001e2d66abef0_0 .net "C2_Y", 254 0, v000001e2d66c3c70_0;  1 drivers
v000001e2d66ac530_0 .var "LHS_X", 254 0;
v000001e2d66ad070_0 .var "LHS_Y", 254 0;
v000001e2d66ac710_0 .var "RHS_X", 254 0;
v000001e2d66ac7b0_0 .var "RHS_Y", 254 0;
L_000001e2d66e7940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d66accb0_0 .net/2u *"_ivl_0", 0 0, L_000001e2d66e7940;  1 drivers
v000001e2d66ace90_0 .net *"_ivl_16", 503 0, L_000001e2d66dc290;  1 drivers
L_000001e2d66e7b38 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66ac990_0 .net *"_ivl_19", 251 0, L_000001e2d66e7b38;  1 drivers
v000001e2d66ad610_0 .net *"_ivl_20", 503 0, L_000001e2d66dc010;  1 drivers
L_000001e2d66e7b80 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66ad750_0 .net *"_ivl_23", 251 0, L_000001e2d66e7b80;  1 drivers
v000001e2d66ac030_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66ada70_0 .var "done", 0 0;
v000001e2d66ad890_0 .var "i2_C2_X", 254 0;
v000001e2d66acf30_0 .var "i2_C2_Y", 254 0;
v000001e2d66ad1b0_0 .var "i_C1_X", 254 0;
v000001e2d66acfd0_0 .var "i_C1_Y", 254 0;
v000001e2d66ae010_0 .net "index", 251 0, v000001e2d66c3590_0;  1 drivers
v000001e2d66aca30_0 .net "index_squared", 251 0, L_000001e2d66dc510;  1 drivers
v000001e2d66ad6b0_0 .net "index_squared_wide", 503 0, L_000001e2d66dd730;  1 drivers
v000001e2d66abe50_0 .var "point_add_P_X", 254 0;
v000001e2d66ad930_0 .var "point_add_P_Y", 254 0;
v000001e2d66adcf0_0 .var "point_add_Q_X", 254 0;
v000001e2d66ad7f0_0 .var "point_add_Q_Y", 254 0;
v000001e2d66ade30_0 .net "point_add_R_X", 254 0, v000001e2d66acd50_0;  1 drivers
v000001e2d66ad9d0_0 .net "point_add_R_Y", 254 0, v000001e2d66acdf0_0;  1 drivers
v000001e2d66adb10_0 .net "point_add_done", 0 0, v000001e2d66ac850_0;  1 drivers
v000001e2d66adc50_0 .var "point_add_start", 0 0;
v000001e2d66aded0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66adf70_0 .var "scalar_mult_P_X", 254 0;
v000001e2d66ae0b0_0 .var "scalar_mult_P_Y", 254 0;
v000001e2d66ae1f0_0 .net "scalar_mult_Q_X", 254 0, v000001e2d66abd10_0;  1 drivers
v000001e2d66ae290_0 .net "scalar_mult_Q_Y", 254 0, v000001e2d66ad110_0;  1 drivers
v000001e2d66abb30_0 .net "scalar_mult_done", 0 0, v000001e2d66adbb0_0;  1 drivers
v000001e2d66abc70_0 .var "scalar_mult_k", 251 0;
v000001e2d66b03b0_0 .var "scalar_mult_start", 0 0;
v000001e2d66aedd0_0 .net "share", 251 0, v000001e2d66c2d70_0;  1 drivers
v000001e2d66b06d0_0 .net "start", 0 0, v000001e2d66c4990_0;  1 drivers
v000001e2d66aef10_0 .var "state", 3 0;
v000001e2d66b01d0_0 .var "temp_sum_X", 254 0;
v000001e2d66ae3d0_0 .var "temp_sum_Y", 254 0;
v000001e2d66af9b0_0 .var "valid", 0 0;
L_000001e2d66db7f0 .concat [ 252 1 0 0], v000001e2d66abc70_0, L_000001e2d66e7940;
L_000001e2d66dc290 .concat [ 252 252 0 0], v000001e2d66c3590_0, L_000001e2d66e7b38;
L_000001e2d66dc010 .concat [ 252 252 0 0], v000001e2d66c3590_0, L_000001e2d66e7b80;
L_000001e2d66dd730 .arith/mult 504, L_000001e2d66dc290, L_000001e2d66dc010;
L_000001e2d66dc510 .part L_000001e2d66dd730, 0, 252;
S_000001e2d66a3620 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001e2d66a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d66c1e50 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d66c1e88 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d66c1ec0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e7a60 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66ab8b0_0 .net "P1_T", 254 0, L_000001e2d66e7a60;  1 drivers
v000001e2d66ab270_0 .net "P1_X", 254 0, v000001e2d66abe50_0;  1 drivers
v000001e2d66ab310_0 .net "P1_Y", 254 0, v000001e2d66ad930_0;  1 drivers
L_000001e2d66e7a18 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66ab3b0_0 .net "P1_Z", 254 0, L_000001e2d66e7a18;  1 drivers
L_000001e2d66e7af0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66ab9f0_0 .net "P2_T", 254 0, L_000001e2d66e7af0;  1 drivers
v000001e2d66a93d0_0 .net "P2_X", 254 0, v000001e2d66adcf0_0;  1 drivers
v000001e2d66a9470_0 .net "P2_Y", 254 0, v000001e2d66ad7f0_0;  1 drivers
L_000001e2d66e7aa8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66a95b0_0 .net "P2_Z", 254 0, L_000001e2d66e7aa8;  1 drivers
v000001e2d66ac2b0_0 .var "P3_T", 254 0;
v000001e2d66acd50_0 .var "P3_X", 254 0;
v000001e2d66acdf0_0 .var "P3_Y", 254 0;
v000001e2d66ad430_0 .var "P3_Z", 254 0;
v000001e2d66ac210_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66abf90_0 .var "cycles", 15 0;
v000001e2d66ac850_0 .var "done", 0 0;
v000001e2d66ac170_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66ac0d0_0 .net "start", 0 0, v000001e2d66adc50_0;  1 drivers
v000001e2d66ac5d0_0 .var "state", 1 0;
S_000001e2d66a4d90 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001e2d66a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d66c18d0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d66c1908 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d66c1940 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e79d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66acb70_0 .net "P_T", 254 0, L_000001e2d66e79d0;  1 drivers
v000001e2d66ad4d0_0 .net "P_X", 254 0, v000001e2d66adf70_0;  1 drivers
v000001e2d66ac350_0 .net "P_Y", 254 0, v000001e2d66ae0b0_0;  1 drivers
L_000001e2d66e7988 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66ac490_0 .net "P_Z", 254 0, L_000001e2d66e7988;  1 drivers
v000001e2d66abbd0_0 .var "R_T", 254 0;
v000001e2d66abd10_0 .var "R_X", 254 0;
v000001e2d66ad110_0 .var "R_Y", 254 0;
v000001e2d66acc10_0 .var "R_Z", 254 0;
v000001e2d66ad250_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66abdb0_0 .var "cycles", 15 0;
v000001e2d66adbb0_0 .var "done", 0 0;
v000001e2d66ae150_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66ad2f0_0 .net "scalar", 252 0, L_000001e2d66db7f0;  1 drivers
v000001e2d66ac3f0_0 .net "start", 0 0, v000001e2d66b03b0_0;  1 drivers
v000001e2d66ac670_0 .var "state", 2 0;
S_000001e2d66a3df0 .scope module, "node3" "frost_node" 5 163, 6 5 0, S_000001e2d6691890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001e2d638fbb0 .param/l "DONE" 1 6 79, C4<1100>;
P_000001e2d638fbe8 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001e2d638fc20 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001e2d638fc58 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000011>;
P_000001e2d638fc90 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001e2d638fcc8 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001e2d638fd00 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001e2d638fd38 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001e2d638fd70 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001e2d638fda8 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001e2d638fde0 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001e2d638fe18 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001e2d638fe50 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001e2d638fe88 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001e2d638fec0 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001e2d638fef8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001e2d638ff30 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001e2d638ff68 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001e2d638ffa0 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001e2d6521970 .functor XOR 252, v000001e2d66d0810_0, L_000001e2d66db890, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d66e7bc8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
L_000001e2d6521ba0 .functor XOR 252, L_000001e2d6521970, L_000001e2d66e7bc8, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d65222a0 .functor AND 1, v000001e2d6699f50_0, v000001e2d669f0e0_0, C4<1>, C4<1>;
L_000001e2d65228c0 .functor AND 1, L_000001e2d65222a0, v000001e2d66ae470_0, C4<1>, C4<1>;
L_000001e2d6521f90 .functor AND 1, L_000001e2d65228c0, v000001e2d66c8090_0, C4<1>, C4<1>;
L_000001e2d6521c10 .functor AND 1, v000001e2d6699730_0, v000001e2d66a0760_0, C4<1>, C4<1>;
L_000001e2d6521cf0 .functor AND 1, L_000001e2d6521c10, v000001e2d66c9d50_0, C4<1>, C4<1>;
L_000001e2d6521dd0 .functor AND 1, L_000001e2d6521cf0, v000001e2d66d0090_0, C4<1>, C4<1>;
v000001e2d66c7a50_0 .net *"_ivl_1", 127 0, L_000001e2d66dc0b0;  1 drivers
L_000001e2d66e7ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d66c7c30_0 .net/2u *"_ivl_15", 0 0, L_000001e2d66e7ca0;  1 drivers
v000001e2d66c7690_0 .net *"_ivl_3", 123 0, L_000001e2d66dde10;  1 drivers
v000001e2d66c7370_0 .net *"_ivl_35", 0 0, L_000001e2d65222a0;  1 drivers
v000001e2d66c7d70_0 .net *"_ivl_37", 0 0, L_000001e2d65228c0;  1 drivers
v000001e2d66c7410_0 .net *"_ivl_4", 251 0, L_000001e2d66db890;  1 drivers
v000001e2d66c9670_0 .net *"_ivl_41", 0 0, L_000001e2d6521c10;  1 drivers
v000001e2d66c7e10_0 .net *"_ivl_43", 0 0, L_000001e2d6521cf0;  1 drivers
v000001e2d66c77d0_0 .net *"_ivl_6", 251 0, L_000001e2d6521970;  1 drivers
v000001e2d66c8f90_0 .net/2u *"_ivl_8", 251 0, L_000001e2d66e7bc8;  1 drivers
v000001e2d66c7eb0_0 .net "all_commitments_valid", 0 0, L_000001e2d6521f90;  1 drivers
v000001e2d66c8c70_0 .net "all_shares_valid", 0 0, L_000001e2d6521dd0;  1 drivers
v000001e2d66c7f50_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66c7ff0_0 .var "coeff_index", 2 0;
v000001e2d66c8d10_0 .var "commitment_out_X", 254 0;
v000001e2d66c8590_0 .var "commitment_out_Y", 254 0;
v000001e2d66c8090_0 .var "commitment_ready", 0 0;
v000001e2d66c8130_0 .net "commitments_in_X_0", 254 0, v000001e2d6696a80_0;  alias, 1 drivers
v000001e2d66c8810_0 .net "commitments_in_X_1", 254 0, v000001e2d669efa0_0;  alias, 1 drivers
v000001e2d66c81d0_0 .net "commitments_in_X_2", 254 0, v000001e2d66af190_0;  alias, 1 drivers
v000001e2d66c9210_0 .net "commitments_in_X_3", 254 0, v000001e2d66c8d10_0;  alias, 1 drivers
v000001e2d66c74b0_0 .net "commitments_in_Y_0", 254 0, v000001e2d6696b20_0;  alias, 1 drivers
v000001e2d66c8b30_0 .net "commitments_in_Y_1", 254 0, v000001e2d669f040_0;  alias, 1 drivers
v000001e2d66c8450_0 .net "commitments_in_Y_2", 254 0, v000001e2d66ae8d0_0;  alias, 1 drivers
v000001e2d66c84f0_0 .net "commitments_in_Y_3", 254 0, v000001e2d66c8590_0;  alias, 1 drivers
v000001e2d66c8bd0_0 .net "commitments_valid_0", 0 0, v000001e2d6699f50_0;  alias, 1 drivers
v000001e2d66c9710_0 .net "commitments_valid_1", 0 0, v000001e2d669f0e0_0;  alias, 1 drivers
v000001e2d66c8630_0 .net "commitments_valid_2", 0 0, v000001e2d66ae470_0;  alias, 1 drivers
v000001e2d66c86d0_0 .net "commitments_valid_3", 0 0, v000001e2d66c8090_0;  alias, 1 drivers
v000001e2d66c8db0_0 .var "cycles", 15 0;
v000001e2d66c9490_0 .var "dkg_done", 0 0;
v000001e2d66c8e50_0 .var "group_key_X", 254 0;
v000001e2d66c8ef0_0 .var "group_key_Y", 254 0;
v000001e2d66c9030 .array "my_commitments_X", 2 0, 254 0;
v000001e2d66c90d0 .array "my_commitments_Y", 2 0, 254 0;
v000001e2d66c9170_0 .var "next_state", 3 0;
v000001e2d66c97b0_0 .var "point_add_P_X", 254 0;
v000001e2d66c93f0_0 .var "point_add_P_Y", 254 0;
v000001e2d66c7550_0 .var "point_add_Q_X", 254 0;
v000001e2d66c9530_0 .var "point_add_Q_Y", 254 0;
v000001e2d66c95d0_0 .net "point_add_X", 254 0, v000001e2d66c2410_0;  1 drivers
v000001e2d66c9850_0 .net "point_add_Y", 254 0, v000001e2d66c2e10_0;  1 drivers
v000001e2d66c9990_0 .net "point_add_done", 0 0, v000001e2d66c4a30_0;  1 drivers
v000001e2d66c9a30_0 .var "point_add_start", 0 0;
v000001e2d66c7730_0 .net "poly_eval_done", 0 0, v000001e2d66c25f0_0;  1 drivers
v000001e2d66d0bd0_0 .net "poly_eval_result", 251 0, v000001e2d66c3e50_0;  1 drivers
v000001e2d66d06d0_0 .var "poly_eval_start", 0 0;
v000001e2d66cf7d0_0 .var "poly_eval_x", 251 0;
v000001e2d66cf870 .array "polynomial_coeffs", 2 0, 251 0;
v000001e2d66d0ef0_0 .net "prng_output", 251 0, L_000001e2d6521ba0;  1 drivers
v000001e2d66d0810_0 .var "prng_state", 251 0;
v000001e2d66d0c70_0 .var "process_index", 2 0;
v000001e2d66cf730_0 .var "proof_R_X", 254 0;
v000001e2d66cf5f0_0 .var "proof_R_Y", 254 0;
v000001e2d66d0770_0 .var "proof_z", 251 0;
v000001e2d66d1490_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66d1210_0 .net "scalar_mult_X", 254 0, v000001e2d66c3f90_0;  1 drivers
v000001e2d66d1170_0 .net "scalar_mult_Y", 254 0, v000001e2d66c4030_0;  1 drivers
v000001e2d66cf190_0 .net "scalar_mult_done", 0 0, v000001e2d66c3950_0;  1 drivers
v000001e2d66d0d10_0 .var "scalar_mult_k", 251 0;
v000001e2d66d0950_0 .var "scalar_mult_start", 0 0;
v000001e2d66d0db0_0 .var "secret_share", 251 0;
v000001e2d66cfff0_0 .var "share_accumulator", 251 0;
v000001e2d66d0630_0 .net "shares_in_0", 251 0, v000001e2d6698bf0_0;  alias, 1 drivers
v000001e2d66d0270_0 .net "shares_in_1", 251 0, v000001e2d66a10c0_0;  alias, 1 drivers
v000001e2d66cf550_0 .net "shares_in_2", 251 0, v000001e2d66c9fd0_0;  alias, 1 drivers
v000001e2d66d08b0_0 .net "shares_in_3", 251 0, v000001e2d66cf910_0;  alias, 1 drivers
v000001e2d66cfa50_0 .var "shares_out_0", 251 0;
v000001e2d66cff50_0 .var "shares_out_1", 251 0;
v000001e2d66d1710_0 .var "shares_out_2", 251 0;
v000001e2d66cf910_0 .var "shares_out_3", 251 0;
v000001e2d66d12b0_0 .var "shares_ready_0", 0 0;
v000001e2d66d1350_0 .var "shares_ready_1", 0 0;
v000001e2d66d13f0_0 .var "shares_ready_2", 0 0;
v000001e2d66d0090_0 .var "shares_ready_3", 0 0;
v000001e2d66cfeb0_0 .net "shares_valid_0", 0 0, v000001e2d6699730_0;  alias, 1 drivers
v000001e2d66cf410_0 .net "shares_valid_1", 0 0, v000001e2d66a0760_0;  alias, 1 drivers
v000001e2d66d09f0_0 .net "shares_valid_2", 0 0, v000001e2d66c9d50_0;  alias, 1 drivers
v000001e2d66d0e50_0 .net "shares_valid_3", 0 0, v000001e2d66d0090_0;  alias, 1 drivers
v000001e2d66d01d0_0 .net "start_dkg", 0 0, v000001e2d66ce8d0_0;  alias, 1 drivers
v000001e2d66cf9b0_0 .var "state", 3 0;
v000001e2d66d0f90_0 .var "temp_commit_X", 254 0;
v000001e2d66cf4b0_0 .var "temp_commit_Y", 254 0;
v000001e2d66cfcd0_0 .var "temp_share_in", 251 0;
v000001e2d66cf690_0 .var "vss_C0_X", 254 0;
v000001e2d66cfaf0_0 .var "vss_C0_Y", 254 0;
v000001e2d66d1530_0 .var "vss_C1_X", 254 0;
v000001e2d66cf2d0_0 .var "vss_C1_Y", 254 0;
v000001e2d66cfb90_0 .var "vss_C2_X", 254 0;
v000001e2d66d0a90_0 .var "vss_C2_Y", 254 0;
v000001e2d66cfc30_0 .net "vss_done", 0 0, v000001e2d66c4df0_0;  1 drivers
v000001e2d66d0130_0 .var "vss_index", 251 0;
v000001e2d66d0310_0 .var "vss_share", 251 0;
v000001e2d66d0b30_0 .var "vss_start", 0 0;
v000001e2d66d15d0_0 .net "vss_valid", 0 0, v000001e2d66c92b0_0;  1 drivers
E_000001e2d661cde0/0 .event edge, v000001e2d66cf9b0_0, v000001e2d6698f10_0, v000001e2d66c7ff0_0, v000001e2d66c3950_0;
E_000001e2d661cde0/1 .event edge, v000001e2d66c7eb0_0, v000001e2d66d0c70_0, v000001e2d66c25f0_0, v000001e2d66c8c70_0;
E_000001e2d661cde0 .event/or E_000001e2d661cde0/0, E_000001e2d661cde0/1;
E_000001e2d661c5a0/0 .event edge, v000001e2d66d0c70_0, v000001e2d6698bf0_0, v000001e2d66a10c0_0, v000001e2d66c9fd0_0;
E_000001e2d661c5a0/1 .event edge, v000001e2d66d08b0_0;
E_000001e2d661c5a0 .event/or E_000001e2d661c5a0/0, E_000001e2d661c5a0/1;
E_000001e2d661cee0/0 .event edge, v000001e2d66d0c70_0, v000001e2d6696a80_0, v000001e2d6696b20_0, v000001e2d669a9f0_0;
E_000001e2d661cee0/1 .event edge, v000001e2d6699e10_0, v000001e2d669a270_0, v000001e2d6699ff0_0, v000001e2d669a4f0_0;
E_000001e2d661cee0/2 .event edge, v000001e2d669a810_0;
E_000001e2d661cee0 .event/or E_000001e2d661cee0/0, E_000001e2d661cee0/1, E_000001e2d661cee0/2;
L_000001e2d66dc0b0 .part v000001e2d66d0810_0, 0, 128;
L_000001e2d66dde10 .part v000001e2d66d0810_0, 128, 124;
L_000001e2d66db890 .concat [ 124 128 0 0], L_000001e2d66dde10, L_000001e2d66dc0b0;
L_000001e2d66dc6f0 .concat [ 252 1 0 0], v000001e2d66d0d10_0, L_000001e2d66e7ca0;
S_000001e2d66a37b0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001e2d66a3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d66c1820 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d66c1858 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d66c1890 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e7e50 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c2910_0 .net "P1_T", 254 0, L_000001e2d66e7e50;  1 drivers
v000001e2d66c2870_0 .net "P1_X", 254 0, v000001e2d66c97b0_0;  1 drivers
v000001e2d66c3ef0_0 .net "P1_Y", 254 0, v000001e2d66c93f0_0;  1 drivers
L_000001e2d66e7e08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c42b0_0 .net "P1_Z", 254 0, L_000001e2d66e7e08;  1 drivers
L_000001e2d66e7ee0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c3bd0_0 .net "P2_T", 254 0, L_000001e2d66e7ee0;  1 drivers
v000001e2d66c3310_0 .net "P2_X", 254 0, v000001e2d66c7550_0;  1 drivers
v000001e2d66c29b0_0 .net "P2_Y", 254 0, v000001e2d66c9530_0;  1 drivers
L_000001e2d66e7e98 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c48f0_0 .net "P2_Z", 254 0, L_000001e2d66e7e98;  1 drivers
v000001e2d66c2370_0 .var "P3_T", 254 0;
v000001e2d66c2410_0 .var "P3_X", 254 0;
v000001e2d66c2e10_0 .var "P3_Y", 254 0;
v000001e2d66c33b0_0 .var "P3_Z", 254 0;
v000001e2d66c2f50_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66c40d0_0 .var "cycles", 15 0;
v000001e2d66c4a30_0 .var "done", 0 0;
v000001e2d66c4670_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66c24b0_0 .net "start", 0 0, v000001e2d66c9a30_0;  1 drivers
v000001e2d66c3630_0 .var "state", 1 0;
S_000001e2d66a4a70 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001e2d66a3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001e2d66a3300 .param/l "ADD1" 1 7 28, C4<010>;
P_000001e2d66a3338 .param/l "ADD2" 1 7 30, C4<100>;
P_000001e2d66a3370 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001e2d66a33a8 .param/l "FINISH" 1 7 31, C4<101>;
P_000001e2d66a33e0 .param/l "IDLE" 1 7 26, C4<000>;
P_000001e2d66a3418 .param/l "MULT1" 1 7 27, C4<001>;
P_000001e2d66a3450 .param/l "MULT2" 1 7 29, C4<011>;
v000001e2d66c3770_0 .net *"_ivl_0", 503 0, L_000001e2d66dd0f0;  1 drivers
L_000001e2d66e7c10 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66c3270_0 .net *"_ivl_3", 251 0, L_000001e2d66e7c10;  1 drivers
v000001e2d66c3d10_0 .net *"_ivl_4", 503 0, L_000001e2d66dbbb0;  1 drivers
L_000001e2d66e7c58 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66c2a50_0 .net *"_ivl_7", 251 0, L_000001e2d66e7c58;  1 drivers
v000001e2d66c4350_0 .var "accumulator", 251 0;
v000001e2d66c2730_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66cf870_0 .array/port v000001e2d66cf870, 0;
v000001e2d66c2ff0_0 .net "coeff_0", 251 0, v000001e2d66cf870_0;  1 drivers
v000001e2d66cf870_1 .array/port v000001e2d66cf870, 1;
v000001e2d66c3db0_0 .net "coeff_1", 251 0, v000001e2d66cf870_1;  1 drivers
v000001e2d66cf870_2 .array/port v000001e2d66cf870, 2;
v000001e2d66c3a90_0 .net "coeff_2", 251 0, v000001e2d66cf870_2;  1 drivers
v000001e2d66c25f0_0 .var "done", 0 0;
v000001e2d66c2690_0 .var "mult_a", 251 0;
v000001e2d66c2b90_0 .var "mult_b", 251 0;
v000001e2d66c2c30_0 .net "mult_result", 251 0, L_000001e2d66dc790;  1 drivers
v000001e2d66c47b0_0 .net "mult_result_wide", 503 0, L_000001e2d66dcdd0;  1 drivers
v000001e2d66c3e50_0 .var "result", 251 0;
v000001e2d66c4490_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66c2af0_0 .net "start", 0 0, v000001e2d66d06d0_0;  1 drivers
v000001e2d66c2cd0_0 .var "state", 2 0;
v000001e2d66c34f0_0 .var "temp", 251 0;
v000001e2d66c3810_0 .net "x", 251 0, v000001e2d66cf7d0_0;  1 drivers
L_000001e2d66dd0f0 .concat [ 252 252 0 0], v000001e2d66c2690_0, L_000001e2d66e7c10;
L_000001e2d66dbbb0 .concat [ 252 252 0 0], v000001e2d66c2b90_0, L_000001e2d66e7c58;
L_000001e2d66dcdd0 .arith/mult 504, L_000001e2d66dd0f0, L_000001e2d66dbbb0;
L_000001e2d66dc790 .part L_000001e2d66dcdd0, 0, 252;
S_000001e2d66a3f80 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001e2d66a3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d66c1cf0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d66c1d28 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d66c1d60 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e7dc0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c2eb0_0 .net "P_T", 254 0, L_000001e2d66e7dc0;  1 drivers
L_000001e2d66e7ce8 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001e2d66c4210_0 .net "P_X", 254 0, L_000001e2d66e7ce8;  1 drivers
L_000001e2d66e7d30 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001e2d66c3b30_0 .net "P_Y", 254 0, L_000001e2d66e7d30;  1 drivers
L_000001e2d66e7d78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c43f0_0 .net "P_Z", 254 0, L_000001e2d66e7d78;  1 drivers
v000001e2d66c3090_0 .var "R_T", 254 0;
v000001e2d66c3f90_0 .var "R_X", 254 0;
v000001e2d66c4030_0 .var "R_Y", 254 0;
v000001e2d66c38b0_0 .var "R_Z", 254 0;
v000001e2d66c3130_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66c31d0_0 .var "cycles", 15 0;
v000001e2d66c3950_0 .var "done", 0 0;
v000001e2d66c57f0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66c6470_0 .net "scalar", 252 0, L_000001e2d66dc6f0;  1 drivers
v000001e2d66c6ab0_0 .net "start", 0 0, v000001e2d66d0950_0;  1 drivers
v000001e2d66c6bf0_0 .var "state", 2 0;
S_000001e2d66a3490 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001e2d66a3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001e2d61d15c0 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001e2d61d15f8 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001e2d61d1630 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001e2d61d1668 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001e2d61d16a0 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001e2d61d16d8 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001e2d61d1710 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001e2d61d1748 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001e2d61d1780 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001e2d61d17b8 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001e2d61d17f0 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001e2d61d1828 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001e2d61d1860 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001e2d61d1898 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001e2d61d18d0 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001e2d66c5890_0 .net "C0_X", 254 0, v000001e2d66cf690_0;  1 drivers
v000001e2d66c4e90_0 .net "C0_Y", 254 0, v000001e2d66cfaf0_0;  1 drivers
v000001e2d66c6b50_0 .net "C1_X", 254 0, v000001e2d66d1530_0;  1 drivers
v000001e2d66c6330_0 .net "C1_Y", 254 0, v000001e2d66cf2d0_0;  1 drivers
v000001e2d66c54d0_0 .net "C2_X", 254 0, v000001e2d66cfb90_0;  1 drivers
v000001e2d66c6fb0_0 .net "C2_Y", 254 0, v000001e2d66d0a90_0;  1 drivers
v000001e2d66c5110_0 .var "LHS_X", 254 0;
v000001e2d66c6f10_0 .var "LHS_Y", 254 0;
v000001e2d66c5e30_0 .var "RHS_X", 254 0;
v000001e2d66c51b0_0 .var "RHS_Y", 254 0;
L_000001e2d66e7f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d66c5390_0 .net/2u *"_ivl_0", 0 0, L_000001e2d66e7f28;  1 drivers
v000001e2d66c6830_0 .net *"_ivl_16", 503 0, L_000001e2d66ddaf0;  1 drivers
L_000001e2d66e8120 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66c6650_0 .net *"_ivl_19", 251 0, L_000001e2d66e8120;  1 drivers
v000001e2d66c5570_0 .net *"_ivl_20", 503 0, L_000001e2d66dc5b0;  1 drivers
L_000001e2d66e8168 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66c4f30_0 .net *"_ivl_23", 251 0, L_000001e2d66e8168;  1 drivers
v000001e2d66c59d0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66c4df0_0 .var "done", 0 0;
v000001e2d66c5b10_0 .var "i2_C2_X", 254 0;
v000001e2d66c7190_0 .var "i2_C2_Y", 254 0;
v000001e2d66c5ed0_0 .var "i_C1_X", 254 0;
v000001e2d66c66f0_0 .var "i_C1_Y", 254 0;
v000001e2d66c6970_0 .net "index", 251 0, v000001e2d66d0130_0;  1 drivers
v000001e2d66c5c50_0 .net "index_squared", 251 0, L_000001e2d66dc1f0;  1 drivers
v000001e2d66c6150_0 .net "index_squared_wide", 503 0, L_000001e2d66dc150;  1 drivers
v000001e2d66c68d0_0 .var "point_add_P_X", 254 0;
v000001e2d66c6d30_0 .var "point_add_P_Y", 254 0;
v000001e2d66c7230_0 .var "point_add_Q_X", 254 0;
v000001e2d66c7b90_0 .var "point_add_Q_Y", 254 0;
v000001e2d66c9350_0 .net "point_add_R_X", 254 0, v000001e2d66c6a10_0;  1 drivers
v000001e2d66c9ad0_0 .net "point_add_R_Y", 254 0, v000001e2d66c5f70_0;  1 drivers
v000001e2d66c75f0_0 .net "point_add_done", 0 0, v000001e2d66c5930_0;  1 drivers
v000001e2d66c79b0_0 .var "point_add_start", 0 0;
v000001e2d66c8950_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66c8a90_0 .var "scalar_mult_P_X", 254 0;
v000001e2d66c89f0_0 .var "scalar_mult_P_Y", 254 0;
v000001e2d66c7910_0 .net "scalar_mult_Q_X", 254 0, v000001e2d66c6dd0_0;  1 drivers
v000001e2d66c7af0_0 .net "scalar_mult_Q_Y", 254 0, v000001e2d66c6510_0;  1 drivers
v000001e2d66c88b0_0 .net "scalar_mult_done", 0 0, v000001e2d66c5bb0_0;  1 drivers
v000001e2d66c7cd0_0 .var "scalar_mult_k", 251 0;
v000001e2d66c8310_0 .var "scalar_mult_start", 0 0;
v000001e2d66c83b0_0 .net "share", 251 0, v000001e2d66d0310_0;  1 drivers
v000001e2d66c8270_0 .net "start", 0 0, v000001e2d66d0b30_0;  1 drivers
v000001e2d66c8770_0 .var "state", 3 0;
v000001e2d66c98f0_0 .var "temp_sum_X", 254 0;
v000001e2d66c7870_0 .var "temp_sum_Y", 254 0;
v000001e2d66c92b0_0 .var "valid", 0 0;
L_000001e2d66dbc50 .concat [ 252 1 0 0], v000001e2d66c7cd0_0, L_000001e2d66e7f28;
L_000001e2d66ddaf0 .concat [ 252 252 0 0], v000001e2d66d0130_0, L_000001e2d66e8120;
L_000001e2d66dc5b0 .concat [ 252 252 0 0], v000001e2d66d0130_0, L_000001e2d66e8168;
L_000001e2d66dc150 .arith/mult 504, L_000001e2d66ddaf0, L_000001e2d66dc5b0;
L_000001e2d66dc1f0 .part L_000001e2d66dc150, 0, 252;
S_000001e2d66a42a0 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001e2d66a3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001e2d66c1610 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001e2d66c1648 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001e2d66c1680 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001e2d66e8048 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c72d0_0 .net "P1_T", 254 0, L_000001e2d66e8048;  1 drivers
v000001e2d66c4d50_0 .net "P1_X", 254 0, v000001e2d66c68d0_0;  1 drivers
v000001e2d66c5750_0 .net "P1_Y", 254 0, v000001e2d66c6d30_0;  1 drivers
L_000001e2d66e8000 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c70f0_0 .net "P1_Z", 254 0, L_000001e2d66e8000;  1 drivers
L_000001e2d66e80d8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c4c10_0 .net "P2_T", 254 0, L_000001e2d66e80d8;  1 drivers
v000001e2d66c5250_0 .net "P2_X", 254 0, v000001e2d66c7230_0;  1 drivers
v000001e2d66c5070_0 .net "P2_Y", 254 0, v000001e2d66c7b90_0;  1 drivers
L_000001e2d66e8090 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c5cf0_0 .net "P2_Z", 254 0, L_000001e2d66e8090;  1 drivers
v000001e2d66c4b70_0 .var "P3_T", 254 0;
v000001e2d66c6a10_0 .var "P3_X", 254 0;
v000001e2d66c5f70_0 .var "P3_Y", 254 0;
v000001e2d66c63d0_0 .var "P3_Z", 254 0;
v000001e2d66c6010_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66c6e70_0 .var "cycles", 15 0;
v000001e2d66c5930_0 .var "done", 0 0;
v000001e2d66c56b0_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66c5d90_0 .net "start", 0 0, v000001e2d66c79b0_0;  1 drivers
v000001e2d66c5430_0 .var "state", 1 0;
S_000001e2d66a4430 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001e2d66a3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d66c14b0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d66c14e8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d66c1520 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001e2d66e7fb8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c4fd0_0 .net "P_T", 254 0, L_000001e2d66e7fb8;  1 drivers
v000001e2d66c6290_0 .net "P_X", 254 0, v000001e2d66c8a90_0;  1 drivers
v000001e2d66c7050_0 .net "P_Y", 254 0, v000001e2d66c89f0_0;  1 drivers
L_000001e2d66e7f70 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66c61f0_0 .net "P_Z", 254 0, L_000001e2d66e7f70;  1 drivers
v000001e2d66c5610_0 .var "R_T", 254 0;
v000001e2d66c6dd0_0 .var "R_X", 254 0;
v000001e2d66c6510_0 .var "R_Y", 254 0;
v000001e2d66c6c90_0 .var "R_Z", 254 0;
v000001e2d66c4cb0_0 .net "clk", 0 0, v000001e2d66d4410_0;  alias, 1 drivers
v000001e2d66c60b0_0 .var "cycles", 15 0;
v000001e2d66c5bb0_0 .var "done", 0 0;
v000001e2d66c5a70_0 .net "rst_n", 0 0, v000001e2d66ce010_0;  alias, 1 drivers
v000001e2d66c52f0_0 .net "scalar", 252 0, L_000001e2d66dbc50;  1 drivers
v000001e2d66c65b0_0 .net "start", 0 0, v000001e2d66c8310_0;  1 drivers
v000001e2d66c6790_0 .var "state", 2 0;
S_000001e2d65f6990 .scope module, "zk_schnorr_prove" "zk_schnorr_prove" 7 103;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "secret";
    .port_info 4 /INPUT 255 "commitment_X";
    .port_info 5 /INPUT 255 "commitment_Y";
    .port_info 6 /INPUT 256 "context";
    .port_info 7 /OUTPUT 255 "proof_R_X";
    .port_info 8 /OUTPUT 255 "proof_R_Y";
    .port_info 9 /OUTPUT 252 "proof_z";
    .port_info 10 /OUTPUT 1 "done";
P_000001e2d65effe0 .param/l "COMPUTE_R" 1 7 130, C4<010>;
P_000001e2d65f0018 .param/l "COMPUTE_Z" 1 7 132, C4<100>;
P_000001e2d65f0050 .param/l "FINISH" 1 7 133, C4<101>;
P_000001e2d65f0088 .param/l "GEN_NONCE" 1 7 129, C4<001>;
P_000001e2d65f00c0 .param/l "HASH" 1 7 131, C4<011>;
P_000001e2d65f00f8 .param/l "IDLE" 1 7 128, C4<000>;
P_000001e2d65f0130 .param/l "POINT_BITS" 0 7 105, +C4<00000000000000000000000011111111>;
P_000001e2d65f0168 .param/l "SCALAR_BITS" 0 7 104, +C4<00000000000000000000000011111100>;
L_000001e2d6410410 .functor BUFZ 252, v000001e2d66d8370_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e2d637de70 .functor BUFZ 1, v000001e2d66d7f10_0, C4<0>, C4<0>, C4<0>;
L_000001e2d66e81b0 .functor BUFT 1, C4<010000101101001001101101101001111001101011011100101001111111110110000001010010011100010001100011111110111010110110111000101110001101001001011001100011101100000100101010010010110100111101100101100100101010110001011010110000010001111001001011101010100011010>, C4<0>, C4<0>, C4<0>;
v000001e2d66d8910_0 .net "G_X", 254 0, L_000001e2d66e81b0;  1 drivers
L_000001e2d66e81f8 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001e2d66d76f0_0 .net "G_Y", 254 0, L_000001e2d66e81f8;  1 drivers
L_000001e2d66e8240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2d66d8190_0 .net *"_ivl_11", 0 0, L_000001e2d66e8240;  1 drivers
L_000001e2d66e8288 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2d66d6d90_0 .net/2s *"_ivl_13", 31 0, L_000001e2d66e8288;  1 drivers
L_000001e2d66e82d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66d75b0_0 .net/2s *"_ivl_18", 31 0, L_000001e2d66e82d0;  1 drivers
v000001e2d66d8870_0 .var "challenge", 255 0;
o000001e2d664b3a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d66d7fb0_0 .net "clk", 0 0, o000001e2d664b3a8;  0 drivers
o000001e2d664be28 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d8b90_0 .net "commitment_X", 254 0, o000001e2d664be28;  0 drivers
o000001e2d664be58 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d8730_0 .net "commitment_Y", 254 0, o000001e2d664be58;  0 drivers
o000001e2d664be88 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d6e30_0 .net "context", 255 0, o000001e2d664be88;  0 drivers
v000001e2d66d7650_0 .var "done", 0 0;
v000001e2d66d7c90_0 .net "hash_done", 0 0, v000001e2d66cd890_0;  1 drivers
v000001e2d66d8a50_0 .var "hash_input", 511 0;
v000001e2d66d8eb0_0 .net "hash_out", 255 0, v000001e2d66d7790_0;  1 drivers
v000001e2d66d70b0_0 .var "hash_start", 0 0;
v000001e2d66d7330_0 .var "k", 251 0;
v000001e2d66d7d30_0 .var "proof_R_X", 254 0;
v000001e2d66d82d0_0 .var "proof_R_Y", 254 0;
v000001e2d66d89b0_0 .var "proof_z", 251 0;
v000001e2d66d67f0_0 .net "rng_done", 0 0, L_000001e2d637de70;  1 drivers
v000001e2d66d7dd0_0 .net "rng_output", 251 0, L_000001e2d6410410;  1 drivers
v000001e2d66d7f10_0 .var "rng_start", 0 0;
v000001e2d66d8370_0 .var "rng_state", 251 0;
o000001e2d664b5e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d66d8c30_0 .net "rst_n", 0 0, o000001e2d664b5e8;  0 drivers
v000001e2d66d84b0_0 .net "scalar_mult_R_X", 254 0, v000001e2d66d8550_0;  1 drivers
v000001e2d66d87d0_0 .net "scalar_mult_R_Y", 254 0, v000001e2d66d78d0_0;  1 drivers
v000001e2d66d8d70_0 .net "scalar_mult_done", 0 0, v000001e2d66d7510_0;  1 drivers
v000001e2d66d7150_0 .var "scalar_mult_start", 0 0;
o000001e2d664c068 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d6ed0_0 .net "secret", 251 0, o000001e2d664c068;  0 drivers
o000001e2d664c098 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d66d8e10_0 .net "start", 0 0, o000001e2d664c098;  0 drivers
v000001e2d66d6f70_0 .var "state", 2 0;
E_000001e2d661c960 .event posedge, v000001e2d66cd430_0;
L_000001e2d66db930 .concat [ 252 1 0 0], v000001e2d66d7330_0, L_000001e2d66e8240;
L_000001e2d66dbf70 .extend/s 255, L_000001e2d66e8288;
L_000001e2d66dd410 .extend/s 255, L_000001e2d66e82d0;
S_000001e2d66a45c0 .scope module, "hash_inst" "sha256_core" 7 178, 3 8 0, S_000001e2d65f6990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_000001e2d6692770 .param/l "COMPRESS" 1 3 44, C4<10>;
P_000001e2d66927a8 .param/l "EXPAND" 1 3 43, C4<01>;
P_000001e2d66927e0 .param/l "FINALIZE" 1 3 45, C4<11>;
P_000001e2d6692818 .param/l "IDLE" 1 3 42, C4<00>;
v000001e2d66ccad0 .array "H", 7 0, 31 0;
v000001e2d66ccdf0 .array "K", 63 0, 31 0;
v000001e2d66cdf70_0 .net "T1", 31 0, L_000001e2d66dd4b0;  1 drivers
v000001e2d66ce510_0 .net "T2", 31 0, L_000001e2d66dc650;  1 drivers
v000001e2d66cebf0 .array "W", 63 0, 31 0;
v000001e2d66ccc10_0 .net *"_ivl_1", 31 0, L_000001e2d66dd2d0;  1 drivers
v000001e2d66cec90_0 .net *"_ivl_10", 7 0, L_000001e2d66dce70;  1 drivers
L_000001e2d66e8318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2d66cda70_0 .net *"_ivl_13", 1 0, L_000001e2d66e8318;  1 drivers
v000001e2d66ce150_0 .net *"_ivl_14", 31 0, L_000001e2d66ddb90;  1 drivers
v000001e2d66cce90_0 .net *"_ivl_16", 31 0, L_000001e2d66dc830;  1 drivers
v000001e2d66ce3d0_0 .net *"_ivl_18", 7 0, L_000001e2d66dd050;  1 drivers
v000001e2d66cded0_0 .net *"_ivl_2", 31 0, L_000001e2d66dbcf0;  1 drivers
L_000001e2d66e8360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2d66ccf30_0 .net *"_ivl_21", 1 0, L_000001e2d66e8360;  1 drivers
v000001e2d66ccfd0_0 .net *"_ivl_25", 31 0, L_000001e2d66dc3d0;  1 drivers
v000001e2d66cd610_0 .net *"_ivl_27", 31 0, L_000001e2d66ddc30;  1 drivers
v000001e2d66ce6f0_0 .net *"_ivl_30", 31 0, L_000001e2d66ddeb0;  1 drivers
v000001e2d66cd6b0_0 .net *"_ivl_32", 31 0, L_000001e2d66ddcd0;  1 drivers
L_000001e2d66e83a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66ce290_0 .net *"_ivl_35", 25 0, L_000001e2d66e83a8;  1 drivers
L_000001e2d66e83f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001e2d66ce470_0 .net/2u *"_ivl_36", 31 0, L_000001e2d66e83f0;  1 drivers
v000001e2d66cedd0_0 .net *"_ivl_38", 31 0, L_000001e2d66dc470;  1 drivers
v000001e2d66ce5b0_0 .net *"_ivl_42", 31 0, L_000001e2d66dcf10;  1 drivers
v000001e2d66ce790_0 .net *"_ivl_44", 31 0, L_000001e2d66dd910;  1 drivers
L_000001e2d66e8438 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2d66cd2f0_0 .net *"_ivl_47", 25 0, L_000001e2d66e8438;  1 drivers
L_000001e2d66e8480 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001e2d66cd750_0 .net/2u *"_ivl_48", 31 0, L_000001e2d66e8480;  1 drivers
v000001e2d66cc7b0_0 .net *"_ivl_5", 31 0, L_000001e2d66dbd90;  1 drivers
v000001e2d66ce830_0 .net *"_ivl_50", 31 0, L_000001e2d66dbed0;  1 drivers
v000001e2d66cd390_0 .net *"_ivl_6", 31 0, L_000001e2d66dbe30;  1 drivers
v000001e2d66cee70_0 .net *"_ivl_8", 31 0, L_000001e2d66dc330;  1 drivers
v000001e2d66cd7f0_0 .var "a", 31 0;
v000001e2d66cc850_0 .var "b", 31 0;
v000001e2d66cc8f0_0 .var "c", 31 0;
v000001e2d66cd430_0 .net "clk", 0 0, o000001e2d664b3a8;  alias, 0 drivers
v000001e2d66cca30_0 .var "cycles", 7 0;
v000001e2d66cd070_0 .var "d", 31 0;
v000001e2d66cd890_0 .var "done", 0 0;
v000001e2d66cdb10_0 .var "e", 31 0;
v000001e2d66cdbb0_0 .var "f", 31 0;
v000001e2d66cdc50_0 .var "g", 31 0;
v000001e2d66cdd90_0 .var "h", 31 0;
L_000001e2d66e84c8 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v000001e2d66d8af0_0 .net "hash_in", 255 0, L_000001e2d66e84c8;  1 drivers
v000001e2d66d7790_0 .var "hash_out", 255 0;
v000001e2d66d6cf0_0 .net "message_block", 511 0, v000001e2d66d8a50_0;  1 drivers
v000001e2d66d7970_0 .var "round", 5 0;
v000001e2d66d8f50_0 .net "rst_n", 0 0, o000001e2d664b5e8;  alias, 0 drivers
v000001e2d66d80f0_0 .net "s0", 31 0, L_000001e2d66db9d0;  1 drivers
v000001e2d66d8230_0 .net "s1", 31 0, L_000001e2d66dba70;  1 drivers
v000001e2d66d7a10_0 .net "start", 0 0, v000001e2d66d70b0_0;  1 drivers
v000001e2d66d8050_0 .var "state", 1 0;
E_000001e2d661d0e0/0 .event negedge, v000001e2d66d8f50_0;
E_000001e2d661d0e0/1 .event posedge, v000001e2d66cd430_0;
E_000001e2d661d0e0 .event/or E_000001e2d661d0e0/0, E_000001e2d661d0e0/1;
L_000001e2d66dd2d0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma1, 32, v000001e2d66cdb10_0 (v000001e2d66ce970_0) S_000001e2d66d4f80;
L_000001e2d66dbcf0 .arith/sum 32, v000001e2d66cdd90_0, L_000001e2d66dd2d0;
L_000001e2d66dbd90 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Ch, 32, v000001e2d66cdb10_0, v000001e2d66cdbb0_0, v000001e2d66cdc50_0 (v000001e2d66cd9d0_0, v000001e2d66cccb0_0, v000001e2d66cde30_0) S_000001e2d66d4c60;
L_000001e2d66dbe30 .arith/sum 32, L_000001e2d66dbcf0, L_000001e2d66dbd90;
L_000001e2d66dc330 .array/port v000001e2d66ccdf0, L_000001e2d66dce70;
L_000001e2d66dce70 .concat [ 6 2 0 0], v000001e2d66d7970_0, L_000001e2d66e8318;
L_000001e2d66ddb90 .arith/sum 32, L_000001e2d66dbe30, L_000001e2d66dc330;
L_000001e2d66dc830 .array/port v000001e2d66cebf0, L_000001e2d66dd050;
L_000001e2d66dd050 .concat [ 6 2 0 0], v000001e2d66d7970_0, L_000001e2d66e8360;
L_000001e2d66dd4b0 .arith/sum 32, L_000001e2d66ddb90, L_000001e2d66dc830;
L_000001e2d66dc3d0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma0, 32, v000001e2d66cd7f0_0 (v000001e2d66ccd50_0) S_000001e2d66d5750;
L_000001e2d66ddc30 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Maj, 32, v000001e2d66cd7f0_0, v000001e2d66cc850_0, v000001e2d66cc8f0_0 (v000001e2d66cd930_0, v000001e2d66cef10_0, v000001e2d66cd110_0) S_000001e2d66d4df0;
L_000001e2d66dc650 .arith/sum 32, L_000001e2d66dc3d0, L_000001e2d66ddc30;
L_000001e2d66ddeb0 .array/port v000001e2d66cebf0, L_000001e2d66dc470;
L_000001e2d66ddcd0 .concat [ 6 26 0 0], v000001e2d66d7970_0, L_000001e2d66e83a8;
L_000001e2d66dc470 .arith/sub 32, L_000001e2d66ddcd0, L_000001e2d66e83f0;
L_000001e2d66db9d0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma0, 32, L_000001e2d66ddeb0 (v000001e2d66ce1f0_0) S_000001e2d66d5430;
L_000001e2d66dcf10 .array/port v000001e2d66cebf0, L_000001e2d66dbed0;
L_000001e2d66dd910 .concat [ 6 26 0 0], v000001e2d66d7970_0, L_000001e2d66e8438;
L_000001e2d66dbed0 .arith/sub 32, L_000001e2d66dd910, L_000001e2d66e8480;
L_000001e2d66dba70 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma1, 32, L_000001e2d66dcf10 (v000001e2d66cd570_0) S_000001e2d66d55c0;
S_000001e2d66d4c60 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_000001e2d66a45c0;
 .timescale 0 0;
; Variable Ch is vec4 return value of scope S_000001e2d66d4c60
v000001e2d66cd9d0_0 .var "x", 31 0;
v000001e2d66cccb0_0 .var "y", 31 0;
v000001e2d66cde30_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Ch ;
    %load/vec4 v000001e2d66cd9d0_0;
    %load/vec4 v000001e2d66cccb0_0;
    %and;
    %load/vec4 v000001e2d66cd9d0_0;
    %inv;
    %load/vec4 v000001e2d66cde30_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_000001e2d66d4df0 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_000001e2d66a45c0;
 .timescale 0 0;
; Variable Maj is vec4 return value of scope S_000001e2d66d4df0
v000001e2d66cd930_0 .var "x", 31 0;
v000001e2d66cef10_0 .var "y", 31 0;
v000001e2d66cd110_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Maj ;
    %load/vec4 v000001e2d66cd930_0;
    %load/vec4 v000001e2d66cef10_0;
    %and;
    %load/vec4 v000001e2d66cd930_0;
    %load/vec4 v000001e2d66cd110_0;
    %and;
    %xor;
    %load/vec4 v000001e2d66cef10_0;
    %load/vec4 v000001e2d66cd110_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_000001e2d66d5750 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_000001e2d66a45c0;
 .timescale 0 0;
; Variable Sigma0 is vec4 return value of scope S_000001e2d66d5750
v000001e2d66ccd50_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma0 ;
    %load/vec4 v000001e2d66ccd50_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %load/vec4 v000001e2d66ccd50_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %xor;
    %load/vec4 v000001e2d66ccd50_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_000001e2d66d4f80 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_000001e2d66a45c0;
 .timescale 0 0;
; Variable Sigma1 is vec4 return value of scope S_000001e2d66d4f80
v000001e2d66ce970_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma1 ;
    %load/vec4 v000001e2d66ce970_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %load/vec4 v000001e2d66ce970_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %xor;
    %load/vec4 v000001e2d66ce970_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_000001e2d66d52a0 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_000001e2d66a45c0;
 .timescale 0 0;
v000001e2d66cd250_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_000001e2d66d52a0
v000001e2d66cd4d0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.rotr ;
    %load/vec4 v000001e2d66cd4d0_0;
    %ix/getv 4, v000001e2d66cd250_0;
    %shiftr 4;
    %load/vec4 v000001e2d66cd4d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001e2d66cd250_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_000001e2d66d5430 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_000001e2d66a45c0;
 .timescale 0 0;
; Variable sigma0 is vec4 return value of scope S_000001e2d66d5430
v000001e2d66ce1f0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma0 ;
    %load/vec4 v000001e2d66ce1f0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %load/vec4 v000001e2d66ce1f0_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %xor;
    %load/vec4 v000001e2d66ce1f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_000001e2d66d55c0 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_000001e2d66a45c0;
 .timescale 0 0;
; Variable sigma1 is vec4 return value of scope S_000001e2d66d55c0
v000001e2d66cd570_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma1 ;
    %load/vec4 v000001e2d66cd570_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %load/vec4 v000001e2d66cd570_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001e2d66cd250_0, 0, 5;
    %store/vec4 v000001e2d66cd4d0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001e2d66d52a0;
    %xor;
    %load/vec4 v000001e2d66cd570_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_000001e2d66d4940 .scope module, "scalar_mult_inst" "ed25519_scalar_mult" 7 163, 2 112 0, S_000001e2d65f6990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001e2d66c1560 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001e2d66c1598 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001e2d66c15d0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
v000001e2d66d7830_0 .net "P_T", 254 0, L_000001e2d66dd410;  1 drivers
v000001e2d66d8690_0 .net "P_X", 254 0, L_000001e2d66e81b0;  alias, 1 drivers
v000001e2d66d7ab0_0 .net "P_Y", 254 0, L_000001e2d66e81f8;  alias, 1 drivers
v000001e2d66d8410_0 .net "P_Z", 254 0, L_000001e2d66dbf70;  1 drivers
v000001e2d66d6c50_0 .var "R_T", 254 0;
v000001e2d66d8550_0 .var "R_X", 254 0;
v000001e2d66d78d0_0 .var "R_Y", 254 0;
v000001e2d66d7e70_0 .var "R_Z", 254 0;
v000001e2d66d7b50_0 .net "clk", 0 0, o000001e2d664b3a8;  alias, 0 drivers
v000001e2d66d8cd0_0 .var "cycles", 15 0;
v000001e2d66d7510_0 .var "done", 0 0;
v000001e2d66d7010_0 .net "rst_n", 0 0, o000001e2d664b5e8;  alias, 0 drivers
v000001e2d66d7290_0 .net "scalar", 252 0, L_000001e2d66db930;  1 drivers
v000001e2d66d7bf0_0 .net "start", 0 0, v000001e2d66d7150_0;  1 drivers
v000001e2d66d85f0_0 .var "state", 2 0;
S_000001e2d65f6800 .scope module, "zk_schnorr_verify" "zk_schnorr_verify" 7 250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "commitment_X";
    .port_info 4 /INPUT 255 "commitment_Y";
    .port_info 5 /INPUT 255 "proof_R_X";
    .port_info 6 /INPUT 255 "proof_R_Y";
    .port_info 7 /INPUT 252 "proof_z";
    .port_info 8 /INPUT 256 "context";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "done";
P_000001e2d65dd040 .param/l "COMPARE" 1 7 279, C4<100>;
P_000001e2d65dd078 .param/l "COMPUTE_LHS" 1 7 277, C4<010>;
P_000001e2d65dd0b0 .param/l "COMPUTE_RHS" 1 7 278, C4<011>;
P_000001e2d65dd0e8 .param/l "FINISH" 1 7 280, C4<101>;
P_000001e2d65dd120 .param/l "HASH" 1 7 276, C4<001>;
P_000001e2d65dd158 .param/l "IDLE" 1 7 275, C4<000>;
P_000001e2d65dd190 .param/l "POINT_BITS" 0 7 252, +C4<00000000000000000000000011111111>;
P_000001e2d65dd1c8 .param/l "SCALAR_BITS" 0 7 251, +C4<00000000000000000000000011111100>;
v000001e2d66d6890_0 .var "LHS_X", 254 0;
v000001e2d66d6930_0 .var "LHS_Y", 254 0;
v000001e2d66d71f0_0 .var "RHS_X", 254 0;
v000001e2d66d69d0_0 .var "RHS_Y", 254 0;
o000001e2d664c3c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d66d6a70_0 .net "clk", 0 0, o000001e2d664c3c8;  0 drivers
o000001e2d664c3f8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d73d0_0 .net "commitment_X", 254 0, o000001e2d664c3f8;  0 drivers
o000001e2d664c428 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d7470_0 .net "commitment_Y", 254 0, o000001e2d664c428;  0 drivers
o000001e2d664c458 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d6b10_0 .net "context", 255 0, o000001e2d664c458;  0 drivers
v000001e2d66d6bb0_0 .var "done", 0 0;
o000001e2d664c4b8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d9770_0 .net "proof_R_X", 254 0, o000001e2d664c4b8;  0 drivers
o000001e2d664c4e8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d9310_0 .net "proof_R_Y", 254 0, o000001e2d664c4e8;  0 drivers
o000001e2d664c518 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e2d66d9e50_0 .net "proof_z", 251 0, o000001e2d664c518;  0 drivers
o000001e2d664c548 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d66dae90_0 .net "rst_n", 0 0, o000001e2d664c548;  0 drivers
o000001e2d664c578 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2d66d91d0_0 .net "start", 0 0, o000001e2d664c578;  0 drivers
v000001e2d66d9810_0 .var "state", 2 0;
v000001e2d66da670_0 .var "valid", 0 0;
E_000001e2d661c3a0/0 .event negedge, v000001e2d66dae90_0;
E_000001e2d661c3a0/1 .event posedge, v000001e2d66d6a70_0;
E_000001e2d661c3a0 .event/or E_000001e2d661c3a0/0, E_000001e2d661c3a0/1;
    .scope S_000001e2d65f64e0;
T_14 ;
    %wait E_000001e2d661c460;
    %load/vec4 v000001e2d6608350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6609d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6608490_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e2d6609d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6608490_0, 0;
    %load/vec4 v000001e2d6609cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d6609d90_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v000001e2d6609930_0;
    %parti/s 254, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 2882400001, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6609bb0_0, 0;
    %load/vec4 v000001e2d66099d0_0;
    %parti/s 254, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 285138106, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6609c50_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d6609f70_0, 0;
    %load/vec4 v000001e2d6609930_0;
    %load/vec4 v000001e2d66099d0_0;
    %and;
    %assign/vec4 v000001e2d66082b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d6609d90_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6608490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6609d90_0, 0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e2d65f6fd0;
T_15 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d6608d50, 4, 0;
    %end;
    .thread T_15;
    .scope S_000001e2d65f6fd0;
T_16 ;
    %wait E_000001e2d661c520;
    %load/vec4 v000001e2d6571030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6571a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d660baf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e2d660aab0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e2d6571a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d660baf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e2d660aab0_0, 0;
    %load/vec4 v000001e2d65715d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d660b0f0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571990_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001e2d6571d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d6571a30_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v000001e2d6571d50_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_16.9, 5;
    %load/vec4 v000001e2d6571850_0;
    %load/vec4 v000001e2d6571d50_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2d660add0, 4;
    %add;
    %load/vec4 v000001e2d65721b0_0;
    %add;
    %load/vec4 v000001e2d6571d50_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2d660add0, 4;
    %add;
    %load/vec4 v000001e2d6571d50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d660add0, 0, 4;
    %load/vec4 v000001e2d6571d50_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e2d6571d50_0, 0;
    %load/vec4 v000001e2d660aab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e2d660aab0_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660b4b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660bf50_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660b2d0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660b9b0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660afb0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660beb0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660bcd0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %assign/vec4 v000001e2d660bd70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e2d6571d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d6571a30_0, 0;
T_16.10 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v000001e2d660bcd0_0;
    %assign/vec4 v000001e2d660bd70_0, 0;
    %load/vec4 v000001e2d660beb0_0;
    %assign/vec4 v000001e2d660bcd0_0, 0;
    %load/vec4 v000001e2d660afb0_0;
    %assign/vec4 v000001e2d660beb0_0, 0;
    %load/vec4 v000001e2d660b9b0_0;
    %load/vec4 v000001e2d6608df0_0;
    %add;
    %assign/vec4 v000001e2d660afb0_0, 0;
    %load/vec4 v000001e2d660b2d0_0;
    %assign/vec4 v000001e2d660b9b0_0, 0;
    %load/vec4 v000001e2d660bf50_0;
    %assign/vec4 v000001e2d660b2d0_0, 0;
    %load/vec4 v000001e2d660b4b0_0;
    %assign/vec4 v000001e2d660bf50_0, 0;
    %load/vec4 v000001e2d6608df0_0;
    %load/vec4 v000001e2d6608e90_0;
    %add;
    %assign/vec4 v000001e2d660b4b0_0, 0;
    %load/vec4 v000001e2d660aab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e2d660aab0_0, 0;
    %load/vec4 v000001e2d6571d50_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_16.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e2d6571a30_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000001e2d6571d50_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e2d6571d50_0, 0;
T_16.12 ;
    %jmp T_16.6;
T_16.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660b4b0_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660bf50_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660b2d0_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660b9b0_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660afb0_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660beb0_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660bcd0_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660bd70_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66088f0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660b4b0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660bf50_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660b2d0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660b9b0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660afb0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660beb0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660bcd0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66088f0, 4;
    %load/vec4 v000001e2d660bd70_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2d660aa10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d660baf0_0, 0;
    %load/vec4 v000001e2d660aab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e2d660aab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6571a30_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e2d65f6670;
T_17 ;
    %wait E_000001e2d661c2a0;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v000001e2d656f730_0, 0, 512;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2d6571350_0, 0, 32;
T_17.0 ;
    %load/vec4 v000001e2d6571350_0;
    %load/vec4 v000001e2d656faf0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v000001e2d6572570_0;
    %load/vec4 v000001e2d656faf0_0;
    %pad/u 32;
    %load/vec4 v000001e2d6571350_0;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %part/u 8;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v000001e2d6571350_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001e2d656f730_0, 4, 8;
    %load/vec4 v000001e2d6571350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2d6571350_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v000001e2d656faf0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v000001e2d656f730_0, 4, 1;
    %load/vec4 v000001e2d656faf0_0;
    %pad/u 64;
    %muli 8, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e2d656f730_0, 4, 64;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001e2d66908f0;
T_18 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6537d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6538200_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001e2d65380c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.2 ;
    %load/vec4 v000001e2d6537ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v000001e2d6537580_0;
    %assign/vec4 v000001e2d6537c60_0, 0;
    %load/vec4 v000001e2d6538660_0;
    %assign/vec4 v000001e2d6537620_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6538200_0, 0;
T_18.9 ;
    %jmp T_18.8;
T_18.3 ;
    %load/vec4 v000001e2d65378a0_0;
    %assign/vec4 v000001e2d65383e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %jmp T_18.8;
T_18.4 ;
    %load/vec4 v000001e2d65383e0_0;
    %load/vec4 v000001e2d65376c0_0;
    %add;
    %assign/vec4 v000001e2d6509700_0, 0;
    %load/vec4 v000001e2d65383e0_0;
    %load/vec4 v000001e2d65376c0_0;
    %add;
    %assign/vec4 v000001e2d6537c60_0, 0;
    %load/vec4 v000001e2d6538660_0;
    %assign/vec4 v000001e2d6537620_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %jmp T_18.8;
T_18.5 ;
    %load/vec4 v000001e2d65378a0_0;
    %assign/vec4 v000001e2d65383e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v000001e2d65383e0_0;
    %load/vec4 v000001e2d6539240_0;
    %add;
    %assign/vec4 v000001e2d6509700_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v000001e2d6509700_0;
    %assign/vec4 v000001e2d6538520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6538200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d65380c0_0, 0;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001e2d6690440;
T_19 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6695540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d6694140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66945a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d6694dc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e2d6694140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66945a0_0, 0;
    %load/vec4 v000001e2d66937e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d6694140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d6694dc0_0, 0;
T_19.6 ;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v000001e2d6693880_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d64b59b0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d64b5230_0, 0;
    %load/vec4 v000001e2d6693880_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d64b6450_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d64b5cd0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d64b5690_0, 0;
    %load/vec4 v000001e2d6693880_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d64b59b0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d64b6bd0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d6694dc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d6694140_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66945a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d6694140_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001e2d6690a80;
T_20 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d65081c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6509660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6508620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d6509020_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001e2d6509660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6508620_0, 0;
    %load/vec4 v000001e2d6508a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d6509660_0, 0;
T_20.6 ;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v000001e2d656fe10_0;
    %load/vec4 v000001e2d656feb0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6508ee0_0, 0;
    %load/vec4 v000001e2d656e8d0_0;
    %load/vec4 v000001e2d6570a90_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6508f80_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d6509b60_0, 0;
    %load/vec4 v000001e2d656fe10_0;
    %load/vec4 v000001e2d6570a90_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d656f550_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d6509020_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d6509660_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6508620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6509660_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e2d6690c10;
T_21 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6694fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d6693740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6694f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66948c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001e2d6693740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6694f00_0, 0;
    %load/vec4 v000001e2d6695040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d6693740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66948c0_0, 0;
T_21.6 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000001e2d6694000_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66936a0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d6694780_0, 0;
    %load/vec4 v000001e2d6694000_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d6693e20_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d6693ec0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d6693920_0, 0;
    %load/vec4 v000001e2d6694000_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66936a0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d6695220_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d66948c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d6693740_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6694f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d6693740_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e2d6690760;
T_22 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6695680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6693ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6695a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d6694c80_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001e2d6693ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6695a40_0, 0;
    %load/vec4 v000001e2d6694e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d6693ce0_0, 0;
T_22.6 ;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v000001e2d6694be0_0;
    %load/vec4 v000001e2d66934c0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6693560_0, 0;
    %load/vec4 v000001e2d6694280_0;
    %load/vec4 v000001e2d66959a0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6695900_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66946e0_0, 0;
    %load/vec4 v000001e2d6694be0_0;
    %load/vec4 v000001e2d66959a0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d66955e0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d6694c80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d6693ce0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6695a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d6693ce0_0, 0;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001e2d66910c0;
T_23 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6695c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6693f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66966c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66963a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001e2d6696d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %jmp T_23.15;
T_23.2 ;
    %load/vec4 v000001e2d66969e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6693f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66966c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
T_23.16 ;
    %jmp T_23.15;
T_23.3 ;
    %load/vec4 v000001e2d6696080_0;
    %assign/vec4 v000001e2d66970c0_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001e2d6696300_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001e2d6696c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.4 ;
    %load/vec4 v000001e2d6696f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %load/vec4 v000001e2d6696ee0_0;
    %assign/vec4 v000001e2d6693ba0_0, 0;
    %load/vec4 v000001e2d6695cc0_0;
    %assign/vec4 v000001e2d66952c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
T_23.18 ;
    %jmp T_23.15;
T_23.5 ;
    %load/vec4 v000001e2d6694640_0;
    %assign/vec4 v000001e2d66970c0_0, 0;
    %load/vec4 v000001e2d6693420_0;
    %assign/vec4 v000001e2d6696300_0, 0;
    %load/vec4 v000001e2d66939c0_0;
    %assign/vec4 v000001e2d6696c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.6 ;
    %load/vec4 v000001e2d6696f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v000001e2d6696ee0_0;
    %assign/vec4 v000001e2d66943c0_0, 0;
    %load/vec4 v000001e2d6695cc0_0;
    %assign/vec4 v000001e2d6694460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
T_23.20 ;
    %jmp T_23.15;
T_23.7 ;
    %load/vec4 v000001e2d6694a00_0;
    %assign/vec4 v000001e2d66970c0_0, 0;
    %load/vec4 v000001e2d6693a60_0;
    %assign/vec4 v000001e2d6696300_0, 0;
    %load/vec4 v000001e2d6694960_0;
    %assign/vec4 v000001e2d6696c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.8 ;
    %load/vec4 v000001e2d6696f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v000001e2d6696ee0_0;
    %assign/vec4 v000001e2d66941e0_0, 0;
    %load/vec4 v000001e2d6695cc0_0;
    %assign/vec4 v000001e2d6695400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6695fe0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
T_23.22 ;
    %jmp T_23.15;
T_23.9 ;
    %load/vec4 v000001e2d66957c0_0;
    %assign/vec4 v000001e2d66932e0_0, 0;
    %load/vec4 v000001e2d66950e0_0;
    %assign/vec4 v000001e2d6696bc0_0, 0;
    %load/vec4 v000001e2d66943c0_0;
    %assign/vec4 v000001e2d6696e40_0, 0;
    %load/vec4 v000001e2d6694460_0;
    %assign/vec4 v000001e2d6695ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66963a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.10 ;
    %load/vec4 v000001e2d6695f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v000001e2d6697020_0;
    %assign/vec4 v000001e2d6697160_0, 0;
    %load/vec4 v000001e2d6695ea0_0;
    %assign/vec4 v000001e2d6696440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66963a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
T_23.24 ;
    %jmp T_23.15;
T_23.11 ;
    %load/vec4 v000001e2d6697160_0;
    %assign/vec4 v000001e2d66932e0_0, 0;
    %load/vec4 v000001e2d6696440_0;
    %assign/vec4 v000001e2d6696bc0_0, 0;
    %load/vec4 v000001e2d66941e0_0;
    %assign/vec4 v000001e2d6696e40_0, 0;
    %load/vec4 v000001e2d6695400_0;
    %assign/vec4 v000001e2d6695ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66963a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.12 ;
    %load/vec4 v000001e2d6695f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %load/vec4 v000001e2d6697020_0;
    %assign/vec4 v000001e2d6694820_0, 0;
    %load/vec4 v000001e2d6695ea0_0;
    %assign/vec4 v000001e2d6695360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66963a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
T_23.26 ;
    %jmp T_23.15;
T_23.13 ;
    %load/vec4 v000001e2d6693ba0_0;
    %load/vec4 v000001e2d6694820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d66952c0_0;
    %load/vec4 v000001e2d6695360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001e2d66966c0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6693f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d6696d00_0, 0;
    %jmp T_23.15;
T_23.15 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e2d6691ed0;
T_24 ;
    %wait E_000001e2d661c920;
    %load/vec4 v000001e2d669a1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d6698a10_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d6699230_0, 0, 255;
    %jmp T_24.5;
T_24.0 ;
    %load/vec4 v000001e2d669a770_0;
    %store/vec4 v000001e2d6698a10_0, 0, 255;
    %load/vec4 v000001e2d6699cd0_0;
    %store/vec4 v000001e2d6699230_0, 0, 255;
    %jmp T_24.5;
T_24.1 ;
    %load/vec4 v000001e2d669a9f0_0;
    %store/vec4 v000001e2d6698a10_0, 0, 255;
    %load/vec4 v000001e2d6699e10_0;
    %store/vec4 v000001e2d6699230_0, 0, 255;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v000001e2d669a270_0;
    %store/vec4 v000001e2d6698a10_0, 0, 255;
    %load/vec4 v000001e2d6699ff0_0;
    %store/vec4 v000001e2d6699230_0, 0, 255;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v000001e2d669a4f0_0;
    %store/vec4 v000001e2d6698a10_0, 0, 255;
    %load/vec4 v000001e2d669a810_0;
    %store/vec4 v000001e2d6699230_0, 0, 255;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001e2d6691ed0;
T_25 ;
    %wait E_000001e2d661c8e0;
    %load/vec4 v000001e2d669a1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001e2d66992d0_0, 0, 252;
    %jmp T_25.5;
T_25.0 ;
    %load/vec4 v000001e2d6698dd0_0;
    %store/vec4 v000001e2d66992d0_0, 0, 252;
    %jmp T_25.5;
T_25.1 ;
    %load/vec4 v000001e2d6699690_0;
    %store/vec4 v000001e2d66992d0_0, 0, 252;
    %jmp T_25.5;
T_25.2 ;
    %load/vec4 v000001e2d66985b0_0;
    %store/vec4 v000001e2d66992d0_0, 0, 252;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v000001e2d6698790_0;
    %store/vec4 v000001e2d66992d0_0, 0, 252;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001e2d6691ed0;
T_26 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6699370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66983d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001e2d669a590_0;
    %assign/vec4 v000001e2d66983d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001e2d6691ed0;
T_27 ;
    %wait E_000001e2d661c660;
    %load/vec4 v000001e2d66983d0_0;
    %store/vec4 v000001e2d669a590_0, 0, 4;
    %load/vec4 v000001e2d66983d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %jmp T_27.14;
T_27.0 ;
    %load/vec4 v000001e2d6698f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.15 ;
    %jmp T_27.14;
T_27.1 ;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.17 ;
    %jmp T_27.14;
T_27.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d6697cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.19 ;
    %jmp T_27.14;
T_27.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
    %jmp T_27.14;
T_27.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
    %jmp T_27.14;
T_27.5 ;
    %load/vec4 v000001e2d6696260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.21 ;
    %jmp T_27.14;
T_27.6 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.23 ;
    %jmp T_27.14;
T_27.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d669af90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.25 ;
    %jmp T_27.14;
T_27.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
    %jmp T_27.14;
T_27.9 ;
    %load/vec4 v000001e2d6696760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.27 ;
    %jmp T_27.14;
T_27.10 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.29 ;
    %jmp T_27.14;
T_27.11 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
T_27.31 ;
    %jmp T_27.14;
T_27.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e2d669a590_0, 0, 4;
    %jmp T_27.14;
T_27.14 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001e2d6691ed0;
T_28 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d6699370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6697890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6698650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66980b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669a8b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669a130_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66968a0_0, 0;
    %pushi/vec4 42, 0, 252;
    %assign/vec4 v000001e2d6699eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6697d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6698c90_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001e2d669a130_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e2d669a130_0, 0;
    %load/vec4 v000001e2d66983d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %jmp T_28.15;
T_28.2 ;
    %load/vec4 v000001e2d6698f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001e2d6355328 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6697890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6698650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66980b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669a8b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669a130_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66968a0_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001e2d6697c50_0, 0;
T_28.16 ;
    %jmp T_28.15;
T_28.3 ;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_28.18, 5;
    %load/vec4 v000001e2d669b0d0_0;
    %assign/vec4 v000001e2d6699eb0_0, 0;
    %load/vec4 v000001e2d669b0d0_0;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d669ae50, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001e2d6355328, v000001e2d66968a0_0, v000001e2d669b0d0_0 {0 0 0};
    %load/vec4 v000001e2d66968a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66968a0_0, 0;
    %jmp T_28.19;
T_28.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66968a0_0, 0;
T_28.19 ;
    %jmp T_28.15;
T_28.4 ;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001e2d6697d90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.20, 8;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001e2d669ae50, 4;
    %assign/vec4 v000001e2d66997d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6697d90_0, 0;
    %jmp T_28.21;
T_28.20 ;
    %load/vec4 v000001e2d6697cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.22, 8;
    %load/vec4 v000001e2d6698010_0;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d669a950, 0, 4;
    %load/vec4 v000001e2d66986f0_0;
    %load/vec4 v000001e2d66968a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d669ad10, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001e2d6355328, v000001e2d66968a0_0, v000001e2d6698010_0, v000001e2d66986f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6697d90_0, 0;
    %load/vec4 v000001e2d66968a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66968a0_0, 0;
T_28.22 ;
T_28.21 ;
    %jmp T_28.15;
T_28.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d669a950, 4;
    %assign/vec4 v000001e2d669a630_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d669ad10, 4;
    %assign/vec4 v000001e2d6697ed0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d669ae50, 4;
    %assign/vec4 v000001e2d6698510_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001e2d6355328 {0 0 0};
    %jmp T_28.15;
T_28.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d669a950, 4;
    %assign/vec4 v000001e2d6696a80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d669ad10, 4;
    %assign/vec4 v000001e2d6696b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6699f50_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001e2d6355328 {0 0 0};
    %jmp T_28.15;
T_28.7 ;
    %load/vec4 v000001e2d6696260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001e2d6355328 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.24 ;
    %jmp T_28.15;
T_28.8 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001e2d6355328, v000001e2d669a1d0_0 {0 0 0};
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.26 ;
    %jmp T_28.15;
T_28.9 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.28, 5;
    %load/vec4 v000001e2d6699c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.30, 8;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001e2d669adb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6699c30_0, 0;
    %jmp T_28.31;
T_28.30 ;
    %load/vec4 v000001e2d669af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.32, 8;
    %load/vec4 v000001e2d669a1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %jmp T_28.38;
T_28.34 ;
    %load/vec4 v000001e2d669b030_0;
    %assign/vec4 v000001e2d6698330_0, 0;
    %jmp T_28.38;
T_28.35 ;
    %load/vec4 v000001e2d669b030_0;
    %assign/vec4 v000001e2d6699410_0, 0;
    %jmp T_28.38;
T_28.36 ;
    %load/vec4 v000001e2d669b030_0;
    %assign/vec4 v000001e2d6699a50_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %load/vec4 v000001e2d669b030_0;
    %assign/vec4 v000001e2d6698bf0_0, 0;
    %jmp T_28.38;
T_28.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001e2d6355328, v000001e2d669a1d0_0, v000001e2d669b030_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699c30_0, 0;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.32 ;
T_28.31 ;
    %jmp T_28.29;
T_28.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.29 ;
    %jmp T_28.15;
T_28.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6697890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6698650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66980b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6699730_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001e2d6355328 {0 0 0};
    %jmp T_28.15;
T_28.11 ;
    %load/vec4 v000001e2d6696760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001e2d6355328 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.39 ;
    %jmp T_28.15;
T_28.12 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.41, 5;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.43, 4;
    %load/vec4 v000001e2d6698c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.45, 8;
    %load/vec4 v000001e2d66992d0_0;
    %assign/vec4 v000001e2d6698fb0_0, 0;
    %pushi/vec4 1, 0, 252;
    %assign/vec4 v000001e2d66981f0_0, 0;
    %load/vec4 v000001e2d6698a10_0;
    %assign/vec4 v000001e2d6698150_0, 0;
    %load/vec4 v000001e2d6699230_0;
    %assign/vec4 v000001e2d6697930_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d6697430_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d6697bb0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d6698470_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66994b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6698c90_0, 0;
    %jmp T_28.46;
T_28.45 ;
    %load/vec4 v000001e2d6698b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.47, 8;
    %load/vec4 v000001e2d6699870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001e2d6355328, v000001e2d669a1d0_0 {0 0 0};
    %jmp T_28.50;
T_28.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001e2d6355328, v000001e2d669a1d0_0 {0 0 0};
T_28.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6698c90_0, 0;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.47 ;
T_28.46 ;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.44 ;
    %jmp T_28.42;
T_28.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.42 ;
    %jmp T_28.15;
T_28.13 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.51, 5;
    %load/vec4 v000001e2d6697c50_0;
    %load/vec4 v000001e2d66992d0_0;
    %add;
    %assign/vec4 v000001e2d6697c50_0, 0;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
    %jmp T_28.52;
T_28.51 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.53, 4;
    %load/vec4 v000001e2d6697c50_0;
    %assign/vec4 v000001e2d6698ab0_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001e2d6355328, v000001e2d6697c50_0 {0 0 0};
    %load/vec4 v000001e2d669a770_0;
    %assign/vec4 v000001e2d6699d70_0, 0;
    %load/vec4 v000001e2d6699cd0_0;
    %assign/vec4 v000001e2d669a310_0, 0;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
    %jmp T_28.54;
T_28.53 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.55, 4;
    %load/vec4 v000001e2d6699af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.57, 8;
    %load/vec4 v000001e2d6699d70_0;
    %assign/vec4 v000001e2d669aa90_0, 0;
    %load/vec4 v000001e2d669a310_0;
    %assign/vec4 v000001e2d669ab30_0, 0;
    %load/vec4 v000001e2d669a9f0_0;
    %assign/vec4 v000001e2d669aef0_0, 0;
    %load/vec4 v000001e2d6699e10_0;
    %assign/vec4 v000001e2d669b170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %jmp T_28.58;
T_28.57 ;
    %load/vec4 v000001e2d669abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.59, 8;
    %load/vec4 v000001e2d669a6d0_0;
    %assign/vec4 v000001e2d6699d70_0, 0;
    %load/vec4 v000001e2d6699b90_0;
    %assign/vec4 v000001e2d669a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.59 ;
T_28.58 ;
    %jmp T_28.56;
T_28.55 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_28.61, 4;
    %load/vec4 v000001e2d6699af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.63, 8;
    %load/vec4 v000001e2d6699d70_0;
    %assign/vec4 v000001e2d669aa90_0, 0;
    %load/vec4 v000001e2d669a310_0;
    %assign/vec4 v000001e2d669ab30_0, 0;
    %load/vec4 v000001e2d669a270_0;
    %assign/vec4 v000001e2d669aef0_0, 0;
    %load/vec4 v000001e2d6699ff0_0;
    %assign/vec4 v000001e2d669b170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %jmp T_28.64;
T_28.63 ;
    %load/vec4 v000001e2d669abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.65, 8;
    %load/vec4 v000001e2d669a6d0_0;
    %assign/vec4 v000001e2d6699d70_0, 0;
    %load/vec4 v000001e2d6699b90_0;
    %assign/vec4 v000001e2d669a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.65 ;
T_28.64 ;
    %jmp T_28.62;
T_28.61 ;
    %load/vec4 v000001e2d669a1d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_28.67, 4;
    %load/vec4 v000001e2d6699af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.69, 8;
    %load/vec4 v000001e2d6699d70_0;
    %assign/vec4 v000001e2d669aa90_0, 0;
    %load/vec4 v000001e2d669a310_0;
    %assign/vec4 v000001e2d669ab30_0, 0;
    %load/vec4 v000001e2d669a4f0_0;
    %assign/vec4 v000001e2d669aef0_0, 0;
    %load/vec4 v000001e2d669a810_0;
    %assign/vec4 v000001e2d669b170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %jmp T_28.70;
T_28.69 ;
    %load/vec4 v000001e2d669abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.71, 8;
    %load/vec4 v000001e2d669a6d0_0;
    %assign/vec4 v000001e2d6699d70_0, 0;
    %load/vec4 v000001e2d6699b90_0;
    %assign/vec4 v000001e2d669a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6699af0_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001e2d6355328, v000001e2d669a6d0_0, v000001e2d6699b90_0 {0 0 0};
    %load/vec4 v000001e2d669a1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669a1d0_0, 0;
T_28.71 ;
T_28.70 ;
T_28.67 ;
T_28.62 ;
T_28.56 ;
T_28.54 ;
T_28.52 ;
    %jmp T_28.15;
T_28.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669a8b0_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001e2d6355328, v000001e2d669a130_0 {0 0 0};
    %jmp T_28.15;
T_28.15 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001e2d6691570;
T_29 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d669cd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669cf20_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001e2d669b4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.2 ;
    %load/vec4 v000001e2d669d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %load/vec4 v000001e2d669cb60_0;
    %assign/vec4 v000001e2d669d4c0_0, 0;
    %load/vec4 v000001e2d669c700_0;
    %assign/vec4 v000001e2d669b3a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669cf20_0, 0;
T_29.9 ;
    %jmp T_29.8;
T_29.3 ;
    %load/vec4 v000001e2d669b300_0;
    %assign/vec4 v000001e2d669d920_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %jmp T_29.8;
T_29.4 ;
    %load/vec4 v000001e2d669d920_0;
    %load/vec4 v000001e2d669bf80_0;
    %add;
    %assign/vec4 v000001e2d669bda0_0, 0;
    %load/vec4 v000001e2d669d920_0;
    %load/vec4 v000001e2d669bf80_0;
    %add;
    %assign/vec4 v000001e2d669d4c0_0, 0;
    %load/vec4 v000001e2d669c700_0;
    %assign/vec4 v000001e2d669b3a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %jmp T_29.8;
T_29.5 ;
    %load/vec4 v000001e2d669b300_0;
    %assign/vec4 v000001e2d669d920_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %jmp T_29.8;
T_29.6 ;
    %load/vec4 v000001e2d669d920_0;
    %load/vec4 v000001e2d669c340_0;
    %add;
    %assign/vec4 v000001e2d669bda0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v000001e2d669bda0_0;
    %assign/vec4 v000001e2d669c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669cf20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669b4e0_0, 0;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001e2d66902b0;
T_30 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d669bd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669c3e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669bbc0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001e2d669c0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669c3e0_0, 0;
    %load/vec4 v000001e2d669cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d669c0c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669bbc0_0, 0;
T_30.6 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v000001e2d669d240_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d669c020_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d669d9c0_0, 0;
    %load/vec4 v000001e2d669d240_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d669ca20_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d669c7a0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d669be40_0, 0;
    %load/vec4 v000001e2d669d240_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d669c020_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d669d1a0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d669bbc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d669c0c0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669c3e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669c0c0_0, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001e2d66913e0;
T_31 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66972f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66999b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6698970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d6697570_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001e2d66999b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %jmp T_31.5;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d6698970_0, 0;
    %load/vec4 v000001e2d66990f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d66999b0_0, 0;
T_31.6 ;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v000001e2d6698830_0;
    %load/vec4 v000001e2d6699550_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d6699910_0, 0;
    %load/vec4 v000001e2d6698290_0;
    %load/vec4 v000001e2d66995f0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66979d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66977f0_0, 0;
    %load/vec4 v000001e2d6698830_0;
    %load/vec4 v000001e2d66995f0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d6698e70_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d6697570_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d66999b0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d6698970_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66999b0_0, 0;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001e2d66a4110;
T_32 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d669ce80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669d100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669b9e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001e2d669f720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669d100_0, 0;
    %load/vec4 v000001e2d669c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d669f720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669b9e0_0, 0;
T_32.6 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v000001e2d669ba80_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d669b940_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d669c520_0, 0;
    %load/vec4 v000001e2d669ba80_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d669bc60_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d669b760_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d669c160_0, 0;
    %load/vec4 v000001e2d669ba80_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d669b940_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d669c480_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d669b9e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d669f720_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669d100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669f720_0, 0;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e2d66a3940;
T_33 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d669d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d669d880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669d740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d669d060_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001e2d669d880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %jmp T_33.5;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669d740_0, 0;
    %load/vec4 v000001e2d669b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d669d880_0, 0;
T_33.6 ;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v000001e2d669c200_0;
    %load/vec4 v000001e2d669cfc0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d669da60_0, 0;
    %load/vec4 v000001e2d669cca0_0;
    %load/vec4 v000001e2d669d600_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d669c840_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d669b620_0, 0;
    %load/vec4 v000001e2d669c200_0;
    %load/vec4 v000001e2d669d600_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d669d6a0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d669d060_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d669d880_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669d740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d669d880_0, 0;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001e2d66a4f20;
T_34 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d669fa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669de20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001e2d669eaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %jmp T_34.15;
T_34.2 ;
    %load/vec4 v000001e2d669e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0260_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
T_34.16 ;
    %jmp T_34.15;
T_34.3 ;
    %load/vec4 v000001e2d669fcc0_0;
    %assign/vec4 v000001e2d669eb40_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001e2d66a0120_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001e2d669ef00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.4 ;
    %load/vec4 v000001e2d669fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %load/vec4 v000001e2d669e640_0;
    %assign/vec4 v000001e2d669e820_0, 0;
    %load/vec4 v000001e2d669e140_0;
    %assign/vec4 v000001e2d669e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
T_34.18 ;
    %jmp T_34.15;
T_34.5 ;
    %load/vec4 v000001e2d669f7c0_0;
    %assign/vec4 v000001e2d669eb40_0, 0;
    %load/vec4 v000001e2d669f400_0;
    %assign/vec4 v000001e2d66a0120_0, 0;
    %load/vec4 v000001e2d669ed20_0;
    %assign/vec4 v000001e2d669ef00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.6 ;
    %load/vec4 v000001e2d669fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.20, 8;
    %load/vec4 v000001e2d669e640_0;
    %assign/vec4 v000001e2d669f220_0, 0;
    %load/vec4 v000001e2d669e140_0;
    %assign/vec4 v000001e2d669e000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
T_34.20 ;
    %jmp T_34.15;
T_34.7 ;
    %load/vec4 v000001e2d669fae0_0;
    %assign/vec4 v000001e2d669eb40_0, 0;
    %load/vec4 v000001e2d669dec0_0;
    %assign/vec4 v000001e2d66a0120_0, 0;
    %load/vec4 v000001e2d669ee60_0;
    %assign/vec4 v000001e2d669ef00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.8 ;
    %load/vec4 v000001e2d669fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.22, 8;
    %load/vec4 v000001e2d669e640_0;
    %assign/vec4 v000001e2d669dce0_0, 0;
    %load/vec4 v000001e2d669e140_0;
    %assign/vec4 v000001e2d669f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669fc20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
T_34.22 ;
    %jmp T_34.15;
T_34.9 ;
    %load/vec4 v000001e2d669fe00_0;
    %assign/vec4 v000001e2d669e460_0, 0;
    %load/vec4 v000001e2d669ea00_0;
    %assign/vec4 v000001e2d669dba0_0, 0;
    %load/vec4 v000001e2d669f220_0;
    %assign/vec4 v000001e2d669db00_0, 0;
    %load/vec4 v000001e2d669e000_0;
    %assign/vec4 v000001e2d669e320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669de20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.10 ;
    %load/vec4 v000001e2d669dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.24, 8;
    %load/vec4 v000001e2d669f180_0;
    %assign/vec4 v000001e2d669e1e0_0, 0;
    %load/vec4 v000001e2d669f540_0;
    %assign/vec4 v000001e2d66a01c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669de20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
T_34.24 ;
    %jmp T_34.15;
T_34.11 ;
    %load/vec4 v000001e2d669e1e0_0;
    %assign/vec4 v000001e2d669e460_0, 0;
    %load/vec4 v000001e2d66a01c0_0;
    %assign/vec4 v000001e2d669dba0_0, 0;
    %load/vec4 v000001e2d669dce0_0;
    %assign/vec4 v000001e2d669db00_0, 0;
    %load/vec4 v000001e2d669f9a0_0;
    %assign/vec4 v000001e2d669e320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669de20_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.12 ;
    %load/vec4 v000001e2d669dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %load/vec4 v000001e2d669f180_0;
    %assign/vec4 v000001e2d669e5a0_0, 0;
    %load/vec4 v000001e2d669f540_0;
    %assign/vec4 v000001e2d66a0080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669de20_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
T_34.26 ;
    %jmp T_34.15;
T_34.13 ;
    %load/vec4 v000001e2d669e820_0;
    %load/vec4 v000001e2d669e5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d669e0a0_0;
    %load/vec4 v000001e2d66a0080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001e2d66a0260_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d669eaa0_0, 0;
    %jmp T_34.15;
T_34.15 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001e2d6691250;
T_35 ;
    %wait E_000001e2d661c860;
    %load/vec4 v000001e2d66a1b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d66a2d80_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d66a2ce0_0, 0, 255;
    %jmp T_35.5;
T_35.0 ;
    %load/vec4 v000001e2d66a0a80_0;
    %store/vec4 v000001e2d66a2d80_0, 0, 255;
    %load/vec4 v000001e2d66a2880_0;
    %store/vec4 v000001e2d66a2ce0_0, 0, 255;
    %jmp T_35.5;
T_35.1 ;
    %load/vec4 v000001e2d66a1660_0;
    %store/vec4 v000001e2d66a2d80_0, 0, 255;
    %load/vec4 v000001e2d66a0800_0;
    %store/vec4 v000001e2d66a2ce0_0, 0, 255;
    %jmp T_35.5;
T_35.2 ;
    %load/vec4 v000001e2d66a21a0_0;
    %store/vec4 v000001e2d66a2d80_0, 0, 255;
    %load/vec4 v000001e2d66a2240_0;
    %store/vec4 v000001e2d66a2ce0_0, 0, 255;
    %jmp T_35.5;
T_35.3 ;
    %load/vec4 v000001e2d66a1700_0;
    %store/vec4 v000001e2d66a2d80_0, 0, 255;
    %load/vec4 v000001e2d66a22e0_0;
    %store/vec4 v000001e2d66a2ce0_0, 0, 255;
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001e2d6691250;
T_36 ;
    %wait E_000001e2d661d0a0;
    %load/vec4 v000001e2d66a1b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001e2d66a2f60_0, 0, 252;
    %jmp T_36.5;
T_36.0 ;
    %load/vec4 v000001e2d66a0940_0;
    %store/vec4 v000001e2d66a2f60_0, 0, 252;
    %jmp T_36.5;
T_36.1 ;
    %load/vec4 v000001e2d66a1480_0;
    %store/vec4 v000001e2d66a2f60_0, 0, 252;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v000001e2d66a0f80_0;
    %store/vec4 v000001e2d66a2f60_0, 0, 252;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v000001e2d66a27e0_0;
    %store/vec4 v000001e2d66a2f60_0, 0, 252;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001e2d6691250;
T_37 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66a0ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66a0580_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001e2d66a2420_0;
    %assign/vec4 v000001e2d66a0580_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001e2d6691250;
T_38 ;
    %wait E_000001e2d661cea0;
    %load/vec4 v000001e2d66a0580_0;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
    %load/vec4 v000001e2d66a0580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %jmp T_38.14;
T_38.0 ;
    %load/vec4 v000001e2d66a1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.15 ;
    %jmp T_38.14;
T_38.1 ;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.17 ;
    %jmp T_38.14;
T_38.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d66a2100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.19 ;
    %jmp T_38.14;
T_38.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
    %jmp T_38.14;
T_38.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
    %jmp T_38.14;
T_38.5 ;
    %load/vec4 v000001e2d669fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.21 ;
    %jmp T_38.14;
T_38.6 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.23 ;
    %jmp T_38.14;
T_38.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d66a0da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.25 ;
    %jmp T_38.14;
T_38.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
    %jmp T_38.14;
T_38.9 ;
    %load/vec4 v000001e2d669edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.27 ;
    %jmp T_38.14;
T_38.10 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.29 ;
    %jmp T_38.14;
T_38.11 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
T_38.31 ;
    %jmp T_38.14;
T_38.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
    %jmp T_38.14;
T_38.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e2d66a2420_0, 0, 4;
    %jmp T_38.14;
T_38.14 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001e2d6691250;
T_39 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66a0ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669f0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a29c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66a2560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669ebe0_0, 0;
    %pushi/vec4 43, 0, 252;
    %assign/vec4 v000001e2d66a1f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a9bf0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001e2d66a2560_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e2d66a2560_0, 0;
    %load/vec4 v000001e2d66a0580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %jmp T_39.15;
T_39.2 ;
    %load/vec4 v000001e2d66a1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001e2d632ef08 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d669f0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a29c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66a2560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669ebe0_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001e2d66a09e0_0, 0;
T_39.16 ;
    %jmp T_39.15;
T_39.3 ;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_39.18, 5;
    %load/vec4 v000001e2d66a1020_0;
    %assign/vec4 v000001e2d66a1f20_0, 0;
    %load/vec4 v000001e2d66a1020_0;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66a0d00, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001e2d632ef08, v000001e2d669ebe0_0, v000001e2d66a1020_0 {0 0 0};
    %load/vec4 v000001e2d669ebe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669ebe0_0, 0;
    %jmp T_39.19;
T_39.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d669ebe0_0, 0;
T_39.19 ;
    %jmp T_39.15;
T_39.4 ;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001e2d66a26a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.20, 8;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001e2d66a0d00, 4;
    %assign/vec4 v000001e2d66a1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a26a0_0, 0;
    %jmp T_39.21;
T_39.20 ;
    %load/vec4 v000001e2d66a2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.22, 8;
    %load/vec4 v000001e2d66a2920_0;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66a0c60, 0, 4;
    %load/vec4 v000001e2d66a2060_0;
    %load/vec4 v000001e2d669ebe0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66a1160, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001e2d632ef08, v000001e2d669ebe0_0, v000001e2d66a2920_0, v000001e2d66a2060_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a26a0_0, 0;
    %load/vec4 v000001e2d669ebe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d669ebe0_0, 0;
T_39.22 ;
T_39.21 ;
    %jmp T_39.15;
T_39.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66a0c60, 4;
    %assign/vec4 v000001e2d66a0e40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66a1160, 4;
    %assign/vec4 v000001e2d66a2a60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66a0d00, 4;
    %assign/vec4 v000001e2d66a0440_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001e2d632ef08 {0 0 0};
    %jmp T_39.15;
T_39.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66a0c60, 4;
    %assign/vec4 v000001e2d669efa0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66a1160, 4;
    %assign/vec4 v000001e2d669f040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d669f0e0_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001e2d632ef08 {0 0 0};
    %jmp T_39.15;
T_39.7 ;
    %load/vec4 v000001e2d669fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001e2d632ef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.24 ;
    %jmp T_39.15;
T_39.8 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001e2d632ef08, v000001e2d66a1b60_0 {0 0 0};
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.26 ;
    %jmp T_39.15;
T_39.9 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.28, 5;
    %load/vec4 v000001e2d66a0bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.30, 8;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001e2d66a1e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a0bc0_0, 0;
    %jmp T_39.31;
T_39.30 ;
    %load/vec4 v000001e2d66a0da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.32, 8;
    %load/vec4 v000001e2d66a1b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %jmp T_39.38;
T_39.34 ;
    %load/vec4 v000001e2d66a03a0_0;
    %assign/vec4 v000001e2d66a1840_0, 0;
    %jmp T_39.38;
T_39.35 ;
    %load/vec4 v000001e2d66a03a0_0;
    %assign/vec4 v000001e2d66a1ca0_0, 0;
    %jmp T_39.38;
T_39.36 ;
    %load/vec4 v000001e2d66a03a0_0;
    %assign/vec4 v000001e2d66a1980_0, 0;
    %jmp T_39.38;
T_39.37 ;
    %load/vec4 v000001e2d66a03a0_0;
    %assign/vec4 v000001e2d66a10c0_0, 0;
    %jmp T_39.38;
T_39.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001e2d632ef08, v000001e2d66a1b60_0, v000001e2d66a03a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0bc0_0, 0;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.32 ;
T_39.31 ;
    %jmp T_39.29;
T_39.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.29 ;
    %jmp T_39.15;
T_39.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a12a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a06c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a0620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a0760_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001e2d632ef08 {0 0 0};
    %jmp T_39.15;
T_39.11 ;
    %load/vec4 v000001e2d669edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001e2d632ef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.39 ;
    %jmp T_39.15;
T_39.12 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.41, 5;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_39.43, 4;
    %load/vec4 v000001e2d66a9bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.45, 8;
    %load/vec4 v000001e2d66a2f60_0;
    %assign/vec4 v000001e2d66a2b00_0, 0;
    %pushi/vec4 2, 0, 252;
    %assign/vec4 v000001e2d66a2c40_0, 0;
    %load/vec4 v000001e2d66a2d80_0;
    %assign/vec4 v000001e2d66a3000_0, 0;
    %load/vec4 v000001e2d66a2ce0_0;
    %assign/vec4 v000001e2d66a2ba0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66a2e20_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66a2ec0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66a30a0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66a3140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a9bf0_0, 0;
    %jmp T_39.46;
T_39.45 ;
    %load/vec4 v000001e2d66a31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.47, 8;
    %load/vec4 v000001e2d66aa2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001e2d632ef08, v000001e2d66a1b60_0 {0 0 0};
    %jmp T_39.50;
T_39.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001e2d632ef08, v000001e2d66a1b60_0 {0 0 0};
T_39.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a9bf0_0, 0;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.47 ;
T_39.46 ;
    %jmp T_39.44;
T_39.43 ;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.44 ;
    %jmp T_39.42;
T_39.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.42 ;
    %jmp T_39.15;
T_39.13 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.51, 5;
    %load/vec4 v000001e2d66a09e0_0;
    %load/vec4 v000001e2d66a2f60_0;
    %add;
    %assign/vec4 v000001e2d66a09e0_0, 0;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
    %jmp T_39.52;
T_39.51 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_39.53, 4;
    %load/vec4 v000001e2d66a09e0_0;
    %assign/vec4 v000001e2d66a2740_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001e2d632ef08, v000001e2d66a09e0_0 {0 0 0};
    %load/vec4 v000001e2d66a0a80_0;
    %assign/vec4 v000001e2d66a08a0_0, 0;
    %load/vec4 v000001e2d66a2880_0;
    %assign/vec4 v000001e2d66a2380_0, 0;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
    %jmp T_39.54;
T_39.53 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_39.55, 4;
    %load/vec4 v000001e2d66a0b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.57, 8;
    %load/vec4 v000001e2d66a08a0_0;
    %assign/vec4 v000001e2d66a04e0_0, 0;
    %load/vec4 v000001e2d66a2380_0;
    %assign/vec4 v000001e2d66a18e0_0, 0;
    %load/vec4 v000001e2d66a1660_0;
    %assign/vec4 v000001e2d66a13e0_0, 0;
    %load/vec4 v000001e2d66a0800_0;
    %assign/vec4 v000001e2d66a1a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %jmp T_39.58;
T_39.57 ;
    %load/vec4 v000001e2d66a1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.59, 8;
    %load/vec4 v000001e2d66a24c0_0;
    %assign/vec4 v000001e2d66a08a0_0, 0;
    %load/vec4 v000001e2d66a2600_0;
    %assign/vec4 v000001e2d66a2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.59 ;
T_39.58 ;
    %jmp T_39.56;
T_39.55 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_39.61, 4;
    %load/vec4 v000001e2d66a0b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.63, 8;
    %load/vec4 v000001e2d66a08a0_0;
    %assign/vec4 v000001e2d66a04e0_0, 0;
    %load/vec4 v000001e2d66a2380_0;
    %assign/vec4 v000001e2d66a18e0_0, 0;
    %load/vec4 v000001e2d66a21a0_0;
    %assign/vec4 v000001e2d66a13e0_0, 0;
    %load/vec4 v000001e2d66a2240_0;
    %assign/vec4 v000001e2d66a1a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %jmp T_39.64;
T_39.63 ;
    %load/vec4 v000001e2d66a1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.65, 8;
    %load/vec4 v000001e2d66a24c0_0;
    %assign/vec4 v000001e2d66a08a0_0, 0;
    %load/vec4 v000001e2d66a2600_0;
    %assign/vec4 v000001e2d66a2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.65 ;
T_39.64 ;
    %jmp T_39.62;
T_39.61 ;
    %load/vec4 v000001e2d66a1b60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_39.67, 4;
    %load/vec4 v000001e2d66a0b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.69, 8;
    %load/vec4 v000001e2d66a08a0_0;
    %assign/vec4 v000001e2d66a04e0_0, 0;
    %load/vec4 v000001e2d66a2380_0;
    %assign/vec4 v000001e2d66a18e0_0, 0;
    %load/vec4 v000001e2d66a1700_0;
    %assign/vec4 v000001e2d66a13e0_0, 0;
    %load/vec4 v000001e2d66a22e0_0;
    %assign/vec4 v000001e2d66a1a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %jmp T_39.70;
T_39.69 ;
    %load/vec4 v000001e2d66a1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.71, 8;
    %load/vec4 v000001e2d66a24c0_0;
    %assign/vec4 v000001e2d66a08a0_0, 0;
    %load/vec4 v000001e2d66a2600_0;
    %assign/vec4 v000001e2d66a2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a0b20_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001e2d632ef08, v000001e2d66a24c0_0, v000001e2d66a2600_0 {0 0 0};
    %load/vec4 v000001e2d66a1b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66a1b60_0, 0;
T_39.71 ;
T_39.70 ;
T_39.67 ;
T_39.62 ;
T_39.56 ;
T_39.54 ;
T_39.52 ;
    %jmp T_39.15;
T_39.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a29c0_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001e2d632ef08, v000001e2d66a2560_0 {0 0 0};
    %jmp T_39.15;
T_39.15 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001e2d66a4c00;
T_40 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66aa690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a9e70_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001e2d66ab630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %jmp T_40.8;
T_40.2 ;
    %load/vec4 v000001e2d66aaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %load/vec4 v000001e2d66a9790_0;
    %assign/vec4 v000001e2d66aba90_0, 0;
    %load/vec4 v000001e2d66a9b50_0;
    %assign/vec4 v000001e2d66ab590_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66a9e70_0, 0;
T_40.9 ;
    %jmp T_40.8;
T_40.3 ;
    %load/vec4 v000001e2d66ab4f0_0;
    %assign/vec4 v000001e2d66a96f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %jmp T_40.8;
T_40.4 ;
    %load/vec4 v000001e2d66a96f0_0;
    %load/vec4 v000001e2d66aa550_0;
    %add;
    %assign/vec4 v000001e2d66a9dd0_0, 0;
    %load/vec4 v000001e2d66a96f0_0;
    %load/vec4 v000001e2d66aa550_0;
    %add;
    %assign/vec4 v000001e2d66aba90_0, 0;
    %load/vec4 v000001e2d66a9b50_0;
    %assign/vec4 v000001e2d66ab590_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %jmp T_40.8;
T_40.5 ;
    %load/vec4 v000001e2d66ab4f0_0;
    %assign/vec4 v000001e2d66a96f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %jmp T_40.8;
T_40.6 ;
    %load/vec4 v000001e2d66a96f0_0;
    %load/vec4 v000001e2d66aa4b0_0;
    %add;
    %assign/vec4 v000001e2d66a9dd0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v000001e2d66a9dd0_0;
    %assign/vec4 v000001e2d66ab6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66a9e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66ab630_0, 0;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001e2d66a4750;
T_41 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66ab810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66ab130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aad70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66aaaf0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001e2d66ab130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aad70_0, 0;
    %load/vec4 v000001e2d66ab090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66ab130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66aaaf0_0, 0;
T_41.6 ;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v000001e2d66aaff0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66a9fb0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d66aa730_0, 0;
    %load/vec4 v000001e2d66aaff0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d66aa870_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d66ab1d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66aa910_0, 0;
    %load/vec4 v000001e2d66aaff0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66a9fb0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d66aa190_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d66aaaf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66ab130_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66aad70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66ab130_0, 0;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001e2d66a3ad0;
T_42 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66ab770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66aab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aa370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66aa9b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001e2d66aab90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %jmp T_42.5;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aa370_0, 0;
    %load/vec4 v000001e2d66aa410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d66aab90_0, 0;
T_42.6 ;
    %jmp T_42.5;
T_42.3 ;
    %load/vec4 v000001e2d66a98d0_0;
    %load/vec4 v000001e2d66a9a10_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66a9650_0, 0;
    %load/vec4 v000001e2d66ab450_0;
    %load/vec4 v000001e2d66aac30_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66aa5f0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66a9d30_0, 0;
    %load/vec4 v000001e2d66a98d0_0;
    %load/vec4 v000001e2d66aac30_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d66aa050_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d66aa9b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d66aab90_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66aa370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66aab90_0, 0;
    %jmp T_42.5;
T_42.5 ;
    %pop/vec4 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001e2d66a4d90;
T_43 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66ae150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66ac670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66adbb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66abdb0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001e2d66ac670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %jmp T_43.5;
T_43.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66adbb0_0, 0;
    %load/vec4 v000001e2d66ac3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66ac670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66abdb0_0, 0;
T_43.6 ;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v000001e2d66ad2f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66ad4d0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d66abd10_0, 0;
    %load/vec4 v000001e2d66ad2f0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d66ac350_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d66ad110_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66acc10_0, 0;
    %load/vec4 v000001e2d66ad2f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66ad4d0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d66abbd0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d66abdb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66ac670_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66adbb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66ac670_0, 0;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001e2d66a3620;
T_44 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66ac170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66ac5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ac850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66abf90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001e2d66ac5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %jmp T_44.5;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ac850_0, 0;
    %load/vec4 v000001e2d66ac0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d66ac5d0_0, 0;
T_44.6 ;
    %jmp T_44.5;
T_44.3 ;
    %load/vec4 v000001e2d66ab270_0;
    %load/vec4 v000001e2d66a93d0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66acd50_0, 0;
    %load/vec4 v000001e2d66ab310_0;
    %load/vec4 v000001e2d66a9470_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66acdf0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66ad430_0, 0;
    %load/vec4 v000001e2d66ab270_0;
    %load/vec4 v000001e2d66a9470_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d66ac2b0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d66abf90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d66ac5d0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66ac850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66ac5d0_0, 0;
    %jmp T_44.5;
T_44.5 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001e2d66a48e0;
T_45 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66aded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ada70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66af9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66adc50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001e2d66aef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %jmp T_45.15;
T_45.2 ;
    %load/vec4 v000001e2d66b06d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ada70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66af9b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
T_45.16 ;
    %jmp T_45.15;
T_45.3 ;
    %load/vec4 v000001e2d66aedd0_0;
    %assign/vec4 v000001e2d66abc70_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001e2d66adf70_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001e2d66ae0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.4 ;
    %load/vec4 v000001e2d66abb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.18, 8;
    %load/vec4 v000001e2d66ae1f0_0;
    %assign/vec4 v000001e2d66ac530_0, 0;
    %load/vec4 v000001e2d66ae290_0;
    %assign/vec4 v000001e2d66ad070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
T_45.18 ;
    %jmp T_45.15;
T_45.5 ;
    %load/vec4 v000001e2d66ae010_0;
    %assign/vec4 v000001e2d66abc70_0, 0;
    %load/vec4 v000001e2d66ad570_0;
    %assign/vec4 v000001e2d66adf70_0, 0;
    %load/vec4 v000001e2d66add90_0;
    %assign/vec4 v000001e2d66ae0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.6 ;
    %load/vec4 v000001e2d66abb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.20, 8;
    %load/vec4 v000001e2d66ae1f0_0;
    %assign/vec4 v000001e2d66ad1b0_0, 0;
    %load/vec4 v000001e2d66ae290_0;
    %assign/vec4 v000001e2d66acfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
T_45.20 ;
    %jmp T_45.15;
T_45.7 ;
    %load/vec4 v000001e2d66aca30_0;
    %assign/vec4 v000001e2d66abc70_0, 0;
    %load/vec4 v000001e2d66ac8f0_0;
    %assign/vec4 v000001e2d66adf70_0, 0;
    %load/vec4 v000001e2d66abef0_0;
    %assign/vec4 v000001e2d66ae0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.8 ;
    %load/vec4 v000001e2d66abb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.22, 8;
    %load/vec4 v000001e2d66ae1f0_0;
    %assign/vec4 v000001e2d66ad890_0, 0;
    %load/vec4 v000001e2d66ae290_0;
    %assign/vec4 v000001e2d66acf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66b03b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
T_45.22 ;
    %jmp T_45.15;
T_45.9 ;
    %load/vec4 v000001e2d66acad0_0;
    %assign/vec4 v000001e2d66abe50_0, 0;
    %load/vec4 v000001e2d66ad390_0;
    %assign/vec4 v000001e2d66ad930_0, 0;
    %load/vec4 v000001e2d66ad1b0_0;
    %assign/vec4 v000001e2d66adcf0_0, 0;
    %load/vec4 v000001e2d66acfd0_0;
    %assign/vec4 v000001e2d66ad7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66adc50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.10 ;
    %load/vec4 v000001e2d66adb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.24, 8;
    %load/vec4 v000001e2d66ade30_0;
    %assign/vec4 v000001e2d66b01d0_0, 0;
    %load/vec4 v000001e2d66ad9d0_0;
    %assign/vec4 v000001e2d66ae3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66adc50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
T_45.24 ;
    %jmp T_45.15;
T_45.11 ;
    %load/vec4 v000001e2d66b01d0_0;
    %assign/vec4 v000001e2d66abe50_0, 0;
    %load/vec4 v000001e2d66ae3d0_0;
    %assign/vec4 v000001e2d66ad930_0, 0;
    %load/vec4 v000001e2d66ad890_0;
    %assign/vec4 v000001e2d66adcf0_0, 0;
    %load/vec4 v000001e2d66acf30_0;
    %assign/vec4 v000001e2d66ad7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66adc50_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.12 ;
    %load/vec4 v000001e2d66adb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.26, 8;
    %load/vec4 v000001e2d66ade30_0;
    %assign/vec4 v000001e2d66ac710_0, 0;
    %load/vec4 v000001e2d66ad9d0_0;
    %assign/vec4 v000001e2d66ac7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66adc50_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
T_45.26 ;
    %jmp T_45.15;
T_45.13 ;
    %load/vec4 v000001e2d66ac530_0;
    %load/vec4 v000001e2d66ac710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d66ad070_0;
    %load/vec4 v000001e2d66ac7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001e2d66af9b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66ada70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66aef10_0, 0;
    %jmp T_45.15;
T_45.15 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001e2d66a50b0;
T_46 ;
    %wait E_000001e2d661c5e0;
    %load/vec4 v000001e2d66af410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d66c27d0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d66c4850_0, 0, 255;
    %jmp T_46.5;
T_46.0 ;
    %load/vec4 v000001e2d66aeb50_0;
    %store/vec4 v000001e2d66c27d0_0, 0, 255;
    %load/vec4 v000001e2d66afb90_0;
    %store/vec4 v000001e2d66c4850_0, 0, 255;
    %jmp T_46.5;
T_46.1 ;
    %load/vec4 v000001e2d66afeb0_0;
    %store/vec4 v000001e2d66c27d0_0, 0, 255;
    %load/vec4 v000001e2d66af050_0;
    %store/vec4 v000001e2d66c4850_0, 0, 255;
    %jmp T_46.5;
T_46.2 ;
    %load/vec4 v000001e2d66afa50_0;
    %store/vec4 v000001e2d66c27d0_0, 0, 255;
    %load/vec4 v000001e2d66af2d0_0;
    %store/vec4 v000001e2d66c4850_0, 0, 255;
    %jmp T_46.5;
T_46.3 ;
    %load/vec4 v000001e2d66b08b0_0;
    %store/vec4 v000001e2d66c27d0_0, 0, 255;
    %load/vec4 v000001e2d66aeab0_0;
    %store/vec4 v000001e2d66c4850_0, 0, 255;
    %jmp T_46.5;
T_46.5 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001e2d66a50b0;
T_47 ;
    %wait E_000001e2d661c320;
    %load/vec4 v000001e2d66af410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001e2d66c4ad0_0, 0, 252;
    %jmp T_47.5;
T_47.0 ;
    %load/vec4 v000001e2d66b0b30_0;
    %store/vec4 v000001e2d66c4ad0_0, 0, 252;
    %jmp T_47.5;
T_47.1 ;
    %load/vec4 v000001e2d66b0d10_0;
    %store/vec4 v000001e2d66c4ad0_0, 0, 252;
    %jmp T_47.5;
T_47.2 ;
    %load/vec4 v000001e2d66b1210_0;
    %store/vec4 v000001e2d66c4ad0_0, 0, 252;
    %jmp T_47.5;
T_47.3 ;
    %load/vec4 v000001e2d66b0db0_0;
    %store/vec4 v000001e2d66c4ad0_0, 0, 252;
    %jmp T_47.5;
T_47.5 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000001e2d66a50b0;
T_48 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66afd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66ca250_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001e2d66afe10_0;
    %assign/vec4 v000001e2d66ca250_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001e2d66a50b0;
T_49 ;
    %wait E_000001e2d661d060;
    %load/vec4 v000001e2d66ca250_0;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
    %load/vec4 v000001e2d66ca250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_49.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_49.13, 6;
    %jmp T_49.14;
T_49.0 ;
    %load/vec4 v000001e2d66ca1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.15 ;
    %jmp T_49.14;
T_49.1 ;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.17 ;
    %jmp T_49.14;
T_49.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d66b1030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.19 ;
    %jmp T_49.14;
T_49.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
    %jmp T_49.14;
T_49.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
    %jmp T_49.14;
T_49.5 ;
    %load/vec4 v000001e2d66b0310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.21 ;
    %jmp T_49.14;
T_49.6 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.23 ;
    %jmp T_49.14;
T_49.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d66af4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.25 ;
    %jmp T_49.14;
T_49.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
    %jmp T_49.14;
T_49.9 ;
    %load/vec4 v000001e2d66b0270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.27 ;
    %jmp T_49.14;
T_49.10 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.29 ;
    %jmp T_49.14;
T_49.11 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
T_49.31 ;
    %jmp T_49.14;
T_49.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
    %jmp T_49.14;
T_49.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e2d66afe10_0, 0, 4;
    %jmp T_49.14;
T_49.14 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001e2d66a50b0;
T_50 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66afd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ae470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ae650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66b09f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66b0810_0, 0;
    %pushi/vec4 44, 0, 252;
    %assign/vec4 v000001e2d66b0130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66b10d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66af7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c4990_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001e2d66b09f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e2d66b09f0_0, 0;
    %load/vec4 v000001e2d66ca250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_50.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_50.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_50.14, 6;
    %jmp T_50.15;
T_50.2 ;
    %load/vec4 v000001e2d66ca1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001e2d638f288 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ae470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66ae650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66b09f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66b0810_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001e2d66b0c70_0, 0;
T_50.16 ;
    %jmp T_50.15;
T_50.3 ;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_50.18, 5;
    %load/vec4 v000001e2d66af370_0;
    %assign/vec4 v000001e2d66b0130_0, 0;
    %load/vec4 v000001e2d66af370_0;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66af5f0, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001e2d638f288, v000001e2d66b0810_0, v000001e2d66af370_0 {0 0 0};
    %load/vec4 v000001e2d66b0810_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66b0810_0, 0;
    %jmp T_50.19;
T_50.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66b0810_0, 0;
T_50.19 ;
    %jmp T_50.15;
T_50.4 ;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001e2d66b10d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001e2d66af5f0, 4;
    %assign/vec4 v000001e2d66b0f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66b10d0_0, 0;
    %jmp T_50.21;
T_50.20 ;
    %load/vec4 v000001e2d66b1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %load/vec4 v000001e2d66afff0_0;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ae790, 0, 4;
    %load/vec4 v000001e2d66b0bd0_0;
    %load/vec4 v000001e2d66b0810_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66b0090, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001e2d638f288, v000001e2d66b0810_0, v000001e2d66afff0_0, v000001e2d66b0bd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66b10d0_0, 0;
    %load/vec4 v000001e2d66b0810_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66b0810_0, 0;
T_50.22 ;
T_50.21 ;
    %jmp T_50.15;
T_50.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ae790, 4;
    %assign/vec4 v000001e2d66af550_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66b0090, 4;
    %assign/vec4 v000001e2d66af690_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66af5f0, 4;
    %assign/vec4 v000001e2d66af730_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001e2d638f288 {0 0 0};
    %jmp T_50.15;
T_50.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ae790, 4;
    %assign/vec4 v000001e2d66af190_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66b0090, 4;
    %assign/vec4 v000001e2d66ae8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66ae470_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001e2d638f288 {0 0 0};
    %jmp T_50.15;
T_50.7 ;
    %load/vec4 v000001e2d66b0310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001e2d638f288 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.24 ;
    %jmp T_50.15;
T_50.8 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001e2d638f288, v000001e2d66af410_0 {0 0 0};
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.26 ;
    %jmp T_50.15;
T_50.9 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.28, 5;
    %load/vec4 v000001e2d66af7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.30, 8;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001e2d66af230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66af7d0_0, 0;
    %jmp T_50.31;
T_50.30 ;
    %load/vec4 v000001e2d66af4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.32, 8;
    %load/vec4 v000001e2d66af410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.37, 6;
    %jmp T_50.38;
T_50.34 ;
    %load/vec4 v000001e2d66afcd0_0;
    %assign/vec4 v000001e2d66b0e50_0, 0;
    %jmp T_50.38;
T_50.35 ;
    %load/vec4 v000001e2d66afcd0_0;
    %assign/vec4 v000001e2d66b0ef0_0, 0;
    %jmp T_50.38;
T_50.36 ;
    %load/vec4 v000001e2d66afcd0_0;
    %assign/vec4 v000001e2d66c9b70_0, 0;
    %jmp T_50.38;
T_50.37 ;
    %load/vec4 v000001e2d66afcd0_0;
    %assign/vec4 v000001e2d66c9fd0_0, 0;
    %jmp T_50.38;
T_50.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001e2d638f288, v000001e2d66af410_0, v000001e2d66afcd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66af7d0_0, 0;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.32 ;
T_50.31 ;
    %jmp T_50.29;
T_50.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.29 ;
    %jmp T_50.15;
T_50.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9d50_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001e2d638f288 {0 0 0};
    %jmp T_50.15;
T_50.11 ;
    %load/vec4 v000001e2d66b0270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001e2d638f288 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.39 ;
    %jmp T_50.15;
T_50.12 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.41, 5;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_50.43, 4;
    %load/vec4 v000001e2d66c4990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.45, 8;
    %load/vec4 v000001e2d66c4ad0_0;
    %assign/vec4 v000001e2d66c2d70_0, 0;
    %pushi/vec4 3, 0, 252;
    %assign/vec4 v000001e2d66c3590_0, 0;
    %load/vec4 v000001e2d66c27d0_0;
    %assign/vec4 v000001e2d66c45d0_0, 0;
    %load/vec4 v000001e2d66c4850_0;
    %assign/vec4 v000001e2d66c4530_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66c2550_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66c4710_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66c36d0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66c3c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c4990_0, 0;
    %jmp T_50.46;
T_50.45 ;
    %load/vec4 v000001e2d66c4170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.47, 8;
    %load/vec4 v000001e2d66c39f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001e2d638f288, v000001e2d66af410_0 {0 0 0};
    %jmp T_50.50;
T_50.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001e2d638f288, v000001e2d66af410_0 {0 0 0};
T_50.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c4990_0, 0;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.47 ;
T_50.46 ;
    %jmp T_50.44;
T_50.43 ;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.44 ;
    %jmp T_50.42;
T_50.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.42 ;
    %jmp T_50.15;
T_50.13 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.51, 5;
    %load/vec4 v000001e2d66b0c70_0;
    %load/vec4 v000001e2d66c4ad0_0;
    %add;
    %assign/vec4 v000001e2d66b0c70_0, 0;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
    %jmp T_50.52;
T_50.51 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_50.53, 4;
    %load/vec4 v000001e2d66b0c70_0;
    %assign/vec4 v000001e2d66b1170_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001e2d638f288, v000001e2d66b0c70_0 {0 0 0};
    %load/vec4 v000001e2d66aeb50_0;
    %assign/vec4 v000001e2d66b0a90_0, 0;
    %load/vec4 v000001e2d66afb90_0;
    %assign/vec4 v000001e2d66ae6f0_0, 0;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
    %jmp T_50.54;
T_50.53 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_50.55, 4;
    %load/vec4 v000001e2d66aefb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.57, 8;
    %load/vec4 v000001e2d66b0a90_0;
    %assign/vec4 v000001e2d66ae830_0, 0;
    %load/vec4 v000001e2d66ae6f0_0;
    %assign/vec4 v000001e2d66aea10_0, 0;
    %load/vec4 v000001e2d66afeb0_0;
    %assign/vec4 v000001e2d66aebf0_0, 0;
    %load/vec4 v000001e2d66af050_0;
    %assign/vec4 v000001e2d66af0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %jmp T_50.58;
T_50.57 ;
    %load/vec4 v000001e2d66aee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.59, 8;
    %load/vec4 v000001e2d66afc30_0;
    %assign/vec4 v000001e2d66b0a90_0, 0;
    %load/vec4 v000001e2d66aec90_0;
    %assign/vec4 v000001e2d66ae6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.59 ;
T_50.58 ;
    %jmp T_50.56;
T_50.55 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_50.61, 4;
    %load/vec4 v000001e2d66aefb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.63, 8;
    %load/vec4 v000001e2d66b0a90_0;
    %assign/vec4 v000001e2d66ae830_0, 0;
    %load/vec4 v000001e2d66ae6f0_0;
    %assign/vec4 v000001e2d66aea10_0, 0;
    %load/vec4 v000001e2d66afa50_0;
    %assign/vec4 v000001e2d66aebf0_0, 0;
    %load/vec4 v000001e2d66af2d0_0;
    %assign/vec4 v000001e2d66af0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %jmp T_50.64;
T_50.63 ;
    %load/vec4 v000001e2d66aee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.65, 8;
    %load/vec4 v000001e2d66afc30_0;
    %assign/vec4 v000001e2d66b0a90_0, 0;
    %load/vec4 v000001e2d66aec90_0;
    %assign/vec4 v000001e2d66ae6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.65 ;
T_50.64 ;
    %jmp T_50.62;
T_50.61 ;
    %load/vec4 v000001e2d66af410_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_50.67, 4;
    %load/vec4 v000001e2d66aefb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.69, 8;
    %load/vec4 v000001e2d66b0a90_0;
    %assign/vec4 v000001e2d66ae830_0, 0;
    %load/vec4 v000001e2d66ae6f0_0;
    %assign/vec4 v000001e2d66aea10_0, 0;
    %load/vec4 v000001e2d66b08b0_0;
    %assign/vec4 v000001e2d66aebf0_0, 0;
    %load/vec4 v000001e2d66aeab0_0;
    %assign/vec4 v000001e2d66af0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %jmp T_50.70;
T_50.69 ;
    %load/vec4 v000001e2d66aee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.71, 8;
    %load/vec4 v000001e2d66afc30_0;
    %assign/vec4 v000001e2d66b0a90_0, 0;
    %load/vec4 v000001e2d66aec90_0;
    %assign/vec4 v000001e2d66ae6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66aefb0_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001e2d638f288, v000001e2d66afc30_0, v000001e2d66aec90_0 {0 0 0};
    %load/vec4 v000001e2d66af410_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66af410_0, 0;
T_50.71 ;
T_50.70 ;
T_50.67 ;
T_50.62 ;
T_50.56 ;
T_50.54 ;
T_50.52 ;
    %jmp T_50.15;
T_50.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66ae650_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001e2d638f288, v000001e2d66b09f0_0 {0 0 0};
    %jmp T_50.15;
T_50.15 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001e2d66a4a70;
T_51 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66c4490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c25f0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001e2d66c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %jmp T_51.8;
T_51.2 ;
    %load/vec4 v000001e2d66c2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.9, 8;
    %load/vec4 v000001e2d66c3a90_0;
    %assign/vec4 v000001e2d66c2690_0, 0;
    %load/vec4 v000001e2d66c3810_0;
    %assign/vec4 v000001e2d66c2b90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c25f0_0, 0;
T_51.9 ;
    %jmp T_51.8;
T_51.3 ;
    %load/vec4 v000001e2d66c2c30_0;
    %assign/vec4 v000001e2d66c34f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %jmp T_51.8;
T_51.4 ;
    %load/vec4 v000001e2d66c34f0_0;
    %load/vec4 v000001e2d66c3db0_0;
    %add;
    %assign/vec4 v000001e2d66c4350_0, 0;
    %load/vec4 v000001e2d66c34f0_0;
    %load/vec4 v000001e2d66c3db0_0;
    %add;
    %assign/vec4 v000001e2d66c2690_0, 0;
    %load/vec4 v000001e2d66c3810_0;
    %assign/vec4 v000001e2d66c2b90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %jmp T_51.8;
T_51.5 ;
    %load/vec4 v000001e2d66c2c30_0;
    %assign/vec4 v000001e2d66c34f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %jmp T_51.8;
T_51.6 ;
    %load/vec4 v000001e2d66c34f0_0;
    %load/vec4 v000001e2d66c2ff0_0;
    %add;
    %assign/vec4 v000001e2d66c4350_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v000001e2d66c4350_0;
    %assign/vec4 v000001e2d66c3e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c25f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c2cd0_0, 0;
    %jmp T_51.8;
T_51.8 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001e2d66a3f80;
T_52 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66c57f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c6bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c3950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c31d0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001e2d66c6bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %jmp T_52.5;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c3950_0, 0;
    %load/vec4 v000001e2d66c6ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66c6bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c31d0_0, 0;
T_52.6 ;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v000001e2d66c6470_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66c4210_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d66c3f90_0, 0;
    %load/vec4 v000001e2d66c6470_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d66c3b30_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d66c4030_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66c38b0_0, 0;
    %load/vec4 v000001e2d66c6470_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66c4210_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d66c3090_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d66c31d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66c6bf0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c3950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c6bf0_0, 0;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001e2d66a37b0;
T_53 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66c4670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66c3630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c4a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c40d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001e2d66c3630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %jmp T_53.5;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c4a30_0, 0;
    %load/vec4 v000001e2d66c24b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d66c3630_0, 0;
T_53.6 ;
    %jmp T_53.5;
T_53.3 ;
    %load/vec4 v000001e2d66c2870_0;
    %load/vec4 v000001e2d66c3310_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66c2410_0, 0;
    %load/vec4 v000001e2d66c3ef0_0;
    %load/vec4 v000001e2d66c29b0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66c2e10_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66c33b0_0, 0;
    %load/vec4 v000001e2d66c2870_0;
    %load/vec4 v000001e2d66c29b0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d66c2370_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d66c40d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d66c3630_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c4a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66c3630_0, 0;
    %jmp T_53.5;
T_53.5 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001e2d66a4430;
T_54 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66c5a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c6790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c5bb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c60b0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001e2d66c6790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %jmp T_54.5;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c5bb0_0, 0;
    %load/vec4 v000001e2d66c65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66c6790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c60b0_0, 0;
T_54.6 ;
    %jmp T_54.5;
T_54.3 ;
    %load/vec4 v000001e2d66c52f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66c6290_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d66c6dd0_0, 0;
    %load/vec4 v000001e2d66c52f0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d66c7050_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d66c6510_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66c6c90_0, 0;
    %load/vec4 v000001e2d66c52f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66c6290_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d66c5610_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d66c60b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66c6790_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c5bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c6790_0, 0;
    %jmp T_54.5;
T_54.5 ;
    %pop/vec4 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001e2d66a42a0;
T_55 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66c56b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66c5430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c5930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c6e70_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001e2d66c5430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %jmp T_55.5;
T_55.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c5930_0, 0;
    %load/vec4 v000001e2d66c5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d66c5430_0, 0;
T_55.6 ;
    %jmp T_55.5;
T_55.3 ;
    %load/vec4 v000001e2d66c4d50_0;
    %load/vec4 v000001e2d66c5250_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66c6a10_0, 0;
    %load/vec4 v000001e2d66c5750_0;
    %load/vec4 v000001e2d66c5070_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001e2d66c5f70_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66c63d0_0, 0;
    %load/vec4 v000001e2d66c4d50_0;
    %load/vec4 v000001e2d66c5070_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001e2d66c4b70_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001e2d66c6e70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d66c5430_0, 0;
    %jmp T_55.5;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c5930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66c5430_0, 0;
    %jmp T_55.5;
T_55.5 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001e2d66a3490;
T_56 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66c8950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c92b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c79b0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000001e2d66c8770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %jmp T_56.15;
T_56.2 ;
    %load/vec4 v000001e2d66c8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c92b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
T_56.16 ;
    %jmp T_56.15;
T_56.3 ;
    %load/vec4 v000001e2d66c83b0_0;
    %assign/vec4 v000001e2d66c7cd0_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001e2d66c8a90_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001e2d66c89f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.4 ;
    %load/vec4 v000001e2d66c88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.18, 8;
    %load/vec4 v000001e2d66c7910_0;
    %assign/vec4 v000001e2d66c5110_0, 0;
    %load/vec4 v000001e2d66c7af0_0;
    %assign/vec4 v000001e2d66c6f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
T_56.18 ;
    %jmp T_56.15;
T_56.5 ;
    %load/vec4 v000001e2d66c6970_0;
    %assign/vec4 v000001e2d66c7cd0_0, 0;
    %load/vec4 v000001e2d66c6b50_0;
    %assign/vec4 v000001e2d66c8a90_0, 0;
    %load/vec4 v000001e2d66c6330_0;
    %assign/vec4 v000001e2d66c89f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.6 ;
    %load/vec4 v000001e2d66c88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.20, 8;
    %load/vec4 v000001e2d66c7910_0;
    %assign/vec4 v000001e2d66c5ed0_0, 0;
    %load/vec4 v000001e2d66c7af0_0;
    %assign/vec4 v000001e2d66c66f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
T_56.20 ;
    %jmp T_56.15;
T_56.7 ;
    %load/vec4 v000001e2d66c5c50_0;
    %assign/vec4 v000001e2d66c7cd0_0, 0;
    %load/vec4 v000001e2d66c54d0_0;
    %assign/vec4 v000001e2d66c8a90_0, 0;
    %load/vec4 v000001e2d66c6fb0_0;
    %assign/vec4 v000001e2d66c89f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.8 ;
    %load/vec4 v000001e2d66c88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.22, 8;
    %load/vec4 v000001e2d66c7910_0;
    %assign/vec4 v000001e2d66c5b10_0, 0;
    %load/vec4 v000001e2d66c7af0_0;
    %assign/vec4 v000001e2d66c7190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c8310_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
T_56.22 ;
    %jmp T_56.15;
T_56.9 ;
    %load/vec4 v000001e2d66c5890_0;
    %assign/vec4 v000001e2d66c68d0_0, 0;
    %load/vec4 v000001e2d66c4e90_0;
    %assign/vec4 v000001e2d66c6d30_0, 0;
    %load/vec4 v000001e2d66c5ed0_0;
    %assign/vec4 v000001e2d66c7230_0, 0;
    %load/vec4 v000001e2d66c66f0_0;
    %assign/vec4 v000001e2d66c7b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c79b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.10 ;
    %load/vec4 v000001e2d66c75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.24, 8;
    %load/vec4 v000001e2d66c9350_0;
    %assign/vec4 v000001e2d66c98f0_0, 0;
    %load/vec4 v000001e2d66c9ad0_0;
    %assign/vec4 v000001e2d66c7870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c79b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
T_56.24 ;
    %jmp T_56.15;
T_56.11 ;
    %load/vec4 v000001e2d66c98f0_0;
    %assign/vec4 v000001e2d66c68d0_0, 0;
    %load/vec4 v000001e2d66c7870_0;
    %assign/vec4 v000001e2d66c6d30_0, 0;
    %load/vec4 v000001e2d66c5b10_0;
    %assign/vec4 v000001e2d66c7230_0, 0;
    %load/vec4 v000001e2d66c7190_0;
    %assign/vec4 v000001e2d66c7b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c79b0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.12 ;
    %load/vec4 v000001e2d66c75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.26, 8;
    %load/vec4 v000001e2d66c9350_0;
    %assign/vec4 v000001e2d66c5e30_0, 0;
    %load/vec4 v000001e2d66c9ad0_0;
    %assign/vec4 v000001e2d66c51b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c79b0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
T_56.26 ;
    %jmp T_56.15;
T_56.13 ;
    %load/vec4 v000001e2d66c5110_0;
    %load/vec4 v000001e2d66c5e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d66c6f10_0;
    %load/vec4 v000001e2d66c51b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001e2d66c92b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c4df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66c8770_0, 0;
    %jmp T_56.15;
T_56.15 ;
    %pop/vec4 1;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000001e2d66a3df0;
T_57 ;
    %wait E_000001e2d661cee0;
    %load/vec4 v000001e2d66d0c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d66d0f90_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001e2d66cf4b0_0, 0, 255;
    %jmp T_57.5;
T_57.0 ;
    %load/vec4 v000001e2d66c8130_0;
    %store/vec4 v000001e2d66d0f90_0, 0, 255;
    %load/vec4 v000001e2d66c74b0_0;
    %store/vec4 v000001e2d66cf4b0_0, 0, 255;
    %jmp T_57.5;
T_57.1 ;
    %load/vec4 v000001e2d66c8810_0;
    %store/vec4 v000001e2d66d0f90_0, 0, 255;
    %load/vec4 v000001e2d66c8b30_0;
    %store/vec4 v000001e2d66cf4b0_0, 0, 255;
    %jmp T_57.5;
T_57.2 ;
    %load/vec4 v000001e2d66c81d0_0;
    %store/vec4 v000001e2d66d0f90_0, 0, 255;
    %load/vec4 v000001e2d66c8450_0;
    %store/vec4 v000001e2d66cf4b0_0, 0, 255;
    %jmp T_57.5;
T_57.3 ;
    %load/vec4 v000001e2d66c9210_0;
    %store/vec4 v000001e2d66d0f90_0, 0, 255;
    %load/vec4 v000001e2d66c84f0_0;
    %store/vec4 v000001e2d66cf4b0_0, 0, 255;
    %jmp T_57.5;
T_57.5 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001e2d66a3df0;
T_58 ;
    %wait E_000001e2d661c5a0;
    %load/vec4 v000001e2d66d0c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001e2d66cfcd0_0, 0, 252;
    %jmp T_58.5;
T_58.0 ;
    %load/vec4 v000001e2d66d0630_0;
    %store/vec4 v000001e2d66cfcd0_0, 0, 252;
    %jmp T_58.5;
T_58.1 ;
    %load/vec4 v000001e2d66d0270_0;
    %store/vec4 v000001e2d66cfcd0_0, 0, 252;
    %jmp T_58.5;
T_58.2 ;
    %load/vec4 v000001e2d66cf550_0;
    %store/vec4 v000001e2d66cfcd0_0, 0, 252;
    %jmp T_58.5;
T_58.3 ;
    %load/vec4 v000001e2d66d08b0_0;
    %store/vec4 v000001e2d66cfcd0_0, 0, 252;
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001e2d66a3df0;
T_59 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66d1490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2d66cf9b0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v000001e2d66c9170_0;
    %assign/vec4 v000001e2d66cf9b0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001e2d66a3df0;
T_60 ;
    %wait E_000001e2d661cde0;
    %load/vec4 v000001e2d66cf9b0_0;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
    %load/vec4 v000001e2d66cf9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_60.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_60.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_60.13, 6;
    %jmp T_60.14;
T_60.0 ;
    %load/vec4 v000001e2d66d01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.15 ;
    %jmp T_60.14;
T_60.1 ;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.17 ;
    %jmp T_60.14;
T_60.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d66cf190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.19 ;
    %jmp T_60.14;
T_60.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
    %jmp T_60.14;
T_60.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
    %jmp T_60.14;
T_60.5 ;
    %load/vec4 v000001e2d66c7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.21 ;
    %jmp T_60.14;
T_60.6 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.23 ;
    %jmp T_60.14;
T_60.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e2d66c7730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.25 ;
    %jmp T_60.14;
T_60.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
    %jmp T_60.14;
T_60.9 ;
    %load/vec4 v000001e2d66c8c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.27 ;
    %jmp T_60.14;
T_60.10 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.29 ;
    %jmp T_60.14;
T_60.11 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
T_60.31 ;
    %jmp T_60.14;
T_60.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
    %jmp T_60.14;
T_60.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e2d66c9170_0, 0, 4;
    %jmp T_60.14;
T_60.14 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001e2d66a3df0;
T_61 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66d1490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c8090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d12b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d13f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c8db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c7ff0_0, 0;
    %pushi/vec4 45, 0, 252;
    %assign/vec4 v000001e2d66d0810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d0950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d06d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d0b30_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001e2d66c8db0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e2d66c8db0_0, 0;
    %load/vec4 v000001e2d66cf9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %jmp T_61.15;
T_61.2 ;
    %load/vec4 v000001e2d66d01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001e2d638fc58 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c8090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d12b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d13f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66c8db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c7ff0_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001e2d66cfff0_0, 0;
T_61.16 ;
    %jmp T_61.15;
T_61.3 ;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_61.18, 5;
    %load/vec4 v000001e2d66d0ef0_0;
    %assign/vec4 v000001e2d66d0810_0, 0;
    %load/vec4 v000001e2d66d0ef0_0;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cf870, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001e2d638fc58, v000001e2d66c7ff0_0, v000001e2d66d0ef0_0 {0 0 0};
    %load/vec4 v000001e2d66c7ff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66c7ff0_0, 0;
    %jmp T_61.19;
T_61.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66c7ff0_0, 0;
T_61.19 ;
    %jmp T_61.15;
T_61.4 ;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001e2d66d0950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.20, 8;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001e2d66cf870, 4;
    %assign/vec4 v000001e2d66d0d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d0950_0, 0;
    %jmp T_61.21;
T_61.20 ;
    %load/vec4 v000001e2d66cf190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.22, 8;
    %load/vec4 v000001e2d66d1210_0;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66c9030, 0, 4;
    %load/vec4 v000001e2d66d1170_0;
    %load/vec4 v000001e2d66c7ff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66c90d0, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001e2d638fc58, v000001e2d66c7ff0_0, v000001e2d66d1210_0, v000001e2d66d1170_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d0950_0, 0;
    %load/vec4 v000001e2d66c7ff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66c7ff0_0, 0;
T_61.22 ;
T_61.21 ;
    %jmp T_61.15;
T_61.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66c9030, 4;
    %assign/vec4 v000001e2d66cf730_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66c90d0, 4;
    %assign/vec4 v000001e2d66cf5f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66cf870, 4;
    %assign/vec4 v000001e2d66d0770_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001e2d638fc58 {0 0 0};
    %jmp T_61.15;
T_61.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66c9030, 4;
    %assign/vec4 v000001e2d66c8d10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66c90d0, 4;
    %assign/vec4 v000001e2d66c8590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c8090_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001e2d638fc58 {0 0 0};
    %jmp T_61.15;
T_61.7 ;
    %load/vec4 v000001e2d66c7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001e2d638fc58 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.24 ;
    %jmp T_61.15;
T_61.8 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001e2d638fc58, v000001e2d66d0c70_0 {0 0 0};
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.26 ;
    %jmp T_61.15;
T_61.9 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.28, 5;
    %load/vec4 v000001e2d66d06d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.30, 8;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001e2d66cf7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d06d0_0, 0;
    %jmp T_61.31;
T_61.30 ;
    %load/vec4 v000001e2d66c7730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.32, 8;
    %load/vec4 v000001e2d66d0c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.37, 6;
    %jmp T_61.38;
T_61.34 ;
    %load/vec4 v000001e2d66d0bd0_0;
    %assign/vec4 v000001e2d66cfa50_0, 0;
    %jmp T_61.38;
T_61.35 ;
    %load/vec4 v000001e2d66d0bd0_0;
    %assign/vec4 v000001e2d66cff50_0, 0;
    %jmp T_61.38;
T_61.36 ;
    %load/vec4 v000001e2d66d0bd0_0;
    %assign/vec4 v000001e2d66d1710_0, 0;
    %jmp T_61.38;
T_61.37 ;
    %load/vec4 v000001e2d66d0bd0_0;
    %assign/vec4 v000001e2d66cf910_0, 0;
    %jmp T_61.38;
T_61.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001e2d638fc58, v000001e2d66d0c70_0, v000001e2d66d0bd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d06d0_0, 0;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.32 ;
T_61.31 ;
    %jmp T_61.29;
T_61.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.29 ;
    %jmp T_61.15;
T_61.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d12b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d1350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d13f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d0090_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001e2d638fc58 {0 0 0};
    %jmp T_61.15;
T_61.11 ;
    %load/vec4 v000001e2d66c8c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001e2d638fc58 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.39 ;
    %jmp T_61.15;
T_61.12 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.41, 5;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_61.43, 4;
    %load/vec4 v000001e2d66d0b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.45, 8;
    %load/vec4 v000001e2d66cfcd0_0;
    %assign/vec4 v000001e2d66d0310_0, 0;
    %pushi/vec4 4, 0, 252;
    %assign/vec4 v000001e2d66d0130_0, 0;
    %load/vec4 v000001e2d66d0f90_0;
    %assign/vec4 v000001e2d66cf690_0, 0;
    %load/vec4 v000001e2d66cf4b0_0;
    %assign/vec4 v000001e2d66cfaf0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66d1530_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66cf2d0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66cfb90_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001e2d66d0a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d0b30_0, 0;
    %jmp T_61.46;
T_61.45 ;
    %load/vec4 v000001e2d66cfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.47, 8;
    %load/vec4 v000001e2d66d15d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001e2d638fc58, v000001e2d66d0c70_0 {0 0 0};
    %jmp T_61.50;
T_61.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001e2d638fc58, v000001e2d66d0c70_0 {0 0 0};
T_61.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d0b30_0, 0;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.47 ;
T_61.46 ;
    %jmp T_61.44;
T_61.43 ;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.44 ;
    %jmp T_61.42;
T_61.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.42 ;
    %jmp T_61.15;
T_61.13 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.51, 5;
    %load/vec4 v000001e2d66cfff0_0;
    %load/vec4 v000001e2d66cfcd0_0;
    %add;
    %assign/vec4 v000001e2d66cfff0_0, 0;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
    %jmp T_61.52;
T_61.51 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_61.53, 4;
    %load/vec4 v000001e2d66cfff0_0;
    %assign/vec4 v000001e2d66d0db0_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001e2d638fc58, v000001e2d66cfff0_0 {0 0 0};
    %load/vec4 v000001e2d66c8130_0;
    %assign/vec4 v000001e2d66c8e50_0, 0;
    %load/vec4 v000001e2d66c74b0_0;
    %assign/vec4 v000001e2d66c8ef0_0, 0;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
    %jmp T_61.54;
T_61.53 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_61.55, 4;
    %load/vec4 v000001e2d66c9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.57, 8;
    %load/vec4 v000001e2d66c8e50_0;
    %assign/vec4 v000001e2d66c97b0_0, 0;
    %load/vec4 v000001e2d66c8ef0_0;
    %assign/vec4 v000001e2d66c93f0_0, 0;
    %load/vec4 v000001e2d66c8810_0;
    %assign/vec4 v000001e2d66c7550_0, 0;
    %load/vec4 v000001e2d66c8b30_0;
    %assign/vec4 v000001e2d66c9530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %jmp T_61.58;
T_61.57 ;
    %load/vec4 v000001e2d66c9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.59, 8;
    %load/vec4 v000001e2d66c95d0_0;
    %assign/vec4 v000001e2d66c8e50_0, 0;
    %load/vec4 v000001e2d66c9850_0;
    %assign/vec4 v000001e2d66c8ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.59 ;
T_61.58 ;
    %jmp T_61.56;
T_61.55 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_61.61, 4;
    %load/vec4 v000001e2d66c9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.63, 8;
    %load/vec4 v000001e2d66c8e50_0;
    %assign/vec4 v000001e2d66c97b0_0, 0;
    %load/vec4 v000001e2d66c8ef0_0;
    %assign/vec4 v000001e2d66c93f0_0, 0;
    %load/vec4 v000001e2d66c81d0_0;
    %assign/vec4 v000001e2d66c7550_0, 0;
    %load/vec4 v000001e2d66c8450_0;
    %assign/vec4 v000001e2d66c9530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %jmp T_61.64;
T_61.63 ;
    %load/vec4 v000001e2d66c9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.65, 8;
    %load/vec4 v000001e2d66c95d0_0;
    %assign/vec4 v000001e2d66c8e50_0, 0;
    %load/vec4 v000001e2d66c9850_0;
    %assign/vec4 v000001e2d66c8ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.65 ;
T_61.64 ;
    %jmp T_61.62;
T_61.61 ;
    %load/vec4 v000001e2d66d0c70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_61.67, 4;
    %load/vec4 v000001e2d66c9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.69, 8;
    %load/vec4 v000001e2d66c8e50_0;
    %assign/vec4 v000001e2d66c97b0_0, 0;
    %load/vec4 v000001e2d66c8ef0_0;
    %assign/vec4 v000001e2d66c93f0_0, 0;
    %load/vec4 v000001e2d66c9210_0;
    %assign/vec4 v000001e2d66c7550_0, 0;
    %load/vec4 v000001e2d66c84f0_0;
    %assign/vec4 v000001e2d66c9530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %jmp T_61.70;
T_61.69 ;
    %load/vec4 v000001e2d66c9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.71, 8;
    %load/vec4 v000001e2d66c95d0_0;
    %assign/vec4 v000001e2d66c8e50_0, 0;
    %load/vec4 v000001e2d66c9850_0;
    %assign/vec4 v000001e2d66c8ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66c9a30_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001e2d638fc58, v000001e2d66c95d0_0, v000001e2d66c9850_0 {0 0 0};
    %load/vec4 v000001e2d66d0c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e2d66d0c70_0, 0;
T_61.71 ;
T_61.70 ;
T_61.67 ;
T_61.62 ;
T_61.56 ;
T_61.54 ;
T_61.52 ;
    %jmp T_61.15;
T_61.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66c9490_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001e2d638fc58, v000001e2d66c8db0_0 {0 0 0};
    %jmp T_61.15;
T_61.15 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001e2d6691890;
T_62 ;
    %wait E_000001e2d661c9e0;
    %load/vec4 v000001e2d66d3fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66d45f0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001e2d66d45f0_0;
    %load/vec4 v000001e2d66d04f0_0;
    %cmp/u;
    %jmp/0xz  T_62.2, 5;
    %load/vec4 v000001e2d66d04f0_0;
    %assign/vec4 v000001e2d66d45f0_0, 0;
T_62.2 ;
    %load/vec4 v000001e2d66d45f0_0;
    %load/vec4 v000001e2d66d3010_0;
    %cmp/u;
    %jmp/0xz  T_62.4, 5;
    %load/vec4 v000001e2d66d3010_0;
    %assign/vec4 v000001e2d66d45f0_0, 0;
T_62.4 ;
    %load/vec4 v000001e2d66d45f0_0;
    %load/vec4 v000001e2d66d3a10_0;
    %cmp/u;
    %jmp/0xz  T_62.6, 5;
    %load/vec4 v000001e2d66d3a10_0;
    %assign/vec4 v000001e2d66d45f0_0, 0;
T_62.6 ;
    %load/vec4 v000001e2d66d45f0_0;
    %load/vec4 v000001e2d66d1df0_0;
    %cmp/u;
    %jmp/0xz  T_62.8, 5;
    %load/vec4 v000001e2d66d1df0_0;
    %assign/vec4 v000001e2d66d45f0_0, 0;
T_62.8 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001e2d65f6e40;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2d66d4410_0, 0, 1;
T_63.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e2d66d4410_0;
    %inv;
    %store/vec4 v000001e2d66d4410_0, 0, 1;
    %jmp T_63.0;
    %end;
    .thread T_63;
    .scope S_000001e2d65f6e40;
T_64 ;
    %vpi_call 4 40 "$display", "========================================" {0 0 0};
    %vpi_call 4 41 "$display", "FROST DKG Hardware Testbench V2" {0 0 0};
    %vpi_call 4 42 "$display", "FULL PROTOCOL - NO PLACEHOLDERS" {0 0 0};
    %vpi_call 4 43 "$display", "Nodes: 4, Threshold: 2-of-4" {0 0 0};
    %vpi_call 4 44 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2d66ce010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2d66ce8d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2d66ce010_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 4 54 "$display", "[%0t] Starting FROST DKG protocol...", $time {0 0 0};
    %wait E_000001e2d661c360;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2d66ce8d0_0, 0, 1;
    %wait E_000001e2d661c360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2d66ce8d0_0, 0, 1;
T_64.0 ;
    %load/vec4 v000001e2d66cd1b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_64.1, 6;
    %wait E_000001e2d661d260;
    %jmp T_64.0;
T_64.1 ;
    %wait E_000001e2d661c360;
    %delay 100000, 0;
    %vpi_call 4 67 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 68 "$display", "FROST DKG HARDWARE RESULTS" {0 0 0};
    %vpi_call 4 69 "$display", "========================================" {0 0 0};
    %load/vec4 v000001e2d66cd1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.2, 8;
    %pushi/vec4 5850451, 0, 24; draw_string_vec4
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %pushi/vec4 20047, 0, 24; draw_string_vec4
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %vpi_call 4 70 "$display", "Protocol completed: %s", S<0,vec4,u24> {1 0 0};
    %vpi_call 4 71 "$display", "Total clock cycles: %0d", v000001e2d66ce0b0_0 {0 0 0};
    %load/vec4 v000001e2d66ce0b0_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 72 "$display", "Time elapsed: %.2f \316\274s", W<0,r> {0 1 0};
    %vpi_call 4 73 "$display", "Frequency: 100 MHz (10 ns period)" {0 0 0};
    %vpi_call 4 75 "$display", "\012Final Secret Shares:" {0 0 0};
    %vpi_call 4 76 "$display", "  Node 0: %h", v000001e2d66d44b0_0 {0 0 0};
    %vpi_call 4 77 "$display", "  Node 1: %h", v000001e2d66d4690_0 {0 0 0};
    %vpi_call 4 78 "$display", "  Node 2: %h", v000001e2d66ce330_0 {0 0 0};
    %vpi_call 4 79 "$display", "  Node 3: %h", v000001e2d66ceb50_0 {0 0 0};
    %vpi_call 4 82 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 83 "$display", "VERIFICATION" {0 0 0};
    %vpi_call 4 84 "$display", "========================================" {0 0 0};
    %load/vec4 v000001e2d66d44b0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d66d4690_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e2d66ce330_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e2d66ceb50_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %vpi_call 4 89 "$display", "\342\234\223 All nodes have non-zero secret shares" {0 0 0};
    %jmp T_64.5;
T_64.4 ;
    %vpi_call 4 91 "$display", "\342\234\227 ERROR: Some nodes have zero secret shares" {0 0 0};
T_64.5 ;
    %load/vec4 v000001e2d66d44b0_0;
    %load/vec4 v000001e2d66d4690_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d66d4690_0;
    %load/vec4 v000001e2d66ce330_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e2d66ce330_0;
    %load/vec4 v000001e2d66ceb50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %vpi_call 4 98 "$display", "\342\234\223 All secret shares are unique" {0 0 0};
    %jmp T_64.7;
T_64.6 ;
    %vpi_call 4 100 "$display", "WARNING: Some secret shares are identical" {0 0 0};
T_64.7 ;
    %vpi_call 4 103 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 104 "$display", "PERFORMANCE METRICS" {0 0 0};
    %vpi_call 4 105 "$display", "========================================" {0 0 0};
    %vpi_call 4 106 "$display", "Clock frequency: 100 MHz" {0 0 0};
    %vpi_call 4 107 "$display", "Total cycles: %0d", v000001e2d66ce0b0_0 {0 0 0};
    %load/vec4 v000001e2d66ce0b0_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 108 "$display", "Time: %.2f \316\274s", W<0,r> {0 1 0};
    %load/vec4 v000001e2d66ce0b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_64.8, 5;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %load/vec4 v000001e2d66ce0b0_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %div/wr;
    %vpi_call 4 110 "$display", "Throughput: %.2f DKG/sec", W<0,r> {0 1 0};
T_64.8 ;
    %vpi_call 4 112 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 113 "$display", "vs. SOFTWARE BASELINE (Rust/Givre)" {0 0 0};
    %vpi_call 4 114 "$display", "========================================" {0 0 0};
    %vpi_call 4 115 "$display", "Software cycles (estimated): ~150,000" {0 0 0};
    %vpi_call 4 116 "$display", "Hardware cycles (actual): %0d", v000001e2d66ce0b0_0 {0 0 0};
    %load/vec4 v000001e2d66ce0b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_64.10, 5;
    %pushi/real 1228800000, 4083; load=150000.
    %load/vec4 v000001e2d66ce0b0_0;
    %cvt/rv;
    %div/wr;
    %vpi_call 4 118 "$display", "Speedup: ~%.1fx", W<0,r> {0 1 0};
T_64.10 ;
    %vpi_call 4 120 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 121 "$display", "PROTOCOL VERIFICATION" {0 0 0};
    %vpi_call 4 122 "$display", "========================================" {0 0 0};
    %vpi_call 4 123 "$display", "\342\234\223 Polynomial generation (3 coefficients per node)" {0 0 0};
    %vpi_call 4 124 "$display", "\342\234\223 Elliptic curve scalar multiplication for commitments" {0 0 0};
    %vpi_call 4 125 "$display", "\342\234\223 Polynomial evaluation for secret sharing" {0 0 0};
    %vpi_call 4 126 "$display", "\342\234\223 VSS verification for received shares" {0 0 0};
    %vpi_call 4 127 "$display", "\342\234\223 Secret share aggregation" {0 0 0};
    %vpi_call 4 128 "$display", "\342\234\223 Group public key aggregation (point addition)" {0 0 0};
    %vpi_call 4 130 "$display", "\012\360\237\224\245 FROST DKG Hardware Implementation COMPLETE! \360\237\224\245\012" {0 0 0};
    %vpi_call 4 132 "$finish" {0 0 0};
    %end;
    .thread T_64;
    .scope S_000001e2d65f6e40;
T_65 ;
    %delay 1215752192, 23;
    %vpi_call 4 138 "$display", "\012\342\232\240\357\270\217  TIMEOUT: Simulation exceeded 100ms" {0 0 0};
    %vpi_call 4 139 "$display", "Protocol may be stuck. Check waveform." {0 0 0};
    %vpi_call 4 140 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_000001e2d65f6e40;
T_66 ;
    %vpi_call 4 145 "$dumpfile", "frost_v2.vcd" {0 0 0};
    %vpi_call 4 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e2d65f6e40 {0 0 0};
    %end;
    .thread T_66;
    .scope S_000001e2d66d4940;
T_67 ;
    %wait E_000001e2d661d0e0;
    %load/vec4 v000001e2d66d7010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d7510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66d8cd0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001e2d66d85f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %jmp T_67.5;
T_67.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d7510_0, 0;
    %load/vec4 v000001e2d66d7bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66d85f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e2d66d8cd0_0, 0;
T_67.6 ;
    %jmp T_67.5;
T_67.3 ;
    %load/vec4 v000001e2d66d7290_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66d8690_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001e2d66d8550_0, 0;
    %load/vec4 v000001e2d66d7290_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001e2d66d7ab0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001e2d66d78d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001e2d66d7e70_0, 0;
    %load/vec4 v000001e2d66d7290_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001e2d66d8690_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001e2d66d6c50_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001e2d66d8cd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66d85f0_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d7510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d85f0_0, 0;
    %jmp T_67.5;
T_67.5 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001e2d66a45c0;
T_68 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e2d66ccdf0, 4, 0;
    %end;
    .thread T_68;
    .scope S_000001e2d66a45c0;
T_69 ;
    %wait E_000001e2d661d0e0;
    %load/vec4 v000001e2d66d8f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66d8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66cd890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e2d66cca30_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000001e2d66d8050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %jmp T_69.6;
T_69.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66cd890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e2d66cca30_0, 0;
    %load/vec4 v000001e2d66d7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.7, 8;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d8af0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d6cf0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001e2d66d7970_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e2d66d8050_0, 0;
T_69.7 ;
    %jmp T_69.6;
T_69.3 ;
    %load/vec4 v000001e2d66d7970_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_69.9, 5;
    %load/vec4 v000001e2d66d8230_0;
    %load/vec4 v000001e2d66d7970_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2d66cebf0, 4;
    %add;
    %load/vec4 v000001e2d66d80f0_0;
    %add;
    %load/vec4 v000001e2d66d7970_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2d66cebf0, 4;
    %add;
    %load/vec4 v000001e2d66d7970_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66cebf0, 0, 4;
    %load/vec4 v000001e2d66d7970_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e2d66d7970_0, 0;
    %load/vec4 v000001e2d66cca30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e2d66cca30_0, 0;
    %jmp T_69.10;
T_69.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cd7f0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cc850_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cc8f0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cd070_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cdb10_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cdbb0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cdc50_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %assign/vec4 v000001e2d66cdd90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e2d66d7970_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e2d66d8050_0, 0;
T_69.10 ;
    %jmp T_69.6;
T_69.4 ;
    %load/vec4 v000001e2d66cdc50_0;
    %assign/vec4 v000001e2d66cdd90_0, 0;
    %load/vec4 v000001e2d66cdbb0_0;
    %assign/vec4 v000001e2d66cdc50_0, 0;
    %load/vec4 v000001e2d66cdb10_0;
    %assign/vec4 v000001e2d66cdbb0_0, 0;
    %load/vec4 v000001e2d66cd070_0;
    %load/vec4 v000001e2d66cdf70_0;
    %add;
    %assign/vec4 v000001e2d66cdb10_0, 0;
    %load/vec4 v000001e2d66cc8f0_0;
    %assign/vec4 v000001e2d66cd070_0, 0;
    %load/vec4 v000001e2d66cc850_0;
    %assign/vec4 v000001e2d66cc8f0_0, 0;
    %load/vec4 v000001e2d66cd7f0_0;
    %assign/vec4 v000001e2d66cc850_0, 0;
    %load/vec4 v000001e2d66cdf70_0;
    %load/vec4 v000001e2d66ce510_0;
    %add;
    %assign/vec4 v000001e2d66cd7f0_0, 0;
    %load/vec4 v000001e2d66cca30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e2d66cca30_0, 0;
    %load/vec4 v000001e2d66d7970_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_69.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e2d66d8050_0, 0;
    %jmp T_69.12;
T_69.11 ;
    %load/vec4 v000001e2d66d7970_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e2d66d7970_0, 0;
T_69.12 ;
    %jmp T_69.6;
T_69.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cd7f0_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cc850_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cc8f0_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cd070_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdb10_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdbb0_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdc50_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdd90_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2d66ccad0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cd7f0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cc850_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cc8f0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cd070_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdb10_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdbb0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdc50_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e2d66ccad0, 4;
    %load/vec4 v000001e2d66cdd90_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2d66d7790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66cd890_0, 0;
    %load/vec4 v000001e2d66cca30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e2d66cca30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2d66d8050_0, 0;
    %jmp T_69.6;
T_69.6 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001e2d65f6990;
T_70 ;
    %wait E_000001e2d661c960;
    %load/vec4 v000001e2d66d7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v000001e2d66d8370_0;
    %muli 1664525, 0, 252;
    %addi 1013904223, 0, 252;
    %assign/vec4 v000001e2d66d8370_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001e2d65f6990;
T_71 ;
    %wait E_000001e2d661d0e0;
    %load/vec4 v000001e2d66d8c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d7650_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000001e2d66d6f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %jmp T_71.8;
T_71.2 ;
    %load/vec4 v000001e2d66d8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d7650_0, 0;
T_71.9 ;
    %jmp T_71.8;
T_71.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d7f10_0, 0;
    %load/vec4 v000001e2d66d67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.11, 8;
    %load/vec4 v000001e2d66d7dd0_0;
    %assign/vec4 v000001e2d66d7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d7f10_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
T_71.11 ;
    %jmp T_71.8;
T_71.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d7150_0, 0;
    %load/vec4 v000001e2d66d8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.13, 8;
    %load/vec4 v000001e2d66d84b0_0;
    %assign/vec4 v000001e2d66d7d30_0, 0;
    %load/vec4 v000001e2d66d87d0_0;
    %assign/vec4 v000001e2d66d82d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d7150_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
T_71.13 ;
    %jmp T_71.8;
T_71.5 ;
    %load/vec4 v000001e2d66d8b90_0;
    %parti/s 256, 0, 2;
    %load/vec4 v000001e2d66d8730_0;
    %parti/s 256, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2d66d8a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d70b0_0, 0;
    %load/vec4 v000001e2d66d7c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.15, 8;
    %load/vec4 v000001e2d66d8eb0_0;
    %assign/vec4 v000001e2d66d8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d70b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
T_71.15 ;
    %jmp T_71.8;
T_71.6 ;
    %load/vec4 v000001e2d66d7330_0;
    %load/vec4 v000001e2d66d8870_0;
    %parti/s 252, 0, 2;
    %load/vec4 v000001e2d66d6ed0_0;
    %mul;
    %add;
    %assign/vec4 v000001e2d66d89b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
    %jmp T_71.8;
T_71.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d7650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d6f70_0, 0;
    %jmp T_71.8;
T_71.8 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001e2d65f6800;
T_72 ;
    %wait E_000001e2d661c3a0;
    %load/vec4 v000001e2d66dae90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66d6bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2d66da670_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001e2d66d9810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %jmp T_72.8;
T_72.2 ;
    %load/vec4 v000001e2d66d91d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
T_72.9 ;
    %jmp T_72.8;
T_72.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
    %jmp T_72.8;
T_72.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
    %jmp T_72.8;
T_72.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
    %jmp T_72.8;
T_72.6 ;
    %load/vec4 v000001e2d66d6890_0;
    %load/vec4 v000001e2d66d71f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2d66d6930_0;
    %load/vec4 v000001e2d66d69d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001e2d66da670_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
    %jmp T_72.8;
T_72.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2d66d6bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2d66d9810_0, 0;
    %jmp T_72.8;
T_72.8 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ed25519_point_ops.v";
    "sha256_core.v";
    "tb_frost_v2.v";
    "frost_coordinator_v2.v";
    "frost_node_v2.v";
    "frost_protocol.v";
