// Seed: 2484220514
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    output uwire id_7
);
  assign id_0 = id_1;
  uwire id_9;
  assign module_1.type_1 = 0;
  wire id_10, id_11;
  assign id_0 = id_9;
  wire id_12, id_13;
  wire id_14, id_15, id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input wand id_7,
    output tri1 id_8,
    input wor id_9,
    input wor id_10,
    input wire id_11,
    output tri1 id_12,
    output tri1 id_13,
    input tri id_14,
    output tri0 id_15,
    input wor id_16,
    input tri id_17,
    output tri1 id_18,
    input supply0 id_19,
    input wor id_20,
    input wor id_21,
    output tri0 id_22,
    output supply0 id_23
);
  wire id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36;
  wire id_37;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_21,
      id_15,
      id_4,
      id_10,
      id_13
  );
endmodule
