$date
	Thu Jan 20 15:37:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ! \registers[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 " \registers[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 # \registers[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 $ \registers[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 % \registers[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 & \registers[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ' \registers[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ( \registers[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ) \registers[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 * \registers[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 + \registers[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 , \registers[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 - \registers[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 . \registers[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 / \registers[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 0 \registers[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 1 \registers[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 2 \registers[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 3 \registers[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 4 \registers[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 5 \registers[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 6 \registers[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 7 \registers[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 8 \registers[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 9 \registers[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 : \registers[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ; \registers[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 < \registers[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 = \registers[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 > \registers[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ? \registers[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 @ \registers[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 A \memory[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 B \memory[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 C \memory[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 D \memory[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 E \memory[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 F \memory[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 G \memory[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 H \memory[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 I \memory[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 J \memory[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 K \memory[10] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 L \memory[11] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 M \memory[12] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 N \memory[13] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 O \memory[14] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 P \memory[15] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Q \memory[16] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 R \memory[17] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 S \memory[18] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 T \memory[19] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 U \memory[20] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 V \memory[21] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 W \memory[22] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 X \memory[23] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Y \memory[24] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Z \memory[25] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 [ \memory[26] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 \ \memory[27] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ] \memory[28] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ^ \memory[29] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 _ \memory[30] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ` \memory[31] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 a \memory[32] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 b \memory[33] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 c \memory[34] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 d \memory[35] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 e \memory[36] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 f \memory[37] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 g \memory[38] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 h \memory[39] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 i \memory[40] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 j \memory[41] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 k \memory[42] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 l \memory[43] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 m \memory[44] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 n \memory[45] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 o \memory[46] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 p \memory[47] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 q \memory[48] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 r \memory[49] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 s \memory[50] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 t \memory[51] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 u \memory[52] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 v \memory[53] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 w \memory[54] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 x \memory[55] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 y \memory[56] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 z \memory[57] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 { \memory[58] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 | \memory[59] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 } \memory[60] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ~ \memory[61] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 !" \memory[62] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 "" \memory[63] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 #" \memory[64] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 $" \memory[65] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 %" \memory[66] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 &" \memory[67] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 '" \memory[68] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 (" \memory[69] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 )" \memory[70] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 *" \memory[71] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 +" \memory[72] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ," \memory[73] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 -" \memory[74] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ." \memory[75] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 /" \memory[76] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 0" \memory[77] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 1" \memory[78] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 2" \memory[79] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 3" \memory[80] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 4" \memory[81] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 5" \memory[82] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 6" \memory[83] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 7" \memory[84] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 8" \memory[85] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 9" \memory[86] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 :" \memory[87] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ;" \memory[88] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 <" \memory[89] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 =" \memory[90] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 >" \memory[91] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ?" \memory[92] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 @" \memory[93] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 A" \memory[94] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 B" \memory[95] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 C" \memory[96] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 D" \memory[97] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 E" \memory[98] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 F" \memory[99] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 G" \memory[100] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 H" \memory[101] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 I" \memory[102] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 J" \memory[103] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 K" \memory[104] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 L" \memory[105] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 M" \memory[106] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 N" \memory[107] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 O" \memory[108] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 P" \memory[109] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Q" \memory[110] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 R" \memory[111] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 S" \memory[112] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 T" \memory[113] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 U" \memory[114] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 V" \memory[115] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 W" \memory[116] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 X" \memory[117] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Y" \memory[118] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Z" \memory[119] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 [" \memory[120] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 \" \memory[121] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ]" \memory[122] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ^" \memory[123] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 _" \memory[124] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 `" \memory[125] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 a" \memory[126] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 b" \memory[127] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 c" \memory[128] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 d" \memory[129] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 e" \memory[130] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 f" \memory[131] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 g" \memory[132] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 h" \memory[133] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 i" \memory[134] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 j" \memory[135] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 k" \memory[136] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 l" \memory[137] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 m" \memory[138] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 n" \memory[139] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 o" \memory[140] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 p" \memory[141] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 q" \memory[142] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 r" \memory[143] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 s" \memory[144] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 t" \memory[145] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 u" \memory[146] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 v" \memory[147] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 w" \memory[148] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 x" \memory[149] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 y" \memory[150] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 z" \memory[151] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 {" \memory[152] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 |" \memory[153] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 }" \memory[154] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ~" \memory[155] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 !# \memory[156] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 "# \memory[157] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ## \memory[158] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 $# \memory[159] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 %# \memory[160] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 &# \memory[161] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 '# \memory[162] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 (# \memory[163] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 )# \memory[164] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 *# \memory[165] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 +# \memory[166] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ,# \memory[167] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 -# \memory[168] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 .# \memory[169] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 /# \memory[170] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 0# \memory[171] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 1# \memory[172] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 2# \memory[173] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 3# \memory[174] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 4# \memory[175] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 5# \memory[176] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 6# \memory[177] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 7# \memory[178] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 8# \memory[179] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 9# \memory[180] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 :# \memory[181] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ;# \memory[182] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 <# \memory[183] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 =# \memory[184] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ># \memory[185] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ?# \memory[186] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 @# \memory[187] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 A# \memory[188] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 B# \memory[189] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 C# \memory[190] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 D# \memory[191] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 E# \memory[192] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 F# \memory[193] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 G# \memory[194] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 H# \memory[195] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 I# \memory[196] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 J# \memory[197] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 K# \memory[198] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 L# \memory[199] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$var reg 1 M# clk $end
$scope module c $end
$var wire 1 M# clk $end
$var wire 32 N# dmem_data [31:0] $end
$var wire 1 O# pc_write $end
$var wire 1 P# should_branch $end
$var wire 32 Q# rs2_3 [31:0] $end
$var wire 32 R# rs2_2 [31:0] $end
$var wire 32 S# rs2_1 [31:0] $end
$var wire 32 T# rs1_3 [31:0] $end
$var wire 32 U# rs1_2 [31:0] $end
$var wire 32 V# rs1_1 [31:0] $end
$var wire 1 W# regfile_write $end
$var wire 3 X# regfile_data_source_sel [2:0] $end
$var wire 32 Y# regfile_data [31:0] $end
$var wire 32 Z# pc_out4 [31:0] $end
$var wire 32 [# pc_out3 [31:0] $end
$var wire 32 \# pc_out2 [31:0] $end
$var wire 32 ]# pc_out1 [31:0] $end
$var wire 32 ^# pc_out [31:0] $end
$var wire 2 _# pc_next_sel [1:0] $end
$var wire 32 `# pc_next_line [31:0] $end
$var wire 32 a# pc_next [31:0] $end
$var wire 32 b# lui_val4 [31:0] $end
$var wire 32 c# jalr_address_calc_last_bit_not_set [31:0] $end
$var wire 32 d# jalr_address_calc [31:0] $end
$var wire 32 e# jal_address_calc [31:0] $end
$var wire 32 f# ins4 [31:0] $end
$var wire 32 g# ins3 [31:0] $end
$var wire 32 h# ins2 [31:0] $end
$var wire 32 i# ins1 [31:0] $end
$var wire 32 j# ins [31:0] $end
$var wire 1 k# imm_alu_sel $end
$var wire 1 l# dmem_write $end
$var wire 32 m# dmem_out4 [31:0] $end
$var wire 32 n# dmem_out [31:0] $end
$var wire 32 o# dmem_data_size_out [31:0] $end
$var wire 32 p# dmem_address_calc [31:0] $end
$var wire 32 q# branch_addr [31:0] $end
$var wire 32 r# auipc_val4 [31:0] $end
$var wire 32 s# alu_out4 [31:0] $end
$var wire 32 t# alu_out3 [31:0] $end
$var wire 32 u# alu_out [31:0] $end
$var wire 32 v# alu_in [31:0] $end
$scope module alunit $end
$var wire 32 w# and_res [31:0] $end
$var wire 32 x# b [31:0] $end
$var wire 10 y# op [9:0] $end
$var wire 32 z# or_res [31:0] $end
$var wire 32 {# xor_res [31:0] $end
$var wire 32 |# srl_or_sra_res [31:0] $end
$var wire 32 }# sltu_res [31:0] $end
$var wire 32 ~# slt_res [31:0] $end
$var wire 32 !$ sll_res [31:0] $end
$var wire 32 "$ out [31:0] $end
$var wire 32 #$ mulhu_res [31:0] $end
$var wire 32 $$ mulh_res [31:0] $end
$var wire 32 %$ mul_res [31:0] $end
$var wire 32 &$ add_or_sub_res [31:0] $end
$var wire 32 '$ a [31:0] $end
$var reg 32 ($ zero [31:0] $end
$scope module add_or_sub_circ $end
$var wire 32 )$ b [31:0] $end
$var wire 1 *$ op $end
$var wire 32 +$ sub_res [31:0] $end
$var wire 32 ,$ out [31:0] $end
$var wire 32 -$ adder_res [31:0] $end
$var wire 32 .$ a [31:0] $end
$upscope $end
$scope module mulh_circ $end
$var wire 32 /$ b [31:0] $end
$var wire 32 0$ out [31:0] $end
$var wire 64 1$ full_result [63:0] $end
$var wire 64 2$ extended_b [63:0] $end
$var wire 64 3$ extended_a [63:0] $end
$var wire 32 4$ a [31:0] $end
$upscope $end
$scope module mulhu_circ $end
$var wire 32 5$ b [31:0] $end
$var wire 32 6$ out [31:0] $end
$var wire 64 7$ full_result [63:0] $end
$var wire 64 8$ extended_b [63:0] $end
$var wire 64 9$ extended_a [63:0] $end
$var wire 32 :$ a [31:0] $end
$upscope $end
$scope module mux_ops $end
$var wire 32 ;$ in_0 [31:0] $end
$var wire 32 <$ in_1 [31:0] $end
$var wire 32 =$ in_10 [31:0] $end
$var wire 32 >$ in_11 [31:0] $end
$var wire 32 ?$ in_12 [31:0] $end
$var wire 32 @$ in_13 [31:0] $end
$var wire 32 A$ in_14 [31:0] $end
$var wire 32 B$ in_15 [31:0] $end
$var wire 32 C$ in_2 [31:0] $end
$var wire 32 D$ in_3 [31:0] $end
$var wire 32 E$ in_4 [31:0] $end
$var wire 32 F$ in_6 [31:0] $end
$var wire 32 G$ in_7 [31:0] $end
$var wire 32 H$ in_8 [31:0] $end
$var wire 32 I$ in_9 [31:0] $end
$var wire 3 J$ sel [2:0] $end
$var wire 32 K$ out [31:0] $end
$var wire 32 L$ in_5 [31:0] $end
$var wire 32 M$ imm_05 [31:0] $end
$var wire 32 N$ imm_04 [31:0] $end
$var wire 32 O$ imm_03 [31:0] $end
$var wire 32 P$ imm_02 [31:0] $end
$var wire 32 Q$ imm_01 [31:0] $end
$var wire 32 R$ imm_00 [31:0] $end
$upscope $end
$scope module srl_or_sra_circ $end
$var wire 32 S$ b [31:0] $end
$var wire 1 T$ op $end
$var wire 32 U$ srl_res [31:0] $end
$var wire 32 V$ sra_res [31:0] $end
$var wire 32 W$ out [31:0] $end
$var wire 32 X$ a [31:0] $end
$upscope $end
$upscope $end
$scope module branch_condition_checker $end
$var wire 3 Y$ funct3 [2:0] $end
$var wire 1 Z$ ult $end
$var wire 32 [$ rs2 [31:0] $end
$var wire 32 \$ rs1 [31:0] $end
$var wire 1 P# out $end
$var wire 1 ]$ lt $end
$var wire 1 ^$ eq $end
$upscope $end
$scope module core_control_unit $end
$var wire 1 P# branch_comp $end
$var wire 7 _$ opcode [6:0] $end
$var wire 7 `$ opcode1 [6:0] $end
$var wire 7 a$ opcode2 [6:0] $end
$var wire 7 b$ opcode3 [6:0] $end
$var wire 7 c$ opcode4 [6:0] $end
$var wire 1 W# regfile_write $end
$var wire 3 d$ regfile_data_source_sel [2:0] $end
$var wire 2 e$ pc_next_address_sel [1:0] $end
$var wire 1 k# imm_alu_sel $end
$var wire 1 l# dmem_write $end
$upscope $end
$scope module datamem_size_sel $end
$var wire 3 f$ sel [2:0] $end
$var wire 32 g$ out [31:0] $end
$var wire 16 h$ lhu [15:0] $end
$var wire 16 i$ lh [15:0] $end
$var wire 8 j$ lbu [7:0] $end
$var wire 8 k$ lb [7:0] $end
$var wire 32 l$ dmem_out [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 32 m$ addr [31:0] $end
$var wire 1 M# clk $end
$var wire 32 n$ data [31:0] $end
$var wire 1 l# write $end
$var wire 3 o$ write_sel [2:0] $end
$var reg 32 p$ out [31:0] $end
$var integer 32 q$ i [31:0] $end
$upscope $end
$scope module imem $end
$var wire 32 r$ ins_out [31:0] $end
$var wire 32 s$ address [31:0] $end
$upscope $end
$scope module pc_next_address_mux $end
$var wire 32 t$ in_0 [31:0] $end
$var wire 32 u$ in_1 [31:0] $end
$var wire 32 v$ in_2 [31:0] $end
$var wire 32 w$ in_3 [31:0] $end
$var wire 2 x$ sel [1:0] $end
$var wire 32 y$ out [31:0] $end
$var wire 32 z$ imm_01 [31:0] $end
$var wire 32 {$ imm_00 [31:0] $end
$upscope $end
$scope module program_counter $end
$var wire 1 M# clk $end
$var wire 32 |$ next_address [31:0] $end
$var wire 1 O# w $end
$var reg 32 }$ out [31:0] $end
$upscope $end
$scope module reg_alu_out3 $end
$var wire 1 M# clk $end
$var wire 32 ~$ in [31:0] $end
$var reg 32 !% out [31:0] $end
$upscope $end
$scope module reg_alu_out4 $end
$var wire 1 M# clk $end
$var wire 32 "% in [31:0] $end
$var reg 32 #% out [31:0] $end
$upscope $end
$scope module reg_dmem_out4 $end
$var wire 1 M# clk $end
$var wire 32 $% in [31:0] $end
$var reg 32 %% out [31:0] $end
$upscope $end
$scope module reg_ins1 $end
$var wire 1 M# clk $end
$var wire 32 &% in [31:0] $end
$var reg 32 '% out [31:0] $end
$upscope $end
$scope module reg_ins2 $end
$var wire 1 M# clk $end
$var wire 32 (% in [31:0] $end
$var reg 32 )% out [31:0] $end
$upscope $end
$scope module reg_ins3 $end
$var wire 1 M# clk $end
$var wire 32 *% in [31:0] $end
$var reg 32 +% out [31:0] $end
$upscope $end
$scope module reg_ins4 $end
$var wire 1 M# clk $end
$var wire 32 ,% in [31:0] $end
$var reg 32 -% out [31:0] $end
$upscope $end
$scope module reg_pc_out1 $end
$var wire 1 M# clk $end
$var wire 32 .% in [31:0] $end
$var reg 32 /% out [31:0] $end
$upscope $end
$scope module reg_pc_out2 $end
$var wire 1 M# clk $end
$var wire 32 0% in [31:0] $end
$var reg 32 1% out [31:0] $end
$upscope $end
$scope module reg_pc_out3 $end
$var wire 1 M# clk $end
$var wire 32 2% in [31:0] $end
$var reg 32 3% out [31:0] $end
$upscope $end
$scope module reg_pc_out4 $end
$var wire 1 M# clk $end
$var wire 32 4% in [31:0] $end
$var reg 32 5% out [31:0] $end
$upscope $end
$scope module reg_rs1_2 $end
$var wire 1 M# clk $end
$var wire 32 6% in [31:0] $end
$var reg 32 7% out [31:0] $end
$upscope $end
$scope module reg_rs1_3 $end
$var wire 1 M# clk $end
$var wire 32 8% in [31:0] $end
$var reg 32 9% out [31:0] $end
$upscope $end
$scope module reg_rs2_2 $end
$var wire 1 M# clk $end
$var wire 32 :% in [31:0] $end
$var reg 32 ;% out [31:0] $end
$upscope $end
$scope module reg_rs2_3 $end
$var wire 1 M# clk $end
$var wire 32 <% in [31:0] $end
$var reg 32 =% out [31:0] $end
$upscope $end
$scope module regfile_data_source_mux $end
$var wire 32 >% in_0 [31:0] $end
$var wire 32 ?% in_1 [31:0] $end
$var wire 32 @% in_10 [31:0] $end
$var wire 32 A% in_11 [31:0] $end
$var wire 32 B% in_12 [31:0] $end
$var wire 32 C% in_13 [31:0] $end
$var wire 32 D% in_14 [31:0] $end
$var wire 32 E% in_15 [31:0] $end
$var wire 32 F% in_2 [31:0] $end
$var wire 32 G% in_3 [31:0] $end
$var wire 32 H% in_4 [31:0] $end
$var wire 32 I% in_5 [31:0] $end
$var wire 32 J% in_6 [31:0] $end
$var wire 32 K% in_7 [31:0] $end
$var wire 32 L% in_8 [31:0] $end
$var wire 32 M% in_9 [31:0] $end
$var wire 3 N% sel [2:0] $end
$var wire 32 O% out [31:0] $end
$var wire 32 P% imm_05 [31:0] $end
$var wire 32 Q% imm_04 [31:0] $end
$var wire 32 R% imm_03 [31:0] $end
$var wire 32 S% imm_02 [31:0] $end
$var wire 32 T% imm_01 [31:0] $end
$var wire 32 U% imm_00 [31:0] $end
$upscope $end
$scope module registers $end
$var wire 5 V% addr1 [4:0] $end
$var wire 5 W% addr2 [4:0] $end
$var wire 5 X% addrWrite [4:0] $end
$var wire 1 M# clk $end
$var wire 32 Y% dataWrite [31:0] $end
$var wire 1 W# write $end
$var reg 32 Z% rs1 [31:0] $end
$var reg 32 [% rs2 [31:0] $end
$var integer 32 \% i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 \%
b0 [%
b0 Z%
b0 Y%
b0 X%
b0 W%
b0 V%
b0 U%
b0 T%
b0 S%
b0 R%
b0 Q%
b0 P%
b0 O%
b0 N%
bz M%
bz L%
b0 K%
b0 J%
b0 I%
b0 H%
b0 G%
b0 F%
bz E%
bz D%
bz C%
bz B%
bz A%
bz @%
b0 ?%
b0 >%
b0 =%
b0 <%
b0 ;%
b0 :%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
b0 4%
b0 3%
b0 2%
b0 1%
b0 0%
b0 /%
b0 .%
b0 -%
b0 ,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
b11011100000000000010010011 &%
b0 %%
bx $%
b0 #%
b0 "%
b0 !%
b0 ~$
b0 }$
b100 |$
b100 {$
b0 z$
b100 y$
b0 x$
b0 w$
b0 v$
b0 u$
b100 t$
b0 s$
b11011100000000000010010011 r$
b11001000 q$
bx p$
b0 o$
b0 n$
b0 m$
bx l$
bx k$
bx j$
bx i$
bx h$
b0xxxxxxxx g$
b0 f$
b0 e$
b0 d$
b0 c$
b0 b$
b0 a$
b0 `$
b10011 _$
1^$
0]$
b0 \$
b0 [$
0Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b0 U$
0T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
b0 J$
bz I$
bz H$
b0 G$
b0 F$
b0 E$
b0 D$
b0 C$
bz B$
bz A$
bz @$
bz ?$
bz >$
bz =$
b0 <$
b0 ;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
0*$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0xxxxxxxx o#
bx n#
b0 m#
0l#
0k#
b11011100000000000010010011 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b100 a#
b100 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
0W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
1P#
0O#
b0 N#
0M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b0 o#
b0 g$
b0 i$
b0 k$
b1000 a#
b1000 y$
b1000 |$
b1000 {$
b0 h$
b0 j$
b10111 W%
b10011 `$
b10011 j#
b10011 r$
b10011 &%
b1000 `#
b1000 t$
b100 ^#
b100 s$
b100 }$
b100 .%
b0 n#
b0 l$
b0 p$
b0 $%
b11011100000000000010010011 i#
b11011100000000000010010011 '%
b11011100000000000010010011 (%
bx m#
bx %%
bx ?%
1O#
1M#
#10
0O#
0M#
#15
b110111 u#
b110111 "$
b110111 K$
b110111 ~$
b110111 M$
b110111 N$
b110111 O$
b110111 P$
b1 Q$
b110111 R$
b110111 z#
b110111 F$
b110111 {#
b110111 E$
b1 ~#
b1 C$
b1 }#
b1 D$
b110111 &$
b110111 ,$
b110111 ;$
b110111 -$
b11111111111111111111111111001001 +$
b110111 2$
b110111 8$
b110111 v#
b110111 x#
b110111 )$
b110111 /$
b110111 5$
b110111 S$
1k#
b110110 z$
b110110 d#
b110110 v$
b1100 a#
b1100 y$
b1100 |$
b1000 y#
b10011 a$
b10000010000 q#
b10000010000 w$
b110111 c#
b100000110110 e#
b100000110110 u$
b0 W%
b1100 {$
b0 m#
b0 %%
b0 ?%
b11011100000000000010010011 h#
b11011100000000000010010011 )%
b11011100000000000010010011 *%
b10011 i#
b10011 '%
b10011 (%
b100 ]#
b100 /%
b100 0%
b1100 `#
b1100 t$
b1000 ^#
b1000 s$
b1000 }$
b1000 .%
1O#
1M#
#20
0O#
0M#
#25
b0 u#
b0 "$
b0 K$
b0 ~$
b0 M$
b0 N$
b0 O$
b0 P$
b0 Q$
b0 R$
b0 z$
b0 z#
b0 F$
b0 {#
b0 E$
b0 ~#
b0 C$
b0 }#
b0 D$
b0 &$
b0 ,$
b0 ;$
b10000 a#
b10000 y$
b10000 |$
b0 d#
b0 v$
b0 -$
b0 +$
b0 2$
b0 8$
b0 v#
b0 x#
b0 )$
b0 /$
b0 5$
b0 S$
b110111 p#
b110111 m$
b10000 {$
b0 y#
b0 c#
b10011 b$
b10000 `#
b10000 t$
b1100 ^#
b1100 s$
b1100 }$
b1100 .%
b1000 ]#
b1000 /%
b1000 0%
b100 q#
b100 w$
b100 e#
b100 u$
b100 \#
b100 1%
b100 2%
b10011 h#
b10011 )%
b10011 *%
b11011100000000000010010011 g#
b11011100000000000010010011 +%
b11011100000000000010010011 ,%
b110111 t#
b110111 !%
b110111 "%
1O#
1M#
#30
0O#
0M#
#35
1W#
b110111 Y#
b110111 O%
b110111 Y%
b11011100000000000000000000 P%
b110111 Q%
b11011100000000000000000000 S%
b0 p#
b0 m$
b10100 a#
b10100 y$
b10100 |$
b110111 U%
b1 X%
b10011 c$
b11011100000000000000000000 r#
b11011100000000000000000000 H%
b11011100000000000000000000 b#
b11011100000000000000000000 G%
b10100 {$
b110111 s#
b110111 #%
b110111 >%
b0 t#
b0 !%
b0 "%
b11011100000000000010010011 f#
b11011100000000000010010011 -%
b10011 g#
b10011 +%
b10011 ,%
b100 [#
b100 3%
b100 4%
b1000 q#
b1000 w$
b1000 e#
b1000 u$
b1000 \#
b1000 1%
b1000 2%
b1100 ]#
b1100 /%
b1100 0%
b10000001000000010010011 j#
b10000001000000010010011 r$
b10000001000000010010011 &%
b10100 `#
b10100 t$
b10000 ^#
b10000 s$
b10000 }$
b10000 .%
1O#
1M#
#40
0O#
0M#
#45
b110111 V#
b110111 6%
b110111 Z%
b0 Y#
b0 O%
b0 Y%
b11000 a#
b11000 y$
b11000 |$
b100 P%
b0 Q%
bx _$
b11000 {$
b100 T%
b100 S%
b100 W%
b1 V%
b0 X%
b0 b#
b0 G%
b0 U%
bx j#
bx r$
bx &%
b11000 `#
b11000 t$
b10100 ^#
b10100 s$
b10100 }$
b10100 .%
b110111 "
b10000 ]#
b10000 /%
b10000 0%
b1100 q#
b1100 w$
b1100 e#
b1100 u$
b1100 \#
b1100 1%
b1100 2%
b1000 [#
b1000 3%
b1000 4%
b100 r#
b100 H%
b100 Z#
b100 5%
b100 F%
b10000001000000010010011 i#
b10000001000000010010011 '%
b10000001000000010010011 (%
b10011 f#
b10011 -%
b0 s#
b0 #%
b0 >%
1O#
1M#
#50
0O#
0M#
#55
bx S#
bx :%
bx [%
bx V#
bx 6%
bx Z%
b111011 u#
b111011 "$
b111011 K$
b111011 ~$
b111011 N$
b110011 M$
b100 w#
b100 G$
b111011 R$
b110011 P$
b110111 O$
b111010 z$
b11011100 %$
b11011100 1$
b100 2$
b11011100 7$
b100 8$
b100 v#
b100 x#
b100 )$
b100 /$
b100 5$
b100 S$
b1000 P%
b11100 a#
b11100 y$
b11100 |$
0P#
b11 |#
b11 L$
b11 W$
b111011 &$
b111011 ,$
b111011 ;$
b110011 {#
b110011 E$
b110111 z#
b110111 F$
b111010 d#
b111010 v$
bx W%
bx V%
bx `$
b1000 T%
b1000 S%
b11100 {$
0^$
b11 V$
b11 U$
b110111 9$
b110111 3$
b110011 +$
b111011 -$
b1101110000 !$
b1101110000 <$
b111011 c#
b110111 U#
b110111 '$
b110111 .$
b110111 4$
b110111 :$
b110111 X$
b110111 \$
b110111 7%
b110111 8%
b10000001000000010010011 h#
b10000001000000010010011 )%
b10000001000000010010011 *%
bx i#
bx '%
bx (%
b1000 r#
b1000 H%
b1000 Z#
b1000 5%
b1000 F%
b1100 [#
b1100 3%
b1100 4%
b10000010000 q#
b10000010000 w$
b1000000000010100 e#
b1000000000010100 u$
b10000 \#
b10000 1%
b10000 2%
b10100 ]#
b10100 /%
b10100 0%
b11100 `#
b11100 t$
b11000 ^#
b11000 s$
b11000 }$
b11000 .%
1O#
1M#
#60
0O#
0M#
#65
bx u#
bx "$
bx K$
bx ~$
bx _#
bx e$
bx x$
xk#
bx N$
bx M$
bx a#
bx y$
bx |$
b1100 P%
bx J$
x*$
xT$
bx 2$
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 8$
bx v#
bx x#
bx )$
bx /$
bx 5$
bx S$
bx #$
bx 6$
bx $$
bx 0$
bx R$
b0x Q$
bx P$
bx O$
bx z$
bx {$
b1100 T%
b1100 S%
bx y#
bx a$
bx Y$
bx |#
bx L$
bx W$
bx &$
bx ,$
bx ;$
b0x }#
b0x D$
b0x ~#
b0x C$
bx {#
bx E$
bx z#
bx F$
bx w#
bx G$
bx0 d#
bx0 v$
b111011 p#
b111011 m$
xP#
b100000 `#
b100000 t$
b11100 ^#
b11100 s$
b11100 }$
b11100 .%
b11000 ]#
b11000 /%
b11000 0%
bx q#
bx w$
bx e#
bx u$
b10100 \#
b10100 1%
b10100 2%
b10000 [#
b10000 3%
b10000 4%
b1100 r#
b1100 H%
b1100 Z#
b1100 5%
b1100 F%
bx h#
bx )%
bx *%
b10000001000000010010011 g#
b10000001000000010010011 +%
b10000001000000010010011 ,%
bx V$
bx U$
bx 7$
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 9$
bx 1$
bx 3$
bx +$
bx -$
bx %$
bx !$
bx <$
bx c#
bx U#
bx '$
bx .$
bx 4$
bx :$
bx X$
bx \$
bx 7%
bx 8%
b110111 T#
b110111 9%
xZ$
x^$
x]$
bx R#
bx [$
bx ;%
bx <%
b111011 t#
b111011 !%
b111011 "%
1O#
1M#
#70
0O#
0M#
#75
b111011 Y#
b111011 O%
b111011 Y%
xl#
b111011 Q%
b10000001000000000010000 P%
b111011 U%
bx p#
bx m$
b1 X%
b10000001000000000000000 b#
b10000001000000000000000 G%
bx f$
bx o$
bx b$
b10000 T%
b10000001000000000010000 S%
b111011 s#
b111011 #%
b111011 >%
bx t#
bx !%
bx "%
bx N#
bx n$
bx Q#
bx =%
bx T#
bx 9%
b10000001000000010010011 f#
b10000001000000010010011 -%
bx g#
bx +%
bx ,%
b10000001000000000010000 r#
b10000001000000000010000 H%
b10000 Z#
b10000 5%
b10000 F%
b10100 [#
b10100 3%
b10100 4%
b11000 \#
b11000 1%
b11000 2%
b11100 ]#
b11100 /%
b11100 0%
bx `#
bx t$
bx ^#
bx s$
bx }$
bx .%
1O#
1M#
#80
0O#
0M#
#85
bx o#
bx g$
bx i$
bx k$
bx X#
bx d$
bx N%
xW#
bx Y#
bx O%
bx Y%
bx P%
bx Q%
bx h$
bx j$
bx0000000x0x00 T%
bx S%
bx X%
bx c$
bx000000000000 b#
bx000000000000 G%
bx U%
b111011 "
bx n#
bx l$
bx p$
bx $%
bx ]#
bx /%
bx 0%
b11100 \#
b11100 1%
b11100 2%
b11000 [#
b11000 3%
b11000 4%
bx r#
bx H%
b10100 Z#
b10100 5%
b10100 F%
bx f#
bx -%
bx s#
bx #%
bx >%
1O#
1M#
#90
0O#
0M#
#95
bx0000000xx000 T%
bx m#
bx %%
bx ?%
b11000 Z#
b11000 5%
b11000 F%
b11100 [#
b11100 3%
b11100 4%
bx \#
bx 1%
bx 2%
1O#
1M#
#100
0O#
0M#
#105
bx0000000xxx00 T%
bx [#
bx 3%
bx 4%
b11100 Z#
b11100 5%
b11100 F%
1O#
1M#
#110
0O#
0M#
#115
bx T%
bx Z#
bx 5%
bx F%
1O#
1M#
#120
0O#
0M#
#125
1O#
1M#
#130
0O#
0M#
#135
1O#
1M#
#140
0O#
0M#
#145
1O#
1M#
#150
0O#
0M#
#155
1O#
1M#
#160
0O#
0M#
#165
1O#
1M#
#170
0O#
0M#
#175
1O#
1M#
#180
0O#
0M#
#185
1O#
1M#
#190
0O#
0M#
#195
1O#
1M#
#200
0O#
0M#
