{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd " "Source file: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1611633397672 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1611633397672 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd " "Source file: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1611633397681 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1611633397681 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd " "Source file: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1611633397691 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1611633397691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611633398416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611633398417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 23:56:38 2021 " "Processing started: Mon Jan 25 23:56:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611633398417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633398417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633398417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611633398582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleCompArch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SimpleCompArch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCompArch-rtl " "Found design unit 1: SimpleCompArch-rtl" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405628 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCompArch " "Found entity 1: SimpleCompArch" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behv " "Found design unit 1: reg_file-behv" {  } { { "reg_file.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405629 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behv " "Found design unit 1: PC-behv" {  } { { "PC.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/PC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405629 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/PC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obuf-behv " "Found design unit 1: obuf-behv" {  } { { "obuf.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/obuf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405630 ""} { "Info" "ISGN_ENTITY_NAME" "1 obuf " "Found entity 1: obuf" {  } { { "obuf.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/obuf.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MP_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file MP_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/MP_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405631 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/MP_lib.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405631 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behv " "Found design unit 1: IR-behv" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405632 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405632 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datapath.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-struct " "Found design unit 1: ctrl_unit-struct" {  } { { "ctrl_unit.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/ctrl_unit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/ctrl_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structure " "Found design unit 1: CPU-structure" {  } { { "CPU.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/CPU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405633 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/CPU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405634 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behv " "Found design unit 1: alu-behv" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405634 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrmux-behv " "Found design unit 1: addrmux-behv" {  } { { "addrmux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/addrmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405634 ""} { "Info" "ISGN_ENTITY_NAME" "1 addrmux " "Found entity 1: addrmux" {  } { { "addrmux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/addrmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamux-behv " "Found design unit 1: datamux-behv" {  } { { "datamux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datamux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405635 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamux " "Found entity 1: datamux" {  } { { "datamux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datamux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611633405635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCompArch " "Elaborating entity \"SimpleCompArch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611633405676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Unit1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:Unit1\"" {  } { { "SimpleCompArch.vhd" "Unit1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit CPU:Unit1\|ctrl_unit:Unit0 " "Elaborating entity \"ctrl_unit\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\"" {  } { { "CPU.vhd" "Unit0" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/CPU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:Unit1\|ctrl_unit:Unit0\|controller:U0 " "Elaborating entity \"controller\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\"" {  } { { "ctrl_unit.vhd" "U0" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/ctrl_unit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405680 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "usedelay controller.vhd(49) " "VHDL Process Statement warning at controller.vhd(49): inferring latch(es) for signal or variable \"usedelay\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611633405681 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "usedelay controller.vhd(49) " "Inferred latch for \"usedelay\" at controller.vhd(49)" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405682 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:Unit1\|ctrl_unit:Unit0\|PC:U1 " "Elaborating entity \"PC\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|PC:U1\"" {  } { { "ctrl_unit.vhd" "U1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/ctrl_unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:Unit1\|ctrl_unit:Unit0\|IR:U2 " "Elaborating entity \"IR\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\"" {  } { { "ctrl_unit.vhd" "U2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/ctrl_unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405683 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRout IR.vhd(24) " "VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"IRout\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611633405683 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir_addr IR.vhd(24) " "VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"dir_addr\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611633405683 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[0\] IR.vhd(24) " "Inferred latch for \"dir_addr\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405683 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[1\] IR.vhd(24) " "Inferred latch for \"dir_addr\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405683 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[2\] IR.vhd(24) " "Inferred latch for \"dir_addr\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[3\] IR.vhd(24) " "Inferred latch for \"dir_addr\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[4\] IR.vhd(24) " "Inferred latch for \"dir_addr\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[5\] IR.vhd(24) " "Inferred latch for \"dir_addr\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[6\] IR.vhd(24) " "Inferred latch for \"dir_addr\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[7\] IR.vhd(24) " "Inferred latch for \"dir_addr\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[8\] IR.vhd(24) " "Inferred latch for \"dir_addr\[8\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[9\] IR.vhd(24) " "Inferred latch for \"dir_addr\[9\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[10\] IR.vhd(24) " "Inferred latch for \"dir_addr\[10\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[11\] IR.vhd(24) " "Inferred latch for \"dir_addr\[11\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[12\] IR.vhd(24) " "Inferred latch for \"dir_addr\[12\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[13\] IR.vhd(24) " "Inferred latch for \"dir_addr\[13\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[14\] IR.vhd(24) " "Inferred latch for \"dir_addr\[14\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[15\] IR.vhd(24) " "Inferred latch for \"dir_addr\[15\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[0\] IR.vhd(24) " "Inferred latch for \"IRout\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[1\] IR.vhd(24) " "Inferred latch for \"IRout\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[2\] IR.vhd(24) " "Inferred latch for \"IRout\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[3\] IR.vhd(24) " "Inferred latch for \"IRout\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[4\] IR.vhd(24) " "Inferred latch for \"IRout\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[5\] IR.vhd(24) " "Inferred latch for \"IRout\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[6\] IR.vhd(24) " "Inferred latch for \"IRout\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[7\] IR.vhd(24) " "Inferred latch for \"IRout\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[8\] IR.vhd(24) " "Inferred latch for \"IRout\[8\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[9\] IR.vhd(24) " "Inferred latch for \"IRout\[9\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[10\] IR.vhd(24) " "Inferred latch for \"IRout\[10\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[11\] IR.vhd(24) " "Inferred latch for \"IRout\[11\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[12\] IR.vhd(24) " "Inferred latch for \"IRout\[12\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[13\] IR.vhd(24) " "Inferred latch for \"IRout\[13\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[14\] IR.vhd(24) " "Inferred latch for \"IRout\[14\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[15\] IR.vhd(24) " "Inferred latch for \"IRout\[15\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrmux CPU:Unit1\|ctrl_unit:Unit0\|addrmux:U3 " "Elaborating entity \"addrmux\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|addrmux:U3\"" {  } { { "ctrl_unit.vhd" "U3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/ctrl_unit.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:Unit1\|datapath:Unit1 " "Elaborating entity \"datapath\" for hierarchy \"CPU:Unit1\|datapath:Unit1\"" {  } { { "CPU.vhd" "Unit1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/CPU.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamux CPU:Unit1\|datapath:Unit1\|datamux:U1 " "Elaborating entity \"datamux\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|datamux:U1\"" {  } { { "datapath.vhd" "U1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file CPU:Unit1\|datapath:Unit1\|reg_file:U2 " "Elaborating entity \"reg_file\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|reg_file:U2\"" {  } { { "datapath.vhd" "U2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datapath.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:Unit1\|datapath:Unit1\|alu:U3 " "Elaborating entity \"alu\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/datapath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Unit2 " "Elaborating entity \"memory\" for hierarchy \"memory:Unit2\"" {  } { { "SimpleCompArch.vhd" "Unit2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633405690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obuf obuf:Unit3 " "Elaborating entity \"obuf\" for hierarchy \"obuf:Unit3\"" {  } { { "SimpleCompArch.vhd" "Unit3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633406056 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611633409009 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1611633409009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 53 -1 0 } } { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/memory.vhd" 84 -1 0 } } { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611633409025 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611633409025 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611633410373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611633416525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611633416920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611633416920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8007 " "Implemented 8007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611633417352 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611633417352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7910 " "Implemented 7910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611633417352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611633417352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611633417366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 23:56:57 2021 " "Processing ended: Mon Jan 25 23:56:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611633417366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611633417366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611633417366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611633417366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611633418077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611633418077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 23:56:57 2021 " "Processing started: Mon Jan 25 23:56:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611633418077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611633418077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimpleCompArch -c SimpleCompArch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611633418077 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611633418107 ""}
{ "Info" "0" "" "Project  = SimpleCompArch" {  } {  } 0 0 "Project  = SimpleCompArch" 0 0 "Fitter" 0 0 1611633418107 ""}
{ "Info" "0" "" "Revision = SimpleCompArch" {  } {  } 0 0 "Revision = SimpleCompArch" 0 0 "Fitter" 0 0 1611633418107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611633418206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleCompArch EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SimpleCompArch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611633418233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611633418300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611633418300 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611633418651 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611633418656 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611633418746 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611633418746 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611633418763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611633418763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611633418763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611633418763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611633418763 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611633418763 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611633418768 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611633420577 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1611633421226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCompArch.sdc " "Synopsys Design Constraints File file not found: 'SimpleCompArch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611633421233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611633421233 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611633421311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611633421311 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1611633421313 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1611633421313 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611633421313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611633421313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " "   1.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611633421313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      sys_clk " "   1.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611633421313 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1611633421313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611633422110 ""}  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611633422110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "Automatically promoted node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|Selector61~1 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|Selector61~1" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611633422110 ""}  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 4959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611633422110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1e_ctrl " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1e_ctrl" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 4989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2e_ctrl " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2e_ctrl" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 4990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[0\] " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[0\]" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[1\] " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|ALUs_ctrl\[1\]" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFwa_ctrl\[0\]~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFwa_ctrl\[0\]~0" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 5316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1a_ctrl\[0\]~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr1a_ctrl\[0\]~0" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 5318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2a_ctrl\[0\]~0 " "Destination node CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|RFr2a_ctrl\[0\]~0" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 5319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611633422110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611633422110 ""}  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 8868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611633422110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611633422821 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611633422838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611633422839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611633422859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611633422890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611633422922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611633422922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611633422938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611633423314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1611633423330 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611633423330 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "95 unused 3.3V 0 95 0 " "Number of I/O pins in group: 95 (unused VREF, 3.3V VCCIO, 0 input, 95 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1611633423337 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1611633423337 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1611633423337 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611633423338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1611633423338 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1611633423338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611633424667 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1611633424679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611633427540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611633429418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611633429496 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611633434679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611633434680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611633435714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611633444696 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611633444696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611633458757 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.19 " "Total time spent on timing analysis during the Fitter is 3.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611633459081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611633459144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611633459983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611633459988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611633460811 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611633462460 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[0\] 3.3-V LVTTL A17 " "Pin sys_output\[0\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[0] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[1\] 3.3-V LVTTL C19 " "Pin sys_output\[1\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[1] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[2\] 3.3-V LVTTL AA13 " "Pin sys_output\[2\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[2] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[3\] 3.3-V LVTTL AD11 " "Pin sys_output\[3\] uses I/O standard 3.3-V LVTTL at AD11" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[3] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[4\] 3.3-V LVTTL Y4 " "Pin sys_output\[4\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[4] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[5\] 3.3-V LVTTL B17 " "Pin sys_output\[5\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[5] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[6\] 3.3-V LVTTL AA14 " "Pin sys_output\[6\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[6] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[7\] 3.3-V LVTTL AF14 " "Pin sys_output\[7\] uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[7] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[8\] 3.3-V LVTTL AC17 " "Pin sys_output\[8\] uses I/O standard 3.3-V LVTTL at AC17" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[8] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[9\] 3.3-V LVTTL AD17 " "Pin sys_output\[9\] uses I/O standard 3.3-V LVTTL at AD17" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[9] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[10\] 3.3-V LVTTL G20 " "Pin sys_output\[10\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[10] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[11\] 3.3-V LVTTL AE12 " "Pin sys_output\[11\] uses I/O standard 3.3-V LVTTL at AE12" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[11] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[12\] 3.3-V LVTTL AH12 " "Pin sys_output\[12\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[12] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[13\] 3.3-V LVTTL AA12 " "Pin sys_output\[13\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[13] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[14\] 3.3-V LVTTL AE11 " "Pin sys_output\[14\] uses I/O standard 3.3-V LVTTL at AE11" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[14] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_output\[15\] 3.3-V LVTTL H15 " "Pin sys_output\[15\] uses I/O standard 3.3-V LVTTL at H15" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_output[15] } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVTTL J1 " "Pin sys_clk uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_clk } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst 3.3-V LVTTL Y2 " "Pin sys_rst uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { sys_rst } } } { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/SimpleCompArch.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611633464357 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1611633464357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/output_files/SimpleCompArch.fit.smsg " "Generated suppressed messages file /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/output_files/SimpleCompArch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611633464797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1239 " "Peak virtual memory: 1239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611633465673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 23:57:45 2021 " "Processing ended: Mon Jan 25 23:57:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611633465673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611633465673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611633465673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611633465673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611633466472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611633466472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 23:57:46 2021 " "Processing started: Mon Jan 25 23:57:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611633466472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611633466472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimpleCompArch -c SimpleCompArch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611633466472 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611633469153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611633469238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611633469488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 23:57:49 2021 " "Processing ended: Mon Jan 25 23:57:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611633469488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611633469488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611633469488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611633469488 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611633469606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611633470226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611633470227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 23:57:50 2021 " "Processing started: Mon Jan 25 23:57:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611633470227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611633470227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleCompArch -c SimpleCompArch " "Command: quartus_sta SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611633470227 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611633470262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611633470425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633470489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633470489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1611633471104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCompArch.sdc " "Synopsys Design Constraints File file not found: 'SimpleCompArch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611633471212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633471212 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611633471235 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " "create_clock -period 1.000 -name CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611633471235 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611633471235 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611633471271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611633471271 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611633471273 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611633471278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611633471749 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611633471749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.929 " "Worst-case setup slack is -12.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.929          -33778.427 sys_clk  " "  -12.929          -33778.427 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217             -20.602 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "   -3.217             -20.602 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633471750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_clk  " "    0.401               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "    0.528               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633471782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.525 " "Worst-case recovery slack is -0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -4.200 sys_clk  " "   -0.525              -4.200 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633471788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 sys_clk  " "    1.023               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633471795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5737.955 sys_clk  " "   -3.000           -5737.955 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "    0.430               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633471798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633471798 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611633472006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611633472034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611633472896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611633473134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611633473208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611633473208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.853 " "Worst-case setup slack is -11.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.853          -30422.627 sys_clk  " "  -11.853          -30422.627 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033             -19.721 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "   -3.033             -19.721 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 sys_clk  " "    0.353               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "    0.588               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.367 " "Worst-case recovery slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367              -2.936 sys_clk  " "   -0.367              -2.936 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.934 " "Worst-case removal slack is 0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 sys_clk  " "    0.934               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5737.955 sys_clk  " "   -3.000           -5737.955 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "    0.415               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473259 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611633473474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611633473677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611633473713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611633473713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.739 " "Worst-case setup slack is -6.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.739          -16930.785 sys_clk  " "   -6.739          -16930.785 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384              -4.639 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "   -1.384              -4.639 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 sys_clk  " "    0.180               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "    0.280               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.233 " "Worst-case recovery slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 sys_clk  " "    0.233               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.484 " "Worst-case removal slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 sys_clk  " "    0.484               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5749.831 sys_clk  " "   -3.000           -5749.831 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl  " "    0.325               0.000 CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\|IRld_ctrl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611633473764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611633473764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611633474371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611633474381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611633474453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 23:57:54 2021 " "Processing ended: Mon Jan 25 23:57:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611633474453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611633474453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611633474453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611633474453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1611633475287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611633475287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 23:57:55 2021 " "Processing started: Mon Jan 25 23:57:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611633475287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1611633475287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SimpleCompArch -c SimpleCompArch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1611633475287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimpleCompArch.vho /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/Simulation/ simulation " "Generated file SimpleCompArch.vho in folder \"/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/AS1/SimpleCompArch/Simulation/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1611633476537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611633476594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 23:57:56 2021 " "Processing ended: Mon Jan 25 23:57:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611633476594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611633476594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611633476594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1611633476594 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1611633476732 ""}
