# MIPS 32 limited ISA CPU

MIPS 32 1-stage CPU with limited ISA. Learning path for limited MIPS architecture.

*Current supported opcodes*:
* LW

LICENSE: MIT
