/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[176] | in_data[141];
  assign celloutsig_1_8z = in_data[172:170] <= celloutsig_1_1z[2:0];
  assign celloutsig_0_1z = in_data[88:78] <= in_data[61:51];
  assign celloutsig_1_3z = in_data[157:147] < { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_2z[3:1], celloutsig_1_2z[1] };
  assign celloutsig_1_18z = celloutsig_1_8z & celloutsig_1_7z;
  assign celloutsig_1_7z = ~^ { celloutsig_1_2z[3:1], celloutsig_1_2z[1] };
  assign celloutsig_1_19z = ~^ { celloutsig_1_6z[3:2], celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[121:116] ~^ { in_data[127:123], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[24:22];
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 17'h00000;
    else if (clkin_data[0]) celloutsig_1_6z = { in_data[129:114], celloutsig_1_0z };
  assign celloutsig_1_2z[3:1] = ~ { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
