$comment
	File created using the following command:
		vcd file binary_search.msim.vcd -direction
$end
$date
	Mon Jun 10 04:12:28 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module binary_search_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " Clock $end
$var reg 1 # Reset $end
$var reg 1 $ Start $end
$var wire 1 % ADDR [4] $end
$var wire 1 & ADDR [3] $end
$var wire 1 ' ADDR [2] $end
$var wire 1 ( ADDR [1] $end
$var wire 1 ) ADDR [0] $end
$var wire 1 * Done [1] $end
$var wire 1 + Done [0] $end
$var wire 1 , Found $end
$var wire 1 - L [4] $end
$var wire 1 . L [3] $end
$var wire 1 / L [2] $end
$var wire 1 0 L [1] $end
$var wire 1 1 L [0] $end
$var wire 1 2 Less_Or_Greather $end
$var wire 1 3 Write $end
$var wire 1 4 memory_out [7] $end
$var wire 1 5 memory_out [6] $end
$var wire 1 6 memory_out [5] $end
$var wire 1 7 memory_out [4] $end
$var wire 1 8 memory_out [3] $end
$var wire 1 9 memory_out [2] $end
$var wire 1 : memory_out [1] $end
$var wire 1 ; memory_out [0] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B Clock~input_o $end
$var wire 1 C Clock~inputCLKENA0_outclk $end
$var wire 1 D Start~input_o $end
$var wire 1 E ~GND~combout $end
$var wire 1 F control|M[0]~0_combout $end
$var wire 1 G control|M[2]~DUPLICATE_q $end
$var wire 1 H control|Add0~0_combout $end
$var wire 1 I control|Mux10~0_combout $end
$var wire 1 J A[4]~input_o $end
$var wire 1 K control|Mux0~1_combout $end
$var wire 1 L A[5]~input_o $end
$var wire 1 M memory|regAddr[2]~feeder_combout $end
$var wire 1 N control|M[4]~DUPLICATE_q $end
$var wire 1 O memory|regAddr[4]~feeder_combout $end
$var wire 1 P A[7]~input_o $end
$var wire 1 Q A[6]~input_o $end
$var wire 1 R data_path|LessThan0~0_combout $end
$var wire 1 S data_path|LessThan0~1_combout $end
$var wire 1 T A[3]~input_o $end
$var wire 1 U A[2]~input_o $end
$var wire 1 V A[1]~input_o $end
$var wire 1 W A[0]~input_o $end
$var wire 1 X data_path|LessThan1~0_combout $end
$var wire 1 Y data_path|LessThan1~1_combout $end
$var wire 1 Z data_path|LessThan0~4_combout $end
$var wire 1 [ data_path|LessThan0~5_combout $end
$var wire 1 \ data_path|Less_Or_Greather~q $end
$var wire 1 ] data_path|LessThan1~2_combout $end
$var wire 1 ^ data_path|LessThan1~3_combout $end
$var wire 1 _ data_path|Less_Or_Greather~0_combout $end
$var wire 1 ` data_path|Less_Or_Greather~DUPLICATE_q $end
$var wire 1 a control|L[4]~0_combout $end
$var wire 1 b control|Mux11~0_combout $end
$var wire 1 c control|Mux17~0_combout $end
$var wire 1 d control|R[4]~0_combout $end
$var wire 1 e control|Mux19~0_combout $end
$var wire 1 f control|Mux14~0_combout $end
$var wire 1 g control|Add2~22_cout $end
$var wire 1 h control|Add2~2 $end
$var wire 1 i control|Add2~6 $end
$var wire 1 j control|Add2~10 $end
$var wire 1 k control|Add2~14 $end
$var wire 1 l control|Add2~17_sumout $end
$var wire 1 m control|Add1~0_combout $end
$var wire 1 n control|Mux15~0_combout $end
$var wire 1 o control|Add2~13_sumout $end
$var wire 1 p control|Mux16~0_combout $end
$var wire 1 q control|Add2~9_sumout $end
$var wire 1 r control|Mux12~0_combout $end
$var wire 1 s control|Add2~5_sumout $end
$var wire 1 t control|M[1]~DUPLICATE_q $end
$var wire 1 u data_path|LessThan0~2_combout $end
$var wire 1 v data_path|LessThan0~3_combout $end
$var wire 1 w data_path|L[0]~0_combout $end
$var wire 1 x data_path|Found~q $end
$var wire 1 y control|Mux1~0_combout $end
$var wire 1 z Reset~input_o $end
$var wire 1 { control|Mux0~0_combout $end
$var wire 1 | control|Mux13~0_combout $end
$var wire 1 } control|R[1]~1_combout $end
$var wire 1 ~ control|Add2~1_sumout $end
$var wire 1 !! control|M [4] $end
$var wire 1 "! control|M [3] $end
$var wire 1 #! control|M [2] $end
$var wire 1 $! control|M [1] $end
$var wire 1 %! control|M [0] $end
$var wire 1 &! control|state [1] $end
$var wire 1 '! control|state [0] $end
$var wire 1 (! data_path|L [4] $end
$var wire 1 )! data_path|L [3] $end
$var wire 1 *! data_path|L [2] $end
$var wire 1 +! data_path|L [1] $end
$var wire 1 ,! data_path|L [0] $end
$var wire 1 -! memory|comb_32|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 .! memory|comb_32|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 /! memory|comb_32|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 0! memory|comb_32|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 1! memory|comb_32|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 2! memory|comb_32|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 3! memory|comb_32|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 4! memory|comb_32|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 5! memory|regAddr [4] $end
$var wire 1 6! memory|regAddr [3] $end
$var wire 1 7! memory|regAddr [2] $end
$var wire 1 8! memory|regAddr [1] $end
$var wire 1 9! memory|regAddr [0] $end
$var wire 1 :! control|A_out [7] $end
$var wire 1 ;! control|A_out [6] $end
$var wire 1 <! control|A_out [5] $end
$var wire 1 =! control|A_out [4] $end
$var wire 1 >! control|A_out [3] $end
$var wire 1 ?! control|A_out [2] $end
$var wire 1 @! control|A_out [1] $end
$var wire 1 A! control|A_out [0] $end
$var wire 1 B! control|L [4] $end
$var wire 1 C! control|L [3] $end
$var wire 1 D! control|L [2] $end
$var wire 1 E! control|L [1] $end
$var wire 1 F! control|L [0] $end
$var wire 1 G! control|R [4] $end
$var wire 1 H! control|R [3] $end
$var wire 1 I! control|R [2] $end
$var wire 1 J! control|R [1] $end
$var wire 1 K! control|R [0] $end
$var wire 1 L! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 M! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 N! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 O! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 P! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 Q! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 R! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 S! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 T! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 U! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 V! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 W! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 X! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 Y! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 Z! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 [! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 \! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ]! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ^! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 _! memory|comb_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
0"
0#
0$
0)
0(
0'
0&
0%
0+
0*
0,
01
00
0/
0.
0-
02
03
0;
0:
09
08
07
06
05
04
0<
1=
x>
1?
1@
1A
0B
0C
0D
0E
1F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
1R
1S
1T
1U
0V
1W
0X
0Y
0Z
1[
0\
0]
1^
0_
0`
1a
0b
1c
1d
1e
0f
0g
0h
0i
0j
0k
0l
1m
1n
0o
1p
0q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
1}
0~
0%!
0$!
0#!
0"!
0!!
0'!
0&!
0,!
0+!
0*!
0)!
0(!
04!
03!
02!
01!
00!
0/!
0.!
0-!
09!
08!
07!
06!
05!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
0F!
0E!
0D!
0C!
0B!
0K!
0J!
0I!
0H!
0G!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
$end
#5000
1"
1B
1C
1J!
1H!
1G!
1K!
1I!
1A!
1?!
1>!
1x
1,
1v
1u
1s
1o
1q
1~
0w
1_
#5001
1_!
14!
1;
0u
#10000
1#
0"
1z
0B
0C
#15000
1"
1B
1C
1#!
1`
1$!
1%!
0x
1t
1"!
1\
1G
1'
12
1&
1(
0,
1)
0m
1H
1M
#20000
0"
0B
0C
#25000
1"
1B
1C
18!
16!
17!
19!
#30000
1$
0"
1D
0B
0C
1y
#35000
1"
1B
1C
1'!
1+
0d
0K
0n
0e
1I
#35001
0_!
1[!
04!
10!
17
0;
0^
0S
1u
0_
#40000
0"
0B
0C
#45000
1"
1B
1C
1B!
0`
0\
02
1d
0a
1k
0o
1l
#50000
0"
0B
0C
#55000
1"
1B
1C
0G!
1!!
0K!
0"!
1N
1%
0&
0k
0H
1n
0I
1o
1O
0p
1b
0l
1I
#60000
0"
0B
0C
#65000
1"
1B
1C
0H!
1G!
0!!
15!
06!
1"!
0N
0%
1&
1k
1H
0n
0I
0o
0q
0O
1p
0b
1l
1I
#70000
0"
0B
0C
#75000
1"
1B
1C
0#!
1H!
0G!
1!!
05!
16!
0"!
1N
0G
0'
1%
0&
0k
0H
1n
0I
1o
1q
1r
0c
0p
0M
1O
0l
1I
#75001
1\!
11!
18
#80000
0"
0B
0C
#85000
1"
1B
1C
1#!
0H!
1G!
0!!
0I!
15!
06!
07!
1"!
0N
1G
1'
0%
1&
1k
1H
0s
0n
0I
0o
0q
0r
1c
1p
1M
0O
1l
1I
#85001
0\!
01!
08
#90000
0"
0B
0C
#95000
1"
1B
1C
0#!
1H!
0G!
1!!
1I!
05!
16!
17!
0$!
0t
0"!
1N
0G
0'
1%
0&
0(
0k
0H
0p
1s
1n
0I
1o
1q
0c
0M
1O
1|
0l
1I
0}
#95001
1]!
12!
19
#100000
