
---------- Begin Simulation Statistics ----------
final_tick                               583683702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63102                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701372                       # Number of bytes of host memory used
host_op_rate                                    63312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9707.31                       # Real time elapsed on the host
host_tick_rate                               60128264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612551991                       # Number of instructions simulated
sim_ops                                     614589559                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.583684                       # Number of seconds simulated
sim_ticks                                583683702000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.521652                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78615029                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90861683                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7256442                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123162652                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11272718                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11443342                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          170624                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158155972                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062215                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018171                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5052616                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143204895                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16556870                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058424                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46336274                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580288933                       # Number of instructions committed
system.cpu0.commit.committedOps             581308409                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1047542262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554926                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    758691798     72.43%     72.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177231830     16.92%     89.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41975539      4.01%     93.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36115184      3.45%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10266373      0.98%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3126727      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2419725      0.23%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1158216      0.11%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16556870      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1047542262                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887373                       # Number of function calls committed.
system.cpu0.commit.int_insts                561286503                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950034                       # Number of loads committed
system.cpu0.commit.membars                    2037572                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037578      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322232074     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137064      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968197     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70915671     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581308409                       # Class of committed instruction
system.cpu0.commit.refs                     251883896                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580288933                       # Number of Instructions Simulated
system.cpu0.committedOps                    581308409                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.990760                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.990760                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196228853                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2215874                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77726134                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             644062647                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409166159                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                442927348                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5058638                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7290038                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3357783                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158155972                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99208635                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    640900144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1972698                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     657333416                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14524930                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136906                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408576072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89887747                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569013                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1056738781                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902454                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               590956904     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345987228     32.74%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69129862      6.54%     95.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38095112      3.60%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8162013      0.77%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2332652      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35712      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018755      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020543      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1056738781                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       98477226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5164425                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149547596                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537737                       # Inst execution rate
system.cpu0.iew.exec_refs                   276218094                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76869916                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153585712                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199685972                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021699                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3536590                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77570936                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          627619507                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199348178                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3776777                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            621202843                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                958854                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5184440                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5058638                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7327346                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       108192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11219641                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10294                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6412                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2914239                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19735938                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5637066                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6412                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884123                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4280302                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272144941                       # num instructions consuming a value
system.cpu0.iew.wb_count                    614244191                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833755                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226902268                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531714                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     614322739                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               757333296                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392487448                       # number of integer regfile writes
system.cpu0.ipc                              0.502321                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502321                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038419      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339806730     54.37%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212695      0.67%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018312      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201850356     32.30%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76053059     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624979621                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1680295                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002689                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 542906     32.31%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                958305     57.03%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               179082     10.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             624621445                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2308484808                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    614244141                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        673935939                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 624560043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624979621                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059464                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46311039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           106593                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1040                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13691631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1056738781                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          610443945     57.77%     57.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316586829     29.96%     87.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           94929444      8.98%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26011091      2.46%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5634542      0.53%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1487609      0.14%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1105254      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             427642      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112425      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1056738781                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541007                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10557782                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          823481                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199685972                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77570936                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    872                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1155216007                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12151578                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168654653                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370572392                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6936347                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415444501                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9904279                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13179                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            779219649                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             638012317                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409840994                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439443740                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11148279                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5058638                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             27943892                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39268553                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       779219605                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        193357                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2821                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14701090                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2821                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1658619220                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1264498962                       # The number of ROB writes
system.cpu0.timesIdled                       15008767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  839                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.689339                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4608136                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5137886                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819905                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7911699                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            221062                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         379962                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          158900                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8872615                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3210                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485322                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095434                       # Number of branches committed
system.cpu1.commit.bw_lim_events               793797                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3966763                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263058                       # Number of instructions committed
system.cpu1.commit.committedOps              33281150                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    196574484                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169306                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    182787378     92.99%     92.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6966139      3.54%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2262433      1.15%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2000475      1.02%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       505500      0.26%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       198252      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       998486      0.51%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        62024      0.03%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       793797      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    196574484                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320814                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047918                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248604                       # Number of loads committed
system.cpu1.commit.membars                    2035966                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035966      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082591     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266529     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895926      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281150                       # Class of committed instruction
system.cpu1.commit.refs                      12162467                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263058                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281150                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.126337                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.126337                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177041779                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338166                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4401426                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39905827                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5329212                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12259338                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485507                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               575268                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2327709                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8872615                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5176292                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    190789249                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75688                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40963707                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           78                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1640204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044890                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5834102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4829198                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207249                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         197443545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.646599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172139513     87.18%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14836416      7.51%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5905622      2.99%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3117636      1.58%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1243687      0.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197503      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2892      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     266      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           197443545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         210818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515294                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7691519                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.182533                       # Inst execution rate
system.cpu1.iew.exec_refs                    13010837                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943807                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              150983766                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10100972                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018669                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           701684                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2974028                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37241175                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10067030                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           371089                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36078449                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                905459                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1772218                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485507                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3793490                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156332                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4663                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       852368                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        60165                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           157                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92776                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422518                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21238110                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35759341                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860608                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18277689                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.180919                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35767976                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44412813                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24307659                       # number of integer regfile writes
system.cpu1.ipc                              0.163230                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163230                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036070      5.59%      5.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21303195     58.45%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11177921     30.67%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932211      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36449538                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1160323                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031834                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 235054     20.26%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815773     70.31%     90.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               109494      9.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35573777                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         271590476                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35759329                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41201297                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34186341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36449538                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054834                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3960024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            87558                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1595133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    197443545                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.184607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645325                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175313788     88.79%     88.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14546180      7.37%     96.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4130894      2.09%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1349196      0.68%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1460226      0.74%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             260359      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             270568      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70797      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41537      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      197443545                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.184410                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6168966                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          530134                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10100972                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2974028                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     92                       # number of misc regfile reads
system.cpu1.numCycles                       197654363                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   969695117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162278999                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412911                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6660673                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6421646                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1335307                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6032                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48016284                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38953896                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26833254                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13001431                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7140339                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485507                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15234774                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4420343                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48016272                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21188                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13318180                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           619                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   233028444                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75366457                       # The number of ROB writes
system.cpu1.timesIdled                           2121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3737552                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               802496                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4940942                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20590                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1112359                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4925816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9830885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65609                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        20910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32863154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2340451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65701420                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2361361                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3489302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1576614                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3328315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1435608                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1435601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3489305                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           445                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14755787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14755787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    416097088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               416097088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4925955                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4925955    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4925955                       # Request fanout histogram
system.membus.respLayer1.occupancy        25557882983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17129347278                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   583683702000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   583683702000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1012632000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1259880681.412609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       236500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3340066500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577607910000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6075792000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81335109                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81335109                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81335109                       # number of overall hits
system.cpu0.icache.overall_hits::total       81335109                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17873526                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17873526                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17873526                       # number of overall misses
system.cpu0.icache.overall_misses::total     17873526                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 235649345497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 235649345497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 235649345497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 235649345497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99208635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99208635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99208635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99208635                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180161                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180161                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180161                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180161                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13184.267363                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13184.267363                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13184.267363                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13184.267363                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2554                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.034483                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16870350                       # number of writebacks
system.cpu0.icache.writebacks::total         16870350                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1003143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1003143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1003143                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1003143                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16870383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16870383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16870383                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16870383                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209560313998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209560313998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209560313998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209560313998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170050                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170050                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170050                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170050                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12421.787579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12421.787579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12421.787579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12421.787579                       # average overall mshr miss latency
system.cpu0.icache.replacements              16870350                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81335109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81335109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17873526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17873526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 235649345497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 235649345497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99208635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99208635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180161                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180161                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13184.267363                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13184.267363                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1003143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1003143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16870383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16870383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209560313998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209560313998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170050                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170050                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12421.787579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12421.787579                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999903                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98205241                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16870350                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.821174                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999903                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        215287652                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       215287652                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234358702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234358702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234358702                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234358702                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21269029                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21269029                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21269029                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21269029                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 660718726336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 660718726336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 660718726336                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 660718726336                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255627731                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255627731                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255627731                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255627731                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.083203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.083203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.083203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.083203                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31064.827940                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31064.827940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31064.827940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31064.827940                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6210286                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       382031                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           121058                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4350                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.300088                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.823218                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14932199                       # number of writebacks
system.cpu0.dcache.writebacks::total         14932199                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6730096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6730096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6730096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6730096                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14538933                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14538933                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14538933                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14538933                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 275273193595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 275273193595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 275273193595                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 275273193595                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056875                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056875                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056875                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056875                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18933.521022                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18933.521022                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18933.521022                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18933.521022                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14932199                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167499320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167499320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17214557                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17214557                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 430228221500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 430228221500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184713877                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184713877                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.093196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.093196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24992.116933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24992.116933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4051937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4051937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13162620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13162620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 211699913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 211699913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071260                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071260                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16083.417549                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16083.417549                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66859382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66859382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4054472                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4054472                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 230490504836                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 230490504836                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70913854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70913854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56848.463829                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56848.463829                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2678159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2678159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1376313                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1376313                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  63573280095                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  63573280095                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46191.004586                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46191.004586                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59736000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59736000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412732                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412732                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 76781.491003                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 76781.491003                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009019                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009019                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52705.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52705.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       915500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       915500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089967                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089967                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5548.484848                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5548.484848                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       751500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       751500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089967                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089967                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4554.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4554.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612429                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612429                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405742                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405742                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31449249500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31449249500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018171                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018171                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398501                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398501                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77510.461081                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77510.461081                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405742                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405742                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31043507500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31043507500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398501                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398501                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76510.461081                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76510.461081                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964757                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249918797                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14944437                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.723199                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964757                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528243711                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528243711                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16834179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13621613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 703                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              124901                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30581396                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16834179                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13621613                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                703                       # number of overall hits
system.l2.overall_hits::.cpu1.data             124901                       # number of overall hits
system.l2.overall_hits::total                30581396                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1308812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907420                       # number of demand (read+write) misses
system.l2.demand_misses::total                2254278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36204                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1308812                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1842                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907420                       # number of overall misses
system.l2.overall_misses::total               2254278                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3066362498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133316872991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    162620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92531836261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     229077692250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3066362498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133316872991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    162620500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92531836261                       # number of overall miss cycles
system.l2.overall_miss_latency::total    229077692250                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16870383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14930425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2545                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32835674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16870383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14930425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2545                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32835674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.087661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.723772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068653                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.087661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.723772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068653                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84696.787593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101860.980027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88284.744843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101972.445241                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101619.095892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84696.787593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101860.980027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88284.744843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101972.445241                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101619.095892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             133822                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4786                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.961137                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2610440                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1576614                       # number of writebacks
system.l2.writebacks::total                   1576614                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48719                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               52075                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48719                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              52075                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1260093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       904086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2202203                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1260093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       904086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2764673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4966876                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2703710498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117288797099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    144022500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83254384274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 203390914371                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2703710498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117288797099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    144022500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83254384274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 259739525143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 463130439514                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.721807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.875780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.721807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.875780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151265                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74714.966645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93079.476752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78400.925422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92086.797356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92357.931749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74714.966645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93079.476752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78400.925422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92086.797356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93949.456280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93243.809492                       # average overall mshr miss latency
system.l2.replacements                        7203966                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2711548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2711548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2711548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2711548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30061521                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30061521                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30061521                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30061521                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2764673                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2764673                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 259739525143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 259739525143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93949.456280                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93949.456280                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.837838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3708.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2870.967742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       958500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       268000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1226500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.837838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19968.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19782.258065                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13055.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8392.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       282500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20178.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           964746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1040407                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         803522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1463245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80451174246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65948192456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146399366702                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1768268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2503652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.454412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.584444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100123.175527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99963.458082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100051.164844                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25625                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2374                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       777897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       657349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1435246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70681978797                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59196811961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 129878790758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.439920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.893885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.573261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90862.901897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90053.855655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90492.355149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16834179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16834882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3066362498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    162620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3228982998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16870383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16872928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.723772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84696.787593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88284.744843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84870.498817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38024                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2703710498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    144022500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2847732998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.721807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74714.966645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78400.925422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74893.041185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12656867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        49240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12706107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       505290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       247697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          752987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52865698745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26583643805                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79449342550                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13162157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13459094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.834174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104624.470591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107323.236878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105512.236665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23094                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          960                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24054                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       482196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       246737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       728933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46606818302                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24057572313                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70664390615                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.830941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96655.339949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97502.897064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96942.230102                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           62                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                65                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          554                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             570                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8545242                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       666996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9212238                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          616                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           635                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.899351                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.897638                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15424.624549                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 41687.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16161.821053                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          117                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          125                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          437                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          445                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8670492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       160000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8830492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.709416                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.421053                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.700787                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19840.942792                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19843.802247                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999852                       # Cycle average of tags in use
system.l2.tags.total_refs                    68278904                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7204156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.477710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.133837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.103308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.968085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.066178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.724368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.502091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.214443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 532079948                       # Number of tag accesses
system.l2.tags.data_accesses                532079948                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2315904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80673728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57864768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    174221824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315193792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2315904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2433472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100903296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100903296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1260527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         904137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2722216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4924903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1576614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1576614                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3967738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138214803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           201424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99137200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    298486703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540007869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3967738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       201424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4169162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172873246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172873246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172873246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3967738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138214803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          201424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99137200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    298486703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            712881115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1546025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1219762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2718728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004831240251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8997872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1455033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4924907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1576614                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4924907                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1576614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  59107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30589                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            227885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            224059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            220461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            653681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            578491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            297045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            289651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            274641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            293759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           300703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           276608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           243726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           235521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            131698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            120429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            134786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           143694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           124427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           104474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194523537417                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24329000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            285757287417                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39977.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58727.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3628093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  967137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4924907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1576614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1296602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  787367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  362954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  295744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  257431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  225244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  207193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  193341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  177622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 173904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 274991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 160318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 100634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  79368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  57802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  35434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  96804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  97295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 100646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1816562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.895731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.100734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.074288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038279     57.16%     57.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       366092     20.15%     77.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88015      4.85%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47467      2.61%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35782      1.97%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30993      1.71%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27086      1.49%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25364      1.40%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157484      8.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1816562                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.497227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    311.347760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94481     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.362202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.337837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80214     84.90%     84.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1482      1.57%     86.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7977      8.44%     94.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3191      3.38%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1150      1.22%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              313      0.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               96      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94486                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              311411200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3782848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98943936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315194048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100903296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  583683682000                       # Total gap between requests
system.mem_ctrls.avgGap                      89776.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2315840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     78064768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56914432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    173998592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98943936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3967628.344023901038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133744985.053565889597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 201424.161060436803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97509030.670176222920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 298104249.619770944118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169516359.050230950117                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1260528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       904137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2722219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1576614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1206852551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65349879688                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67254318                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45880327648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 173252973212                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13956217390923                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33351.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51843.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36610.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50744.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63644.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8852019.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6891963540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3663154110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15348786600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4544714700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46075258320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     132937596780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112187091840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       321648565890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.066553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 290058197924                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19490380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 274135124076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6078339120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3230698680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19393025400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3525400080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46075258320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     191741546460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62667976320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       332712244380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.021474                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160565586809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19490380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 403627735191                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6056213131.250000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28419105740.347279                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221225910000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99186651500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484497050500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5172675                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5172675                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5172675                       # number of overall hits
system.cpu1.icache.overall_hits::total        5172675                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3617                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3617                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3617                       # number of overall misses
system.cpu1.icache.overall_misses::total         3617                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    231375000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    231375000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    231375000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    231375000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5176292                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5176292                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5176292                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5176292                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000699                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000699                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63968.758640                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63968.758640                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63968.758640                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63968.758640                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          113                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2513                       # number of writebacks
system.cpu1.icache.writebacks::total             2513                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1072                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1072                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1072                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1072                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2545                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2545                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2545                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2545                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    174257500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    174257500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    174257500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    174257500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000492                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000492                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000492                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000492                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68470.530452                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68470.530452                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68470.530452                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68470.530452                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2513                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5172675                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5172675                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3617                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3617                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    231375000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    231375000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5176292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5176292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63968.758640                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63968.758640                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1072                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1072                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2545                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2545                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    174257500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    174257500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68470.530452                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68470.530452                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980218                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4814413                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2513                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1915.803024                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359583500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980218                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10355129                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10355129                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9086047                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9086047                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9086047                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9086047                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2574662                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2574662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2574662                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2574662                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254771043176                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254771043176                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254771043176                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254771043176                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11660709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11660709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11660709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11660709                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220798                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98953.199750                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98953.199750                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98953.199750                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98953.199750                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1760486                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       235257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3179                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.040988                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.003460                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031665                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031665                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1956238                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1956238                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1956238                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1956238                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618424                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618424                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61295771324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61295771324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61295771324                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61295771324                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99116.094013                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99116.094013                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99116.094013                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99116.094013                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031665                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8217358                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8217358                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1547840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1547840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127902495000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127902495000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9765198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9765198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82632.891643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82632.891643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1250230                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1250230                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27750556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27750556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93244.702799                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93244.702799                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       868689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        868689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1026822                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1026822                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 126868548176                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 126868548176                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.541712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.541712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123554.567565                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123554.567565                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       706008                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       706008                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320814                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320814                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33545215324                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33545215324                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169249                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169249                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104562.816224                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104562.816224                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3108000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3108000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.216495                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.216495                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        29600                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        29600                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2516500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2516500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.090722                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.090722                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57193.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57193.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           98                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           98                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       532500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       532500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230047                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230047                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5433.673469                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5433.673469                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           98                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           98                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       435500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       435500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230047                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230047                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4443.877551                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4443.877551                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591184                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591184                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426741                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426741                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35051601500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35051601500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82137.881057                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82137.881057                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426741                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426741                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34624860500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34624860500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81137.881057                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81137.881057                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.423148                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10715533                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045062                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.253490                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359595000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.423148                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26404178                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26404178                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 583683702000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30333214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4288162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30125166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5627352                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5088108                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2528634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2528633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16872928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13460287                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          635                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          635                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50611115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44808153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3109332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98536203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159406848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1911207616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       323712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132094592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4203032768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12318771                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102578688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45155966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42703457     94.57%     94.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2431598      5.38%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20911      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45155966                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65688198696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22417322917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25306631877                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568043362                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3820494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               921959017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114813                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724088                       # Number of bytes of host memory used
host_op_rate                                   115835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7564.69                       # Real time elapsed on the host
host_tick_rate                               44717653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868523345                       # Number of instructions simulated
sim_ops                                     876257461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.338275                       # Number of seconds simulated
sim_ticks                                338275315000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.178942                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               36209096                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36508855                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5679384                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58982858                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             58363                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          98251                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           39888                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60216393                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12227                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        730154                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3692398                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25804999                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7184773                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6355047                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       71069171                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127403438                       # Number of instructions committed
system.cpu0.commit.committedOps             130213078                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    643119748                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.202471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.970951                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    592283531     92.10%     92.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27154346      4.22%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9424749      1.47%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3625013      0.56%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2012555      0.31%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       971604      0.15%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       294468      0.05%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       168709      0.03%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7184773      1.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    643119748                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10726118                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86905                       # Number of function calls committed.
system.cpu0.commit.int_insts                121852085                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33039341                       # Number of loads committed
system.cpu0.commit.membars                    4577017                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4577212      3.52%      3.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81537265     62.62%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2811      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1033305      0.79%     66.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.47%     67.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1734763      1.33%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       701051      0.54%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1308220      1.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30914323     23.74%     94.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2454869      1.89%     95.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2855172      2.19%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2486133      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130213078                       # Class of committed instruction
system.cpu0.commit.refs                      38710497                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127403438                       # Number of Instructions Simulated
system.cpu0.committedOps                    130213078                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.210215                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.210215                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            523851176                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1990331                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27469810                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218338247                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34373545                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86135282                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3707722                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4641677                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6498909                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60216393                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 28323940                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    615207640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               739273                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          224                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     270836694                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11389420                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.090715                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33663868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          36267459                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.408010                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         654566634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.429029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.956865                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               481506414     73.56%     73.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120607876     18.43%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25249973      3.86%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13952873      2.13%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7370391      1.13%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  321439      0.05%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3144696      0.48%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1399094      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1013878      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           654566634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11501685                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 9011756                       # number of floating regfile writes
system.cpu0.idleCycles                        9232701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4056530                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33145398                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.278676                       # Inst execution rate
system.cpu0.iew.exec_refs                    65137829                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6065584                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103054354                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             51213738                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2423391                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2511197                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7329133                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          200574690                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             59072245                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2418198                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            184984739                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                863218                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             94887451                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3707722                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             96213581                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2847278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10929                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12945                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18174397                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1657985                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12945                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       942504                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3114026                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                137574994                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168354616                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.818268                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112573182                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.253623                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168643155                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               234115996                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117716090                       # number of integer regfile writes
system.cpu0.ipc                              0.191931                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.191931                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4579729      2.44%      2.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110292795     58.85%     61.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3145      0.00%     61.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  498      0.00%     61.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1093516      0.58%     61.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645264      0.34%     62.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2201922      1.17%     63.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         701164      0.37%     63.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1308458      0.70%     64.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            796879      0.43%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55830991     29.79%     94.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2481672      1.32%     96.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4556242      2.43%     98.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2910661      1.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187402936                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               15093054                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29698772                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12514642                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          20146854                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4330680                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023109                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 753342     17.40%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     14      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   28      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1313      0.03%     17.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           149919      3.46%     20.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               467515     10.80%     31.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               75838      1.75%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2663999     61.51%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                34371      0.79%     95.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           170526      3.94%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13809      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             172060833                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1005061671                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155839974                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250802432                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 192523908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187402936                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8050782                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70361670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1057256                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1695735                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40535679                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    654566634                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.286301                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.792187                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          542789674     82.92%     82.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70799323     10.82%     93.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23627466      3.61%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7373392      1.13%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5554958      0.85%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2115445      0.32%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1841659      0.28%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             336242      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             128475      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      654566634                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.282319                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14945859                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1109388                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            51213738                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7329133                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10654335                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5384813                       # number of misc regfile writes
system.cpu0.numCycles                       663799335                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12751298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              244594776                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             95985747                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6533793                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40992279                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              58510784                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2068562                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            284593032                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             208748861                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155725651                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84487438                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9239693                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3707722                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74019836                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59739953                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         17182563                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       267410469                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     206764583                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1688306                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35447805                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1690882                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   837192524                       # The number of ROB reads
system.cpu0.rob.rob_writes                  414016684                       # The number of ROB writes
system.cpu0.timesIdled                          96621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2513                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.386397                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34955003                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            35170812                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          5003490                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         57426064                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             60539                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          87859                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           27320                       # Number of indirect misses.
system.cpu1.branchPred.lookups               58669721                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6044                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        744615                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3355899                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25908165                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7351802                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6523534                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       71647145                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128567916                       # Number of instructions committed
system.cpu1.commit.committedOps             131454824                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    645297800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.203712                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.977519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    594411917     92.11%     92.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27161378      4.21%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9094504      1.41%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3818414      0.59%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2111989      0.33%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       877841      0.14%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       292066      0.05%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       177889      0.03%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7351802      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    645297800                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10979235                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69337                       # Number of function calls committed.
system.cpu1.commit.int_insts                122839169                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33424108                       # Number of loads committed
system.cpu1.commit.membars                    4700362                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4700362      3.58%      3.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82212541     62.54%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            614      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1076144      0.82%     66.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.46%     67.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1817072      1.38%     68.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       740896      0.56%     69.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1348000      1.03%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31270854     23.79%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2291026      1.74%     95.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2897869      2.20%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2492023      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131454824                       # Class of committed instruction
system.cpu1.commit.refs                      38951772                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128567916                       # Number of Instructions Simulated
system.cpu1.committedOps                    131454824                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.142889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.142889                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            530597064                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1650566                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27126559                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219731354                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                32114761                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 83712647                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3370964                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3655829                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6729411                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   58669721                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 28288260                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    619484378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               745843                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     269195974                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               10037110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.088731                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          32021755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          35015542                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.407126                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         656524847                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.422305                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.938081                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               483641644     73.67%     73.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120927774     18.42%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25367420      3.86%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14091881      2.15%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7449448      1.13%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  285648      0.04%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2270669      0.35%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1457269      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1033094      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           656524847                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11796868                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9267225                       # number of floating regfile writes
system.cpu1.idleCycles                        4685667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3734477                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33386983                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283121                       # Inst execution rate
system.cpu1.iew.exec_refs                    65593209                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5922442                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              103332754                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51484776                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2413395                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2101093                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7134344                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          202396563                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59670767                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2412194                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            187202800                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                862080                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             95016630                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3370964                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             96347738                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2882433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6357                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13151                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     18060668                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1606680                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13151                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       938053                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2796424                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                140175538                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170403252                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819998                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114943670                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.257714                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170689906                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               236745730                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119319896                       # number of integer regfile writes
system.cpu1.ipc                              0.194443                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.194443                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4702513      2.48%      2.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111756552     58.94%     61.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 643      0.00%     61.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1137617      0.60%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645179      0.34%     62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2289563      1.21%     63.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         741015      0.39%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1348256      0.71%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796850      0.42%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56336523     29.71%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2314352      1.22%     96.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4626031      2.44%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2919708      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             189614994                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15443166                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30339188                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12778853                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          20467999                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4408874                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023252                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 770010     17.47%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   31      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    3      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1444      0.03%     17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           163752      3.71%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               507196     11.50%     32.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               75891      1.72%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2687805     60.96%     95.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12112      0.27%     95.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           176870      4.01%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13760      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             173878189                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1010892648                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157624399                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252883294                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 194318678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                189614994                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8077885                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       70941739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1068127                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1554351                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     40357447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    656524847                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288816                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.799373                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          544499863     82.94%     82.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           70222870     10.70%     93.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23792478      3.62%     97.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7707144      1.17%     98.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5781731      0.88%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2177707      0.33%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1865208      0.28%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             343739      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             134107      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      656524847                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286769                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15557038                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1200645                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51484776                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7134344                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11067730                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5589343                       # number of misc regfile writes
system.cpu1.numCycles                       661210514                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15243411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              245748929                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97180976                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6432048                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38260722                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              58525045                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2144874                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            286867621                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             210265910                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157259275                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82739508                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8390543                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3370964                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             73529247                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                60078299                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         17507526                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       269360095                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     212875477                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1665121                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37685376                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1668751                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   841030326                       # The number of ROB reads
system.cpu1.rob.rob_writes                  417436439                       # The number of ROB writes
system.cpu1.timesIdled                          52869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5761636                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2443733                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10709743                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             238558                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3538060                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15797271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31298333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1045804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       277500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15051959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11737845                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30089153                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12015345                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13975830                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3049812                       # Transaction distribution
system.membus.trans_dist::WritebackClean           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12453924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10635                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9345                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1798286                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1798180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13975828                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           454                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47072330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47072330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1204726912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1204726912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14858                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15794548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15794548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15794548                       # Request fanout histogram
system.membus.respLayer1.occupancy        83099088625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47059813758                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   338275315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   338275315000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1230                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          615                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10367408.943089                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   63640521.589227                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          615    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    837826000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            615                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   331899358500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6375956500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     28223991                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        28223991                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     28223991                       # number of overall hits
system.cpu0.icache.overall_hits::total       28223991                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99948                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99948                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99948                       # number of overall misses
system.cpu0.icache.overall_misses::total        99948                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7568321497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7568321497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7568321497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7568321497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     28323939                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     28323939                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     28323939                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     28323939                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003529                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75722.590717                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75722.590717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75722.590717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75722.590717                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8608                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              133                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.721805                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        92593                       # number of writebacks
system.cpu0.icache.writebacks::total            92593                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7354                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7354                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        92594                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        92594                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        92594                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        92594                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7033554498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7033554498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7033554498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7033554498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003269                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003269                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003269                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003269                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75961.233968                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75961.233968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75961.233968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75961.233968                       # average overall mshr miss latency
system.cpu0.icache.replacements                 92593                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     28223991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       28223991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99948                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99948                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7568321497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7568321497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     28323939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     28323939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75722.590717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75722.590717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        92594                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        92594                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7033554498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7033554498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75961.233968                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75961.233968                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28316834                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            92625                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           305.714807                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         56740471                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        56740471                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33830460                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33830460                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33830460                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33830460                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13827107                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13827107                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13827107                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13827107                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1129013656157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1129013656157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1129013656157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1129013656157                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47657567                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47657567                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47657567                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47657567                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.290135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.290135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.290135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.290135                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81652.196382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81652.196382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81652.196382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81652.196382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    170968863                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6989                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3120384                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             99                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.790969                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.595960                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7399536                       # number of writebacks
system.cpu0.dcache.writebacks::total          7399536                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6970554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6970554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6970554                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6970554                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6856553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6856553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6856553                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6856553                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 602815482967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 602815482967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 602815482967                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 602815482967                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143871                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87918.154059                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87918.154059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87918.154059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87918.154059                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7399535                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32262475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32262475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11499257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11499257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 940479027000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 940479027000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43761732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43761732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.262770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.262770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81786.069048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81786.069048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5178904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5178904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6320353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6320353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 554550585000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 554550585000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87740.445035                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87740.445035                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1567985                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1567985                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2327850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2327850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 188534629157                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 188534629157                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3895835                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3895835                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.597523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.597523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80990.883930                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80990.883930                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1791650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1791650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       536200                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       536200                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48264897967                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48264897967                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.137634                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.137634                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90012.864541                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90012.864541                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1044376                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1044376                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     74496500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     74496500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1046795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1046795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30796.403473                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30796.403473                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          614                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          614                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1805                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1805                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     40767000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     40767000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001724                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001724                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22585.595568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22585.595568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1039909                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1039909                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     62290500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     62290500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1045070                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1045070                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004938                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004938                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12069.463282                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12069.463282                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     57223500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57223500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004919                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004919                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11130.811126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11130.811126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2066000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2066000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1992000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1992000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       163314                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         163314                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       566840                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       566840                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48692064253                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48692064253                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       730154                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       730154                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.776329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.776329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85900.896643                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85900.896643                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       566834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       566834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48125216753                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48125216753                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.776321                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.776321                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84901.782097                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84901.782097                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.889666                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43510609                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7419791                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.864129                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.889666                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108378931                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108378931                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1373289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1395705                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2797557                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15504                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1373289                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13059                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1395705                       # number of overall hits
system.l2.overall_hits::total                 2797557                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6019248                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             39471                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6061766                       # number of demand (read+write) misses
system.l2.demand_misses::total               12197574                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77089                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6019248                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            39471                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6061766                       # number of overall misses
system.l2.overall_misses::total              12197574                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6712581979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 620917253439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3655809470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 624917503872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1256203148760                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6712581979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 620917253439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3655809470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 624917503872                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1256203148760                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           92593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7392537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7457471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14995131                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          92593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7392537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7457471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14995131                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.832558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.814233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.751399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.812845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.813436                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.832558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.814233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.751399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.812845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.813436                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87075.743349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103155.286747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92620.138076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103091.657427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102987.950617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87075.743349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103155.286747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92620.138076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103091.657427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102987.950617                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             731910                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     27803                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.324857                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3549033                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3049796                       # number of writebacks
system.l2.writebacks::total                   3049796                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          83879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          81025                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              166367                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         83879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         81025                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             166367                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5935369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        38809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5980741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12031207                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5935369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        38809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5980741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3852937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15884144                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5901789988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 556035865815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3226744475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 559819225771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1124983626049                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5901789988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 556035865815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3226744475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 559819225771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 350077949133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1475061575182                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.823907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.802887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.738797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.801980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.802341                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.823907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.802887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.738797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.801980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.059287                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77361.970271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93681.768701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83144.231364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93603.656432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93505.466746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77361.970271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93681.768701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83144.231364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93603.656432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90860.024219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92863.775044                       # average overall mshr miss latency
system.l2.replacements                       27388048                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3531864                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3531864                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           16                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             16                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3531880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3531880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10472498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10472498                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           36                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             36                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10472534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10472534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           36                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           36                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3852937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3852937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 350077949133                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 350077949133                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90860.024219                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90860.024219                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             327                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             460                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  787                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2516                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5824000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      5879000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11703000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3303                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.792907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.733179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761732                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4651.757188                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4651.107595                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4651.430843                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              58                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1233                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2458                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     25551999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25599997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51151996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.715197                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20858.774694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20762.365775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20810.413344                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           293                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           302                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                595                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1302                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1286                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2588                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9585000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      7979500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17564500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1595                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1588                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.816301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.809824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.813069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7361.751152                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6204.898911                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6786.901082                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           42                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            67                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1261                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2521                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26647500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     26099500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     52747000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.789969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.794081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.792020                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21148.809524                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20697.462331                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20923.046410                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           158112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           159067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                317179                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         929154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         922390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1851544                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92603056128                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91997269674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  184600325802                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1087266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1081457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2168723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.854578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.852914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99663.840578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99737.930457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99700.750186                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29579                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24559                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            54138                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       899575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       897831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1797406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  81364583779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  81162162338                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162526746117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.827373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.830205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90447.804551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90398.039651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90422.946244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77089                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        39471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6712581979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3655809470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10368391449                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        92593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.832558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.751399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.803181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87075.743349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92620.138076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88953.255396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          801                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          662                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1463                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        38809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       115097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5901789988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3226744475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9128534463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.823907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.738797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.793100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77361.970271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83144.231364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79311.662884                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1215177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1236638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2451815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5090094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5139376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10229470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 528314197311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 532920234198                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1061234431509                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6305271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6376014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12681285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.807276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.806048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103792.620983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103693.567896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103742.855838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54300                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        56466                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       110766                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5035794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5082910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10118704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 474671282036                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 478657063433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 953328345469                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.798664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.797192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.797924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94259.471701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94169.887610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94214.471089                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          207                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               260                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          463                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          156                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             619                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9961476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1142990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11104466                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          670                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           879                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.691045                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.746411                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.704209                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21515.066955                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7326.858974                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17939.363489                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          145                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          168                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          318                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          133                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          451                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6433721                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2786469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9220190                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.474627                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.513083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20231.827044                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20950.894737                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20443.880266                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                    32578953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27388537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.189511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.608638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.231436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.500263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.136802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.660421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.862399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.525135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.166569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.138475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 259444705                       # Number of tag accesses
system.l2.tags.data_accesses                259444705                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4882368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     379991616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2483776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     382882048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    239296832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1009536640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4882368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2483776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7366144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195187968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195187968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5937369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          38809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5982532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3739013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15774010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3049812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3049812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14433119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1123320559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7342469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1131865173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    707402584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2984363905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14433119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7342469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21775588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      577009197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            577009197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      577009197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14433119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1123320559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7342469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1131865173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    707402584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3561373102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2968446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5853097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     38809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5899429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3731111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001039875750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       182589                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       182589                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26963327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2797051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15774007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3049848                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15774007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3049848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 175273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 81402                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            697767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            704689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            649017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            654577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            674886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            762368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            595841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            558111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            486684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            733804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           841694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2192123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2499893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1591073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1088204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           868003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            160909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            165818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            144524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            141729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            137361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            223340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           252514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           254006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           255487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           205613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           183721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           174943                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 564290130862                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                77993670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            856766393362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36175.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54925.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9466005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2011448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15774007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3049848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2630114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2722050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2480084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2129550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1536228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1026460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  677587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  476596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  349843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  290005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 293659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 388805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 203478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 129823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 100463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  76398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  27986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 157797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 186713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 190449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 197252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 185795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 184079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 184679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7089727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.608598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.771404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.535621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4133310     58.30%     58.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1788911     25.23%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       422244      5.96%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       194426      2.74%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116458      1.64%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76088      1.07%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52984      0.75%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38645      0.55%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       266661      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7089727                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       182589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.430787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.404661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.380261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        177441     97.18%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3817      2.09%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          629      0.34%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          268      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          139      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           99      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           47      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           42      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           28      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           17      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            9      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            6      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        182589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       182589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.789156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           162122     88.79%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3395      1.86%     90.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9968      5.46%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5405      2.96%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1230      0.67%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              311      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        182589                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              998318976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11217472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189980736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1009536448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195190272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2951.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       561.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2984.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    577.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  338275311500                       # Total gap between requests
system.mem_ctrls.avgGap                      17970.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4882432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    374598208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2483776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    377563456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    238791104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14433308.561105025932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1107376717.689258575439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7342468.959048932418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1116142500.672861576080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 705907565.262336611748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 561615724.162432551384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5937368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        38809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5982532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3739010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3049848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2734837836                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 309749230169                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1607643884                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 311644487939                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 231030193534                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8487201906039                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35848.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52169.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41424.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52092.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61789.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2782827.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27702407460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14724178755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         73552552920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8806061700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26703034800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     151479098280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2336375040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       305303708955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        902.530263                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4797415527                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11295700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 322182199473                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22918264740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12181335210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37822407840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6689242080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26703034800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     148755737460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4629731520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       259699753650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        767.717129                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10743161582                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11295700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 316236453418                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1594                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          798                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9612101.503759                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   44575908.116514                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          798    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    773359500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            798                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   330604858000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7670457000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     28231513                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28231513                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     28231513                       # number of overall hits
system.cpu1.icache.overall_hits::total       28231513                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        56746                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         56746                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        56746                       # number of overall misses
system.cpu1.icache.overall_misses::total        56746                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4197339999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4197339999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4197339999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4197339999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     28288259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28288259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     28288259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28288259                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002006                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73967.151852                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73967.151852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73967.151852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73967.151852                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2985                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.934426                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52530                       # number of writebacks
system.cpu1.icache.writebacks::total            52530                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4216                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4216                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4216                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4216                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52530                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52530                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3885375500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3885375500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3885375500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3885375500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001857                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001857                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001857                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001857                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73964.886731                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73964.886731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73964.886731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73964.886731                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52530                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     28231513                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28231513                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        56746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        56746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4197339999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4197339999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     28288259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28288259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73967.151852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73967.151852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4216                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4216                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3885375500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3885375500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73964.886731                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73964.886731                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28644850                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52562                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           544.972604                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56629048                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56629048                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34022283                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34022283                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34022283                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34022283                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13807505                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13807505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13807505                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13807505                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1126354849847                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1126354849847                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1126354849847                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1126354849847                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47829788                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47829788                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47829788                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47829788                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.288680                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288680                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.288680                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288680                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81575.552560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81575.552560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81575.552560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81575.552560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    172462335                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4960                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3155313                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.657758                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.047619                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7461899                       # number of writebacks
system.cpu1.dcache.writebacks::total          7461899                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6897324                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6897324                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6897324                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6897324                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6910181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6910181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6910181                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6910181                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 606607415435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 606607415435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 606607415435                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 606607415435                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144474                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144474                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144474                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87784.591378                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87784.591378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87784.591378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87784.591378                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7461897                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32523728                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32523728                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11599417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11599417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 947533084000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 947533084000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     44123145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44123145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.262887                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.262887                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81687.992078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81687.992078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5209007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5209007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6390410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6390410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 559569028000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 559569028000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87563.869611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87563.869611                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1498555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1498555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2208088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2208088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 178821765847                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 178821765847                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3706643                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3706643                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.595711                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.595711                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80984.890931                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80984.890931                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1688317                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1688317                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       519771                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       519771                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47038387435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47038387435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90498.291430                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90498.291430                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1075847                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1075847                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     66001000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     66001000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1078059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1078059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002052                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002052                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29837.703436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29837.703436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          201                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          201                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2011                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2011                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     56572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     56572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001865                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001865                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28131.277971                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28131.277971                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1071328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1071328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4972                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4972                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     60362500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     60362500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1076300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1076300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004620                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004620                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12140.486726                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12140.486726                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4949                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4949                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     55465500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     55465500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004598                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004598                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11207.415640                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11207.415640                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1412000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1412000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1360000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1360000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       167853                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         167853                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       576762                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       576762                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49311203296                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49311203296                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       744615                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       744615                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.774577                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.774577                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85496.623037                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85496.623037                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       576759                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       576759                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  48734441296                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  48734441296                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.774573                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.774573                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84497.062544                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84497.062544                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.863658                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43840734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7483510                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.858312                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.863658                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995739                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995739                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108941008                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108941008                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 338275315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12859618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6581676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11474649                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24338260                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6652633                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11273                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9964                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21237                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2187745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2187746                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145124                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12714495                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          879                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       277779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22226320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22416947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45078636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11851840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    946691968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6723840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    954838912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1920106560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34107804                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198538240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49117134                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.272265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.457643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36021756     73.34%     73.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12817874     26.10%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 277501      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49117134                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30057548827                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11145453746                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         139376524                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11241404365                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79186215                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
