<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HMAIR1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">HMAIR1, Hyp Memory Attribute Indirection Register 1</h1><p>The HMAIR1 characteristics are:</p><h2>Purpose</h2>
          <p>Along with <a href="AArch32-hmair0.html">HMAIR0</a>, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.</p>
        
          <p>AttrIndx[2] indicates the HMAIR register to be used:</p>
        
          <ul>
            <li>
              When AttrIndx[2] is 0, <a href="AArch32-hmair0.html">HMAIR0</a> is used.
            </li>
            <li>
              When AttrIndx[2] is 1, HMAIR1 is used.
            </li>
          </ul>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Virtual memory control registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td></tr></table>
          <p>AttrIndx[2], from the translation table descriptor, selects the appropriate HMAIR: setting AttrIndx[2] to 1 selects HMAIR1.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register HMAIR1
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mair_el2.html">MAIR_EL2[63:32]
        </a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>HMAIR1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The HMAIR1 bit assignments are:</p><h3>When TTBCR.EAE==1:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr7</a></td><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr6</a></td><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr5</a></td><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr4</a></td></tr></tbody></table><h4 id="TTBCR.EAE1_Attr">Attr&lt;n&gt;, bits [8(n-4)+7:8(n-4)], for n = 4 to 7</h4>
              <p>The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</p>
            
              <ul>
                <li>
                  AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.
                </li>
                <li>
                  AttrIndx[2] defines which MAIR to access. Attr7 to Attr4 are in MAIR1, and Attr3 to Attr0 are in MAIR0.
                </li>
              </ul>
            
              <p>Bits [7:4] are encoded as follows:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Attr&lt;n&gt;[7:4]</th>
                      <th>Meaning</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">00RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>Normal memory, Outer Write-Through Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0100</span>
                      </td>
                      <td>Normal memory, Outer Non-cacheable</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">01RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>Normal memory, Outer Write-Back Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">10RW</span>
                      </td>
                      <td>Normal memory, Outer Write-Through Non-transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">11RW</span>
                      </td>
                      <td>Normal memory, Outer Write-Back Non-transient</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.</p>
            
              <p>The meaning of bits [3:0] depends on the value of bits [7:4]:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Attr&lt;n&gt;[3:0]</th>
                      <th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
                      <th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>Device-nGnRnE memory</td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">00RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Through Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0100</span>
                      </td>
                      <td>Device-nGnRE memory</td>
                      <td>Normal memory, Inner Non-cacheable</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">01RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Back Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1000</span>
                      </td>
                      <td>Device-nGRE memory</td>
                      <td>Normal memory, Inner Write-Through Non-transient (RW=00)</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">10RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Through Non-transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td>Device-GRE memory</td>
                      <td>Normal memory, Inner Write-Back Non-transient (RW=00)</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">11RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Back Non-transient</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.</p>
            
              <p>The R and W bits in some Attr&lt;n&gt; fields have the following meanings:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>R or W</th>
                      <th>Meaning</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0</span>
                      </td>
                      <td>No Allocate</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1</span>
                      </td>
                      <td>Allocate</td>
                    </tr>
                  </tbody>
                
              </table>
            <h2>Accessing the HMAIR1</h2><p>To access the HMAIR1:</p><p class="asm-code">MRC p15,4,&lt;Rt&gt;,c10,c2,1 ; Read HMAIR1 into Rt</p><p class="asm-code">MCR p15,4,&lt;Rt&gt;,c10,c2,1 ; Write Rt to HMAIR1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>100</td><td>1010</td><td>0010</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
