

================================================================
== Vitis HLS Report for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7'
================================================================
* Date:           Thu Oct 13 07:49:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      226|  10.000 ns|  1.130 us|    2|  226|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        0|      224|         2|          1|          1|  0 ~ 224|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     223|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      93|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      93|     304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_fu_155_p2              |         +|   0|  0|  47|          40|           1|
    |add_ln343_fu_212_p2               |         +|   0|  0|  15|           8|           1|
    |y_fu_167_p2                       |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |cmp_i_i7_not37_fu_178_p2          |      icmp|   0|  0|  20|          32|          32|
    |cmp_i_i7_not_mid1_fu_173_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1057_5_fu_183_p2           |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_150_p2             |      icmp|   0|  0|  21|          40|          40|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln317_fu_196_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln1057_fu_201_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln317_fu_188_p3            |    select|   0|  0|   2|           1|           1|
    |x_13_fu_218_p3                    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 223|         199|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Row_Buffer_blk_n         |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fft_row_op_st_blk_n    |   9|          2|    1|          2|
    |c_row_op_st_blk_n        |   9|          2|    1|          2|
    |indvar_flatten8_fu_68    |   9|          2|   40|         80|
    |x_fu_60                  |   9|          2|    8|         16|
    |y_1_fu_64                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   86|        172|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |indvar_flatten8_fu_68    |  40|   0|   40|          0|
    |or_ln317_reg_287         |   1|   0|    1|          0|
    |p_cast_reg_278           |   8|   0|   32|         24|
    |x_fu_60                  |   8|   0|    8|          0|
    |y_1_fu_64                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  93|   0|  117|         24|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7|  return value|
|c_fft_row_op_st_dout     |   in|   32|     ap_fifo|                                            c_fft_row_op_st|       pointer|
|c_fft_row_op_st_empty_n  |   in|    1|     ap_fifo|                                            c_fft_row_op_st|       pointer|
|c_fft_row_op_st_read     |  out|    1|     ap_fifo|                                            c_fft_row_op_st|       pointer|
|c_row_op_st_din          |  out|   32|     ap_fifo|                                                c_row_op_st|       pointer|
|c_row_op_st_full_n       |   in|    1|     ap_fifo|                                                c_row_op_st|       pointer|
|c_row_op_st_write        |  out|    1|     ap_fifo|                                                c_row_op_st|       pointer|
|Row_Buffer_din           |  out|   32|     ap_fifo|                                                 Row_Buffer|       pointer|
|Row_Buffer_full_n        |   in|    1|     ap_fifo|                                                 Row_Buffer|       pointer|
|Row_Buffer_write         |  out|    1|     ap_fifo|                                                 Row_Buffer|       pointer|
|i_op_assign_9            |   in|    8|     ap_none|                                              i_op_assign_9|        scalar|
|bound5                   |   in|   40|     ap_none|                                                     bound5|        scalar|
|empty                    |   in|    8|     ap_none|                                                      empty|        scalar|
|ctrl1_reg_load_cast1     |   in|    8|     ap_none|                                       ctrl1_reg_load_cast1|        scalar|
|select_ln317_4           |   in|    1|     ap_none|                                             select_ln317_4|        scalar|
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 6 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln317_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln317_4"   --->   Operation 8 'read' 'select_ln317_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctrl1_reg_load_cast1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl1_reg_load_cast1"   --->   Operation 9 'read' 'ctrl1_reg_load_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound5_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %bound5"   --->   Operation 11 'read' 'bound5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_op_assign_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_op_assign_9"   --->   Operation 12 'read' 'i_op_assign_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %tmp"   --->   Operation 13 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_op_assign_9_cast = zext i8 %i_op_assign_9_read"   --->   Operation 14 'zext' 'i_op_assign_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Row_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i40 0, i40 %indvar_flatten8"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %i_op_assign_9_cast, i32 %y_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge105.loopexit.preheader"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i40 %indvar_flatten8"   --->   Operation 22 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.28ns)   --->   "%icmp_ln1057 = icmp_eq  i40 %indvar_flatten8_load, i40 %bound5_read"   --->   Operation 23 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "%add_ln1057 = add i40 %indvar_flatten8_load, i40 1"   --->   Operation 24 'add' 'add_ln1057' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %._crit_edge110.loopexit, void %._crit_edge119.loopexit.exitStub"   --->   Operation 25 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x_load_1 = load i8 %x"   --->   Operation 26 'load' 'x_load_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%y_1_load = load i32 %y_1" [src/main.cpp:340]   --->   Operation 27 'load' 'y_1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.20ns)   --->   "%y = add i32 %y_1_load, i32 1" [src/main.cpp:340]   --->   Operation 28 'add' 'y' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.11ns)   --->   "%cmp_i_i7_not_mid1 = icmp_slt  i32 %y, i32 %p_cast" [src/main.cpp:340]   --->   Operation 29 'icmp' 'cmp_i_i7_not_mid1' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.11ns)   --->   "%cmp_i_i7_not37 = icmp_slt  i32 %y_1_load, i32 %p_cast" [src/main.cpp:340]   --->   Operation 30 'icmp' 'cmp_i_i7_not37' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln1057_5 = icmp_eq  i8 %x_load_1, i8 %ctrl1_reg_load_cast1_read"   --->   Operation 31 'icmp' 'icmp_ln1057_5' <Predicate = (!icmp_ln1057)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln317)   --->   "%select_ln317 = select i1 %icmp_ln1057_5, i1 %cmp_i_i7_not_mid1, i1 %cmp_i_i7_not37" [src/main.cpp:317]   --->   Operation 32 'select' 'select_ln317' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln317 = or i1 %select_ln317_4_read, i1 %select_ln317" [src/main.cpp:317]   --->   Operation 33 'or' 'or_ln317' <Predicate = (!icmp_ln1057)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.52ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_5, i32 %y, i32 %y_1_load"   --->   Operation 34 'select' 'select_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %or_ln317, void, void %.critedge" [src/main.cpp:349]   --->   Operation 35 'br' 'br_ln349' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/main.cpp:343]   --->   Operation 36 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.90ns)   --->   "%add_ln343 = add i8 %x_load, i8 1" [src/main.cpp:343]   --->   Operation 37 'add' 'add_ln343' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%x_13 = select i1 %icmp_ln1057_5, i8 1, i8 %add_ln343" [src/main.cpp:343]   --->   Operation 38 'select' 'x_13' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln1057 = store i40 %add_ln1057, i40 %indvar_flatten8"   --->   Operation 39 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln1057 = store i32 %select_ln1057, i32 %y_1"   --->   Operation 40 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln343 = store i8 %x_13, i8 %x" [src/main.cpp:343]   --->   Operation 41 'store' 'store_ln343' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge105.loopexit.preheader"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_340_6_VITIS_LOOP_343_7_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 224, i64 56"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln317 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:317]   --->   Operation 45 'specpipeline' 'specpipeline_ln317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/main.cpp:317]   --->   Operation 46 'specloopname' 'specloopname_ln317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.50ns)   --->   "%c_fft_row_op_st_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c_fft_row_op_st" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'c_fft_row_op_st_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c_row_op_st, i32 %c_fft_row_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Row_Buffer, i32 %c_fft_row_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (!or_ln317)> <Delay = 1.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2560> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln350 = br void %.critedge" [src/main.cpp:350]   --->   Operation 50 'br' 'br_ln350' <Predicate = (!or_ln317)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_op_assign_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl1_reg_load_cast1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln317_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_fft_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Row_Buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                         (alloca           ) [ 0110]
y_1                       (alloca           ) [ 0110]
indvar_flatten8           (alloca           ) [ 0110]
select_ln317_4_read       (read             ) [ 0110]
ctrl1_reg_load_cast1_read (read             ) [ 0110]
tmp                       (read             ) [ 0000]
bound5_read               (read             ) [ 0110]
i_op_assign_9_read        (read             ) [ 0000]
p_cast                    (zext             ) [ 0110]
i_op_assign_9_cast        (zext             ) [ 0000]
specinterface_ln0         (specinterface    ) [ 0000]
specinterface_ln0         (specinterface    ) [ 0000]
specinterface_ln0         (specinterface    ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
indvar_flatten8_load      (load             ) [ 0000]
icmp_ln1057               (icmp             ) [ 0110]
add_ln1057                (add              ) [ 0000]
br_ln1057                 (br               ) [ 0000]
x_load_1                  (load             ) [ 0000]
y_1_load                  (load             ) [ 0000]
y                         (add              ) [ 0000]
cmp_i_i7_not_mid1         (icmp             ) [ 0000]
cmp_i_i7_not37            (icmp             ) [ 0000]
icmp_ln1057_5             (icmp             ) [ 0000]
select_ln317              (select           ) [ 0000]
or_ln317                  (or               ) [ 0101]
select_ln1057             (select           ) [ 0000]
br_ln349                  (br               ) [ 0000]
x_load                    (load             ) [ 0000]
add_ln343                 (add              ) [ 0000]
x_13                      (select           ) [ 0000]
store_ln1057              (store            ) [ 0000]
store_ln1057              (store            ) [ 0000]
store_ln343               (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
specloopname_ln0          (specloopname     ) [ 0000]
speclooptripcount_ln0     (speclooptripcount) [ 0000]
specpipeline_ln317        (specpipeline     ) [ 0000]
specloopname_ln317        (specloopname     ) [ 0000]
c_fft_row_op_st_read      (read             ) [ 0000]
write_ln174               (write            ) [ 0000]
write_ln174               (write            ) [ 0000]
br_ln350                  (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_op_assign_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl1_reg_load_cast1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_load_cast1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln317_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln317_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_fft_row_op_st">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_row_op_st">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Row_Buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Buffer"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_340_6_VITIS_LOOP_343_7_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="y_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten8_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="select_ln317_4_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln317_4_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ctrl1_reg_load_cast1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_load_cast1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bound5_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="40" slack="0"/>
<pin id="92" dir="0" index="1" bw="40" slack="0"/>
<pin id="93" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound5_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_op_assign_9_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_op_assign_9_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_fft_row_op_st_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_fft_row_op_st_read/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln174_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln174_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_op_assign_9_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_9_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="40" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten8_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="40" slack="1"/>
<pin id="149" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln1057_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="0"/>
<pin id="152" dir="0" index="1" bw="40" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln1057_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="40" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="x_load_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="y_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="y_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="cmp_i_i7_not_mid1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i7_not_mid1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="cmp_i_i7_not37_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i7_not37/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln1057_5_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="1"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_5/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln317_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="or_ln317_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln1057_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln343_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln343/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_13/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln1057_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="40" slack="0"/>
<pin id="228" dir="0" index="1" bw="40" slack="1"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln1057_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln343_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln343/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="x_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="249" class="1005" name="y_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="indvar_flatten8_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="40" slack="0"/>
<pin id="258" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="263" class="1005" name="select_ln317_4_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln317_4_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="ctrl1_reg_load_cast1_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctrl1_reg_load_cast1_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="bound5_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="40" slack="1"/>
<pin id="275" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="bound5_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_cast_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="287" class="1005" name="or_ln317_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln317 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="102" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="84" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="161" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="173" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="178" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="183" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="167" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="164" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="183" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="155" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="201" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="218" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="60" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="252"><net_src comp="64" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="259"><net_src comp="68" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="266"><net_src comp="72" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="271"><net_src comp="78" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="276"><net_src comp="90" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="281"><net_src comp="124" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="290"><net_src comp="196" pin="2"/><net_sink comp="287" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_fft_row_op_st | {}
	Port: c_row_op_st | {3 }
	Port: Row_Buffer | {3 }
 - Input state : 
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : i_op_assign_9 | {1 }
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : bound5 | {1 }
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : empty | {1 }
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : ctrl1_reg_load_cast1 | {1 }
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : select_ln317_4 | {1 }
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : c_fft_row_op_st | {3 }
	Port: Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7 : c_row_op_st | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1057 : 1
		add_ln1057 : 1
		br_ln1057 : 2
		y : 1
		cmp_i_i7_not_mid1 : 2
		cmp_i_i7_not37 : 1
		icmp_ln1057_5 : 1
		select_ln317 : 3
		or_ln317 : 4
		select_ln1057 : 2
		br_ln349 : 4
		add_ln343 : 1
		x_13 : 2
		store_ln1057 : 2
		store_ln1057 : 3
		store_ln343 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |           add_ln1057_fu_155          |    0    |    47   |
|    add   |               y_fu_167               |    0    |    39   |
|          |           add_ln343_fu_212           |    0    |    15   |
|----------|--------------------------------------|---------|---------|
|          |          icmp_ln1057_fu_150          |    0    |    21   |
|   icmp   |       cmp_i_i7_not_mid1_fu_173       |    0    |    20   |
|          |         cmp_i_i7_not37_fu_178        |    0    |    20   |
|          |         icmp_ln1057_5_fu_183         |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|          |          select_ln317_fu_188         |    0    |    2    |
|  select  |         select_ln1057_fu_201         |    0    |    32   |
|          |              x_13_fu_218             |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|    or    |            or_ln317_fu_196           |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |    select_ln317_4_read_read_fu_72    |    0    |    0    |
|          | ctrl1_reg_load_cast1_read_read_fu_78 |    0    |    0    |
|   read   |            tmp_read_fu_84            |    0    |    0    |
|          |        bound5_read_read_fu_90        |    0    |    0    |
|          |     i_op_assign_9_read_read_fu_96    |    0    |    0    |
|          |   c_fft_row_op_st_read_read_fu_102   |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_108       |    0    |    0    |
|          |       write_ln174_write_fu_116       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |             p_cast_fu_124            |    0    |    0    |
|          |       i_op_assign_9_cast_fu_128      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   217   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       bound5_read_reg_273       |   40   |
|ctrl1_reg_load_cast1_read_reg_268|    8   |
|     indvar_flatten8_reg_256     |   40   |
|         or_ln317_reg_287        |    1   |
|          p_cast_reg_278         |   32   |
|   select_ln317_4_read_reg_263   |    1   |
|            x_reg_241            |    8   |
|           y_1_reg_249           |   32   |
+---------------------------------+--------+
|              Total              |   162  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   217  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   162  |    -   |
+-----------+--------+--------+
|   Total   |   162  |   217  |
+-----------+--------+--------+
