module partsel_00763(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [25:2] x4;
  wire signed [6:28] x5;
  wire signed [26:4] x6;
  wire signed [4:24] x7;
  wire [27:1] x8;
  wire [0:27] x9;
  wire [0:30] x10;
  wire [25:1] x11;
  wire [31:2] x12;
  wire [1:31] x13;
  wire [3:25] x14;
  wire [4:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:31] p0 = 763568818;
  localparam signed [28:5] p1 = 310702608;
  localparam [28:4] p2 = 5737270;
  localparam signed [25:5] p3 = 549324864;
  assign x4 = (x1[16 +: 4] - (p1 ^ {x0[18], {2{x3[11]}}}));
  assign x5 = x1[20 + s2 -: 2];
  assign x6 = p3[9 + s2];
  assign x7 = {{(x1[13 + s2] + (x6[10 +: 4] & x2)), (!ctrl[3] && !ctrl[2] && !ctrl[1] ? x6[23 + s3 +: 2] : x4[17])}, p3[14 + s0]};
  assign x8 = p1[21 -: 2];
  assign x9 = (p2[19 + s2 +: 4] ^ {(ctrl[1] && !ctrl[3] || !ctrl[3] ? p1 : ((x5[18 + s3] & p2[13 -: 1]) - (((p2 | x3[18 +: 2]) - (p2[29 + s1 +: 2] | (x8[27 + s3 -: 4] & p2[11]))) | p3))), ({2{x7[9 + s0 +: 5]}} - ({2{x6[28 + s2 -: 5]}} | x3[22 -: 2]))});
  assign x10 = (!ctrl[0] && ctrl[3] && ctrl[0] ? {2{{x2[17 -: 1], ({2{(p1[10 + s1] & (x7[15 +: 2] ^ x2[10 +: 4]))}} - {2{x2[12 -: 1]}})}}} : (x3[9] | (ctrl[2] || !ctrl[0] || !ctrl[1] ? (!ctrl[0] && !ctrl[3] || !ctrl[0] ? {2{p0[7 + s0]}} : (p3 | p0[30 + s2 -: 4])) : x3[9])));
  assign x11 = p3;
  assign x12 = x0[17 -: 1];
  assign x13 = {2{p3[14]}};
  assign x14 = x3[1 + s3 -: 6];
  assign x15 = x3[19 + s2];
  assign y0 = p3[14 + s3 +: 2];
  assign y1 = x6[12 + s2];
  assign y2 = x0[17 + s3];
  assign y3 = ((!ctrl[0] || ctrl[0] && !ctrl[0] ? {2{x6}} : {2{{2{{2{p2[23]}}}}}}) + p3[31 + s3 -: 6]);
endmodule
