Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 13 17:24:49 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Timer_timing_summary_routed.rpt -pb Timer_timing_summary_routed.pb -rpx Timer_timing_summary_routed.rpx -warn_on_violation
| Design       : Timer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: U_Clkdiv_10hz/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.110        0.000                      0                   28        0.445        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.110        0.000                      0                   28        0.445        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 2.271ns (58.116%)  route 1.637ns (41.884%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     5.138    U_Clkdiv_10hz/CLK
    SLICE_X63Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.832     6.426    U_Clkdiv_10hz/counter[0]
    SLICE_X63Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.006 r  U_Clkdiv_10hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_Clkdiv_10hz/counter0_carry_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_Clkdiv_10hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_Clkdiv_10hz/counter0_carry__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_Clkdiv_10hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_Clkdiv_10hz/counter0_carry__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_Clkdiv_10hz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_Clkdiv_10hz/counter0_carry__2_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  U_Clkdiv_10hz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    U_Clkdiv_10hz/counter0_carry__3_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  U_Clkdiv_10hz/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    U_Clkdiv_10hz/counter0_carry__4_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  U_Clkdiv_10hz/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.805     8.715    U_Clkdiv_10hz/data0[26]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.331     9.046 r  U_Clkdiv_10hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.046    U_Clkdiv_10hz/counter_0[26]
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.842    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Clkdiv_10hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 2.127ns (55.700%)  route 1.692ns (44.300%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     5.138    U_Clkdiv_10hz/CLK
    SLICE_X63Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.832     6.426    U_Clkdiv_10hz/counter[0]
    SLICE_X63Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.006 r  U_Clkdiv_10hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_Clkdiv_10hz/counter0_carry_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_Clkdiv_10hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_Clkdiv_10hz/counter0_carry__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_Clkdiv_10hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_Clkdiv_10hz/counter0_carry__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_Clkdiv_10hz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_Clkdiv_10hz/counter0_carry__2_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  U_Clkdiv_10hz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    U_Clkdiv_10hz/counter0_carry__3_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  U_Clkdiv_10hz/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    U_Clkdiv_10hz/counter0_carry__4_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  U_Clkdiv_10hz/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.860     8.658    U_Clkdiv_10hz/data0[25]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.299     8.957 r  U_Clkdiv_10hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.957    U_Clkdiv_10hz/counter_0[25]
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.842    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.031    15.112    U_Clkdiv_10hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.964ns (25.693%)  route 2.788ns (74.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.136    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.419     5.555 f  U_Clkdiv_10hz/counter_reg[24]/Q
                         net (fo=2, routed)           0.690     6.245    U_Clkdiv_10hz/counter[24]
    SLICE_X62Y81         LUT4 (Prop_lut4_I2_O)        0.297     6.542 r  U_Clkdiv_10hz/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.184    U_Clkdiv_10hz/counter[26]_i_5_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.124     7.308 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.455     8.764    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.888 r  U_Clkdiv_10hz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.888    U_Clkdiv_10hz/counter_0[1]
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.495    14.836    U_Clkdiv_10hz/CLK
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[1]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.029    15.102    U_Clkdiv_10hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.992ns (26.244%)  route 2.788ns (73.756%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.136    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.419     5.555 f  U_Clkdiv_10hz/counter_reg[24]/Q
                         net (fo=2, routed)           0.690     6.245    U_Clkdiv_10hz/counter[24]
    SLICE_X62Y81         LUT4 (Prop_lut4_I2_O)        0.297     6.542 r  U_Clkdiv_10hz/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.184    U_Clkdiv_10hz/counter[26]_i_5_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.124     7.308 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.455     8.764    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.152     8.916 r  U_Clkdiv_10hz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.916    U_Clkdiv_10hz/counter_0[3]
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.495    14.836    U_Clkdiv_10hz/CLK
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.075    15.148    U_Clkdiv_10hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.015ns (54.927%)  route 1.653ns (45.072%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     5.138    U_Clkdiv_10hz/CLK
    SLICE_X63Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.832     6.426    U_Clkdiv_10hz/counter[0]
    SLICE_X63Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.006 r  U_Clkdiv_10hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_Clkdiv_10hz/counter0_carry_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_Clkdiv_10hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_Clkdiv_10hz/counter0_carry__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_Clkdiv_10hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_Clkdiv_10hz/counter0_carry__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_Clkdiv_10hz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_Clkdiv_10hz/counter0_carry__2_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.682 r  U_Clkdiv_10hz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.821     8.503    U_Clkdiv_10hz/data0[18]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.303     8.806 r  U_Clkdiv_10hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.806    U_Clkdiv_10hz/counter_0[18]
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.842    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[18]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.029    15.110    U_Clkdiv_10hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 2.025ns (55.345%)  route 1.634ns (44.655%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     5.138    U_Clkdiv_10hz/CLK
    SLICE_X63Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.832     6.426    U_Clkdiv_10hz/counter[0]
    SLICE_X63Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.006 r  U_Clkdiv_10hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_Clkdiv_10hz/counter0_carry_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_Clkdiv_10hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_Clkdiv_10hz/counter0_carry__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_Clkdiv_10hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_Clkdiv_10hz/counter0_carry__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_Clkdiv_10hz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_Clkdiv_10hz/counter0_carry__2_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.661 r  U_Clkdiv_10hz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.463    U_Clkdiv_10hz/data0[20]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.334     8.797 r  U_Clkdiv_10hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.797    U_Clkdiv_10hz/counter_0[20]
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.842    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[20]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Clkdiv_10hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.964ns (26.823%)  route 2.630ns (73.177%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.136    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.419     5.555 f  U_Clkdiv_10hz/counter_reg[24]/Q
                         net (fo=2, routed)           0.690     6.245    U_Clkdiv_10hz/counter[24]
    SLICE_X62Y81         LUT4 (Prop_lut4_I2_O)        0.297     6.542 r  U_Clkdiv_10hz/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.184    U_Clkdiv_10hz/counter[26]_i_5_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.124     7.308 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.297     8.606    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  U_Clkdiv_10hz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.730    U_Clkdiv_10hz/counter_0[2]
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.495    14.836    U_Clkdiv_10hz/CLK
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[2]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.031    15.104    U_Clkdiv_10hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.992ns (27.388%)  route 2.630ns (72.612%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.136    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.419     5.555 f  U_Clkdiv_10hz/counter_reg[24]/Q
                         net (fo=2, routed)           0.690     6.245    U_Clkdiv_10hz/counter[24]
    SLICE_X62Y81         LUT4 (Prop_lut4_I2_O)        0.297     6.542 r  U_Clkdiv_10hz/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.184    U_Clkdiv_10hz/counter[26]_i_5_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I3_O)        0.124     7.308 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.297     8.606    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.152     8.758 r  U_Clkdiv_10hz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.758    U_Clkdiv_10hz/counter_0[4]
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.495    14.836    U_Clkdiv_10hz/CLK
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[4]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.075    15.148    U_Clkdiv_10hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.913ns (53.033%)  route 1.694ns (46.967%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     5.138    U_Clkdiv_10hz/CLK
    SLICE_X63Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.832     6.426    U_Clkdiv_10hz/counter[0]
    SLICE_X63Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.006 r  U_Clkdiv_10hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_Clkdiv_10hz/counter0_carry_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_Clkdiv_10hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_Clkdiv_10hz/counter0_carry__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_Clkdiv_10hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_Clkdiv_10hz/counter0_carry__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.547 r  U_Clkdiv_10hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.862     8.409    U_Clkdiv_10hz/data0[16]
    SLICE_X62Y79         LUT4 (Prop_lut4_I3_O)        0.336     8.745 r  U_Clkdiv_10hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.745    U_Clkdiv_10hz/counter_0[16]
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.498    14.839    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[16]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDCE (Setup_fdce_C_D)        0.075    15.151    U_Clkdiv_10hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.899ns (53.783%)  route 1.632ns (46.217%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     5.138    U_Clkdiv_10hz/CLK
    SLICE_X63Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.832     6.426    U_Clkdiv_10hz/counter[0]
    SLICE_X63Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.006 r  U_Clkdiv_10hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.006    U_Clkdiv_10hz/counter0_carry_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  U_Clkdiv_10hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    U_Clkdiv_10hz/counter0_carry__0_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  U_Clkdiv_10hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_Clkdiv_10hz/counter0_carry__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_Clkdiv_10hz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_Clkdiv_10hz/counter0_carry__2_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.570 r  U_Clkdiv_10hz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.800     8.370    U_Clkdiv_10hz/data0[17]
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.299     8.669 r  U_Clkdiv_10hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.669    U_Clkdiv_10hz/counter_0[17]
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.499    14.840    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y81         FDCE (Setup_fdce_C_D)        0.029    15.106    U_Clkdiv_10hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.277ns (50.147%)  route 0.275ns (49.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_Clkdiv_10hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.714    U_Clkdiv_10hz/counter[15]
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.098     1.812 r  U_Clkdiv_10hz/counter[26]_i_4/O
                         net (fo=27, routed)          0.156     1.969    U_Clkdiv_10hz/counter[26]_i_4_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.051     2.020 r  U_Clkdiv_10hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.020    U_Clkdiv_10hz/counter_0[16]
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.980    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[16]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.107     1.574    U_Clkdiv_10hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.271ns (48.464%)  route 0.288ns (51.536%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_Clkdiv_10hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.714    U_Clkdiv_10hz/counter[15]
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.098     1.812 f  U_Clkdiv_10hz/counter[26]_i_4/O
                         net (fo=27, routed)          0.169     1.981    U_Clkdiv_10hz/counter[26]_i_4_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.026 r  U_Clkdiv_10hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_Clkdiv_10hz/r_tick_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  U_Clkdiv_10hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.981    U_Clkdiv_10hz/CLK
    SLICE_X62Y80         FDRE                                         r  U_Clkdiv_10hz/r_tick_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.091     1.573    U_Clkdiv_10hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.271ns (49.600%)  route 0.275ns (50.400%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_Clkdiv_10hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.714    U_Clkdiv_10hz/counter[15]
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.098     1.812 r  U_Clkdiv_10hz/counter[26]_i_4/O
                         net (fo=27, routed)          0.156     1.969    U_Clkdiv_10hz/counter[26]_i_4_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.045     2.014 r  U_Clkdiv_10hz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.014    U_Clkdiv_10hz/counter_0[14]
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.980    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[14]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.092     1.559    U_Clkdiv_10hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.358ns (61.046%)  route 0.228ns (38.954%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Clkdiv_10hz/counter_reg[22]/Q
                         net (fo=2, routed)           0.064     1.674    U_Clkdiv_10hz/counter[22]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.784 r  U_Clkdiv_10hz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.164     1.949    U_Clkdiv_10hz/data0[22]
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.107     2.056 r  U_Clkdiv_10hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.056    U_Clkdiv_10hz/counter_0[22]
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.982    U_Clkdiv_10hz/CLK
    SLICE_X62Y81         FDCE                                         r  U_Clkdiv_10hz/counter_reg[22]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.092     1.561    U_Clkdiv_10hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.274ns (43.970%)  route 0.349ns (56.030%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    U_Clkdiv_10hz/CLK
    SLICE_X62Y78         FDCE                                         r  U_Clkdiv_10hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  U_Clkdiv_10hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.123     1.717    U_Clkdiv_10hz/counter[8]
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.098     1.815 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=27, routed)          0.227     2.041    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.048     2.089 r  U_Clkdiv_10hz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.089    U_Clkdiv_10hz/counter_0[12]
    SLICE_X62Y78         FDCE                                         r  U_Clkdiv_10hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.979    U_Clkdiv_10hz/CLK
    SLICE_X62Y78         FDCE                                         r  U_Clkdiv_10hz/counter_reg[12]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.107     1.573    U_Clkdiv_10hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.275ns (43.989%)  route 0.350ns (56.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    U_Clkdiv_10hz/CLK
    SLICE_X62Y78         FDCE                                         r  U_Clkdiv_10hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  U_Clkdiv_10hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.123     1.717    U_Clkdiv_10hz/counter[8]
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.098     1.815 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=27, routed)          0.228     2.042    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.049     2.091 r  U_Clkdiv_10hz/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.091    U_Clkdiv_10hz/counter_0[8]
    SLICE_X62Y78         FDCE                                         r  U_Clkdiv_10hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.979    U_Clkdiv_10hz/CLK
    SLICE_X62Y78         FDCE                                         r  U_Clkdiv_10hz/counter_reg[8]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.107     1.573    U_Clkdiv_10hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.277ns (43.343%)  route 0.362ns (56.657%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_Clkdiv_10hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.714    U_Clkdiv_10hz/counter[15]
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.098     1.812 r  U_Clkdiv_10hz/counter[26]_i_4/O
                         net (fo=27, routed)          0.243     2.055    U_Clkdiv_10hz/counter[26]_i_4_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.051     2.106 r  U_Clkdiv_10hz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.106    U_Clkdiv_10hz/counter_0[7]
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.978    U_Clkdiv_10hz/CLK
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.107     1.586    U_Clkdiv_10hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.234ns (37.034%)  route 0.398ns (62.966%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Clkdiv_10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.217     1.828    U_Clkdiv_10hz/counter[25]
    SLICE_X62Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          0.181     2.054    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.048     2.102 r  U_Clkdiv_10hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.102    U_Clkdiv_10hz/counter_0[20]
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.983    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[20]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.107     1.577    U_Clkdiv_10hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.235ns (37.075%)  route 0.399ns (62.926%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Clkdiv_10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.217     1.828    U_Clkdiv_10hz/counter[25]
    SLICE_X62Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          0.182     2.055    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.049     2.104 r  U_Clkdiv_10hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.104    U_Clkdiv_10hz/counter_0[26]
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.983    U_Clkdiv_10hz/CLK
    SLICE_X62Y82         FDCE                                         r  U_Clkdiv_10hz/counter_reg[26]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.107     1.577    U_Clkdiv_10hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.271ns (42.806%)  route 0.362ns (57.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    U_Clkdiv_10hz/CLK
    SLICE_X62Y79         FDCE                                         r  U_Clkdiv_10hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  U_Clkdiv_10hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.714    U_Clkdiv_10hz/counter[15]
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.098     1.812 r  U_Clkdiv_10hz/counter[26]_i_4/O
                         net (fo=27, routed)          0.243     2.055    U_Clkdiv_10hz/counter[26]_i_4_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.100 r  U_Clkdiv_10hz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.100    U_Clkdiv_10hz/counter_0[5]
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.978    U_Clkdiv_10hz/CLK
    SLICE_X62Y77         FDCE                                         r  U_Clkdiv_10hz/counter_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.092     1.571    U_Clkdiv_10hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y82   U_Clkdiv_10hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   U_Clkdiv_10hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   U_Clkdiv_10hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   U_Clkdiv_10hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   U_Clkdiv_10hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   U_Clkdiv_10hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   U_Clkdiv_10hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   U_Clkdiv_10hz/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   U_Clkdiv_10hz/counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   U_Clkdiv_10hz/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   U_Clkdiv_10hz/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   U_Clkdiv_10hz/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   U_Clkdiv_10hz/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   U_Clkdiv_10hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   U_Clkdiv_10hz/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   U_Clkdiv_10hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   U_Clkdiv_10hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   U_Clkdiv_10hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   U_Clkdiv_10hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   U_Clkdiv_10hz/counter_reg[23]/C



