{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763246821480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763246821481 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processadorAOC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processadorAOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763246821543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763246821610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763246821611 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763246822110 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763246822119 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763246822399 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763246822399 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 12674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763246822420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 12676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763246822420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 12678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763246822420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 12680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763246822420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 12682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763246822420 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1763246822420 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763246822428 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763246823771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "390 430 " "No exact pin location assignment(s) for 390 pins of 430 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1763246824930 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "198 " "The Timing Analyzer is analyzing 198 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1763246826351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763246826358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763246826358 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~10  from: datab  to: combout " "Cell: inst\|Mux0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~13  from: datac  to: combout " "Cell: inst\|Mux0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~7  from: dataa  to: combout " "Cell: inst\|Mux0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux0~9  from: dataa  to: combout " "Cell: inst\|Mux0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~13  from: datac  to: combout " "Cell: inst\|Mux1~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~17  from: datac  to: combout " "Cell: inst\|Mux1~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux1~1  from: dataa  to: combout " "Cell: inst\|Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux28~7  from: dataa  to: combout " "Cell: inst\|Mux28~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~15  from: datac  to: combout " "Cell: inst\|Mux2~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux2~19  from: datac  to: combout " "Cell: inst\|Mux2~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~14  from: datac  to: combout " "Cell: inst\|Mux3~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~19  from: datac  to: combout " "Cell: inst\|Mux3~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~1  from: dataa  to: combout " "Cell: inst\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~0  from: dataa  to: combout " "Cell: inst\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~10  from: datac  to: combout " "Cell: inst\|Mux4~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~16  from: datac  to: combout " "Cell: inst\|Mux4~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~4  from: datab  to: combout " "Cell: inst\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~5  from: dataa  to: combout " "Cell: inst\|Mux4~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~6  from: dataa  to: combout " "Cell: inst\|Mux4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~7  from: dataa  to: combout " "Cell: inst\|Mux4~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~9  from: dataa  to: combout " "Cell: inst\|Mux4~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~18  from: datac  to: combout " "Cell: inst\|Mux5~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~24  from: datac  to: combout " "Cell: inst\|Mux5~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~2  from: dataa  to: combout " "Cell: inst\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: dataa  to: combout " "Cell: uco\|WideOr10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datab  to: combout " "Cell: uco\|WideOr10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datac  to: combout " "Cell: uco\|WideOr10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~3  from: datab  to: combout " "Cell: uco\|WideOr10~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~4  from: datac  to: combout " "Cell: uco\|WideOr10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~4  from: datad  to: combout " "Cell: uco\|WideOr10~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~7  from: datab  to: combout " "Cell: uco\|WideOr13~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~7  from: datac  to: combout " "Cell: uco\|WideOr13~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr18~1  from: datab  to: combout " "Cell: uco\|WideOr18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr18~1  from: datac  to: combout " "Cell: uco\|WideOr18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr18~1  from: datad  to: combout " "Cell: uco\|WideOr18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~0  from: dataa  to: combout " "Cell: uco\|WideOr19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~0  from: datab  to: combout " "Cell: uco\|WideOr19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~0  from: datac  to: combout " "Cell: uco\|WideOr19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr19~0  from: datad  to: combout " "Cell: uco\|WideOr19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: dataa  to: combout " "Cell: uco\|WideOr26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datab  to: combout " "Cell: uco\|WideOr26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datac  to: combout " "Cell: uco\|WideOr26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: dataa  to: combout " "Cell: uco\|WideOr35~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datab  to: combout " "Cell: uco\|WideOr35~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datac  to: combout " "Cell: uco\|WideOr35~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: dataa  to: combout " "Cell: uco\|WideOr37~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datab  to: combout " "Cell: uco\|WideOr37~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datac  to: combout " "Cell: uco\|WideOr37~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datad  to: combout " "Cell: uco\|WideOr37~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~3  from: dataa  to: combout " "Cell: uco\|WideOr37~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~3  from: datac  to: combout " "Cell: uco\|WideOr37~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: dataa  to: combout " "Cell: uco\|WideOr44~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datab  to: combout " "Cell: uco\|WideOr44~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datac  to: combout " "Cell: uco\|WideOr44~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763246826417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763246826417 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1763246826462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763246826463 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763246826465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827041 ""}  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 12666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:comb_3\|clock_out  " "Automatically promoted node clock_divider:comb_3\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[1\] " "Destination node pc\[1\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[2\] " "Destination node pc\[2\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[3\] " "Destination node pc\[3\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[4\] " "Destination node pc\[4\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[5\] " "Destination node pc\[5\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[6\] " "Destination node pc\[6\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[7\] " "Destination node pc\[7\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[8\] " "Destination node pc\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[9\] " "Destination node pc\[9\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc\[10\] " "Destination node pc\[10\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1763246827042 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763246827042 ""}  } { { "clock_divider.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ContadorDeQuantum:quantum\|always0~0  " "Automatically promoted node ContadorDeQuantum:quantum\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827042 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always5~0  " "Automatically promoted node always5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827042 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 10826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~0  " "Automatically promoted node Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827042 ""}  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 214 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControle:uco\|mudaProcesso  " "Automatically promoted node UnidadeDeControle:uco\|mudaProcesso " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[0\]~reg0 " "Destination node Testeprocesso_atual\[0\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[1\]~reg0 " "Destination node Testeprocesso_atual\[1\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[2\]~reg0 " "Destination node Testeprocesso_atual\[2\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[3\]~reg0 " "Destination node Testeprocesso_atual\[3\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[4\]~reg0 " "Destination node Testeprocesso_atual\[4\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[5\]~reg0 " "Destination node Testeprocesso_atual\[5\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[6\]~reg0 " "Destination node Testeprocesso_atual\[6\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[7\]~reg0 " "Destination node Testeprocesso_atual\[7\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[8\]~reg0 " "Destination node Testeprocesso_atual\[8\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testeprocesso_atual\[9\]~reg0 " "Destination node Testeprocesso_atual\[9\]~reg0" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763246827042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1763246827042 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763246827042 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:alu\|Mux32~0  " "Automatically promoted node ULA:alu\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827043 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 10825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD:bcd\|Equal0~0  " "Automatically promoted node BCD:bcd\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827043 ""}  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 7003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControle:uco\|WideOr13~7  " "Automatically promoted node UnidadeDeControle:uco\|WideOr13~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827043 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 7300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always7~0  " "Automatically promoted node always7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827043 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControle:uco\|WideOr37~5  " "Automatically promoted node UnidadeDeControle:uco\|WideOr37~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763246827043 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 0 { 0 ""} 0 11736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763246827043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763246828230 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763246828239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763246828239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763246828251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763246828272 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763246828287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763246829118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1763246829127 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763246829127 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "390 unused 2.5V 0 390 0 " "Number of I/O pins in group: 390 (unused VREF, 2.5V VCCIO, 0 input, 390 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1763246829155 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1763246829155 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1763246829155 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 64 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 18 47 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 64 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763246829157 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1763246829157 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1763246829157 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "biosEmExecucao " "Node \"biosEmExecucao\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "biosEmExecucao" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1763246830979 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1763246830979 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763246830979 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1763246830994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763246836406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763246839931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763246840030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763246920525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:21 " "Fitter placement operations ending: elapsed time is 00:01:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763246920525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763246922576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "61 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/" { { 1 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1763246944063 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763246944063 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1763247028557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1763248907866 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763248907866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:33:01 " "Fitter routing operations ending: elapsed time is 00:33:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763248907874 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.64 " "Total time spent on timing analysis during the Fitter is 26.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1763248908177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763248908244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763248909749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763248909753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763248911184 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763248913126 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1763248915276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.fit.smsg " "Generated suppressed messages file C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763248915802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5468 " "Peak virtual memory: 5468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763248917224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 20:21:57 2025 " "Processing ended: Sat Nov 15 20:21:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763248917224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:34:57 " "Elapsed time: 00:34:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763248917224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:35:53 " "Total CPU time (on all processors): 00:35:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763248917224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763248917224 ""}
