<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › kernel › bfin_dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>bfin_dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * bfin_dma.c - Blackfin DMA implementation</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/param.h&gt;</span>
<span class="cp">#include &lt;linux/proc_fs.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/early_printk.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * To make sure we work around 05000119 - we always check DMA_DONE bit,</span>
<span class="cm"> * never the DMA_RUN bit</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">dma_channel</span> <span class="n">dma_ch</span><span class="p">[</span><span class="n">MAX_DMA_CHANNELS</span><span class="p">];</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dma_ch</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">blackfin_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Blackfin DMA Controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>


<span class="cp">#if ANOMALY_05000480</span>
	<span class="n">bfin_write_DMAC_TC_PER</span><span class="p">(</span><span class="mh">0x0111</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMA_CHANNELS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chan_status</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">regs</span> <span class="o">=</span> <span class="n">dma_io_base_addr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>
<span class="cp">#ifdef CH_MEM_STREAM3_SRC</span>
	<span class="cm">/* Mark MEMDMA Channel 3 as requested since we&#39;re using it internally */</span>
	<span class="n">request_dma</span><span class="p">(</span><span class="n">CH_MEM_STREAM3_DEST</span><span class="p">,</span> <span class="s">&quot;Blackfin dma_memcpy&quot;</span><span class="p">);</span>
	<span class="n">request_dma</span><span class="p">(</span><span class="n">CH_MEM_STREAM3_SRC</span><span class="p">,</span> <span class="s">&quot;Blackfin dma_memcpy&quot;</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/* Mark MEMDMA Channel 0 as requested since we&#39;re using it internally */</span>
	<span class="n">request_dma</span><span class="p">(</span><span class="n">CH_MEM_STREAM0_DEST</span><span class="p">,</span> <span class="s">&quot;Blackfin dma_memcpy&quot;</span><span class="p">);</span>
	<span class="n">request_dma</span><span class="p">(</span><span class="n">CH_MEM_STREAM0_SRC</span><span class="p">,</span> <span class="s">&quot;Blackfin dma_memcpy&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_DEB_DMA_URGENT)</span>
	<span class="n">bfin_write_EBIU_DDRQUE</span><span class="p">(</span><span class="n">bfin_read_EBIU_DDRQUE</span><span class="p">()</span>
			 <span class="o">|</span> <span class="n">DEB1_URGENT</span> <span class="o">|</span> <span class="n">DEB2_URGENT</span> <span class="o">|</span> <span class="n">DEB3_URGENT</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">blackfin_dma_init</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_PROC_FS</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">proc_dma_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMA_CHANNELS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_active</span><span class="p">(</span><span class="n">i</span><span class="p">))</span>
			<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;%2d: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">device_id</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">proc_dma_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">single_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">proc_dma_show</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">proc_dma_operations</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">proc_dma_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">single_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">proc_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">proc_create</span><span class="p">(</span><span class="s">&quot;dma&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">proc_dma_operations</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">late_initcall</span><span class="p">(</span><span class="n">proc_dma_init</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_dma_peripheral_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">device_id</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_BF54x</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">per_map</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CH_UART2_RX</span>: <span class="n">per_map</span> <span class="o">=</span> <span class="mh">0xC</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CH_UART2_TX</span>: <span class="n">per_map</span> <span class="o">=</span> <span class="mh">0xD</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CH_UART3_RX</span>: <span class="n">per_map</span> <span class="o">=</span> <span class="mh">0xE</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CH_UART3_TX</span>: <span class="n">per_map</span> <span class="o">=</span> <span class="mh">0xF</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>          <span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strncmp</span><span class="p">(</span><span class="n">device_id</span><span class="p">,</span> <span class="s">&quot;BFIN_UART&quot;</span><span class="p">,</span> <span class="mi">9</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">peripheral_map</span> <span class="o">=</span> <span class="n">per_map</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	request_dma - request a DMA channel</span>
<span class="cm"> *</span>
<span class="cm"> * Request the specific DMA channel from the system if it&#39;s available.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">request_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">device_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;request_dma() : BEGIN</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">device_id</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;request_dma(%u): no device_id given</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_BF561) &amp;&amp; ANOMALY_05000182</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="n">CH_IMEM_STREAM0_DEST</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="n">CH_IMEM_STREAM1_DEST</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">get_cclk</span><span class="p">()</span> <span class="o">&gt;</span> <span class="mi">500000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			       <span class="s">&quot;Request IMDMA failed due to ANOMALY 05000182</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_cmpxchg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">chan_status</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;DMA CHANNEL IN USE</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">set_dma_peripheral_map</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">device_id</span><span class="p">);</span>
	<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">device_id</span> <span class="o">=</span> <span class="n">device_id</span><span class="p">;</span>
	<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* This is to be enabled by putting a restriction -</span>
<span class="cm">	 * you have to request DMA, before doing any operations on</span>
<span class="cm">	 * descriptor/channel</span>
<span class="cm">	 */</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;request_dma() : END</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">request_dma</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">set_dma_callback</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span> <span class="n">irq_handler_t</span> <span class="n">callback</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="n">MAX_DMA_CHANNELS</span> <span class="o">||</span> <span class="o">!</span><span class="n">callback</span> <span class="o">||</span>
			<span class="o">!</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">chan_status</span><span class="p">));</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">channel2irq</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">callback</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">device_id</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">set_dma_callback</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> *	clear_dma_buffer - clear DMA fifos for specified channel</span>
<span class="cm"> *</span>
<span class="cm"> * Set the Buffer Clear bit in the Configuration register of specific DMA</span>
<span class="cm"> * channel. This will stop the descriptor based DMA operation.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">clear_dma_buffer</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cfg</span> <span class="o">|=</span> <span class="n">RESTART</span><span class="p">;</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RESTART</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">free_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;freedma() : BEGIN</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="n">MAX_DMA_CHANNELS</span> <span class="o">||</span>
			<span class="o">!</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">chan_status</span><span class="p">));</span>

	<span class="cm">/* Halt the DMA */</span>
	<span class="n">disable_dma</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">clear_dma_buffer</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">irq</span><span class="p">,</span> <span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">data</span><span class="p">);</span>

	<span class="cm">/* Clear the DMA Variable in the Channel */</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">chan_status</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;freedma() : END</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">free_dma</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="cp"># ifndef MAX_DMA_SUSPEND_CHANNELS</span>
<span class="cp">#  define MAX_DMA_SUSPEND_CHANNELS MAX_DMA_CHANNELS</span>
<span class="cp"># endif</span>
<span class="cp"># ifndef CONFIG_BF60x</span>
<span class="kt">int</span> <span class="nf">blackfin_dma_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMA_CHANNELS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cfg</span> <span class="o">&amp;</span> <span class="n">DMAEN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;DMA Channel %d failed to suspend</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMA_SUSPEND_CHANNELS</span><span class="p">)</span>
			<span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">saved_peripheral_map</span> <span class="o">=</span> <span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">peripheral_map</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#if ANOMALY_05000480</span>
	<span class="n">bfin_write_DMAC_TC_PER</span><span class="p">(</span><span class="mh">0x0</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">blackfin_dma_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMA_CHANNELS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cfg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DMA_SUSPEND_CHANNELS</span><span class="p">)</span>
			<span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">peripheral_map</span> <span class="o">=</span> <span class="n">dma_ch</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">saved_peripheral_map</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#if ANOMALY_05000480</span>
	<span class="n">bfin_write_DMAC_TC_PER</span><span class="p">(</span><span class="mh">0x0111</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>
<span class="cp"># else</span>
<span class="kt">int</span> <span class="nf">blackfin_dma_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">blackfin_dma_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cm">/**</span>
<span class="cm"> *	blackfin_dma_early_init - minimal DMA init</span>
<span class="cm"> *</span>
<span class="cm"> * Setup a few DMA registers so we can safely do DMA transfers early on in</span>
<span class="cm"> * the kernel booting process.  Really this just means using dma_memcpy().</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">blackfin_dma_early_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_shadow_stamp</span><span class="p">();</span>
	<span class="n">bfin_write_MDMA_S0_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_S1_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">early_dma_memcpy</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">psrc</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">pdst</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">psrc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_register</span> <span class="o">*</span><span class="n">dst_ch</span><span class="p">,</span> <span class="o">*</span><span class="n">src_ch</span><span class="p">;</span>

	<span class="n">early_shadow_stamp</span><span class="p">();</span>

	<span class="cm">/* We assume that everything is 4 byte aligned, so include</span>
<span class="cm">	 * a basic sanity check</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">dst</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">src</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">src_ch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Find an avalible memDMA channel */</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">src_ch</span> <span class="o">==</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_register</span> <span class="o">*</span><span class="p">)</span><span class="n">MDMA_S0_NEXT_DESC_PTR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dst_ch</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_register</span> <span class="o">*</span><span class="p">)</span><span class="n">MDMA_D1_NEXT_DESC_PTR</span><span class="p">;</span>
			<span class="n">src_ch</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_register</span> <span class="o">*</span><span class="p">)</span><span class="n">MDMA_S1_NEXT_DESC_PTR</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dst_ch</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_register</span> <span class="o">*</span><span class="p">)</span><span class="n">MDMA_D0_NEXT_DESC_PTR</span><span class="p">;</span>
			<span class="n">src_ch</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_register</span> <span class="o">*</span><span class="p">)</span><span class="n">MDMA_S0_NEXT_DESC_PTR</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">DMA_MMR_READ</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">DMA_MMR_READ</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">irq_status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_DONE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Force a sync in case a previous config reset on this channel</span>
<span class="cm">	 * occurred.  This is needed so subsequent writes to DMA registers</span>
<span class="cm">	 * are not spuriously lost/corrupted.</span>
<span class="cm">	 */</span>
	<span class="n">__builtin_bfin_ssync</span><span class="p">();</span>

	<span class="cm">/* Destination */</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">start_addr</span><span class="p">,</span> <span class="n">dst</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">x_count</span><span class="p">,</span> <span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">x_modify</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">irq_status</span><span class="p">,</span> <span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>

	<span class="cm">/* Source */</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">start_addr</span><span class="p">,</span> <span class="n">src</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">x_count</span><span class="p">,</span> <span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">x_modify</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">irq_status</span><span class="p">,</span> <span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>

	<span class="cm">/* Enable */</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">src_ch</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">,</span> <span class="n">DMAEN</span> <span class="o">|</span> <span class="n">WDSIZE_32</span><span class="p">);</span>
	<span class="n">DMA_MMR_WRITE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">,</span> <span class="n">WNR</span> <span class="o">|</span> <span class="n">DI_EN_X</span> <span class="o">|</span> <span class="n">DMAEN</span> <span class="o">|</span> <span class="n">WDSIZE_32</span><span class="p">);</span>

	<span class="cm">/* Since we are atomic now, don&#39;t use the workaround ssync */</span>
	<span class="n">__builtin_bfin_ssync</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_BF60x</span>
	<span class="cm">/* Work around a possible MDMA anomaly. Running 2 MDMA channels to</span>
<span class="cm">	 * transfer DDR data to L1 SRAM may corrupt data.</span>
<span class="cm">	 * Should be reverted after this issue is root caused.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">DMA_MMR_READ</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dst_ch</span><span class="o">-&gt;</span><span class="n">irq_status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_DONE</span><span class="p">))</span>
		<span class="k">continue</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">early_dma_memcpy_done</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_shadow_stamp</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">bfin_read_MDMA_S0_CONFIG</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">bfin_read_MDMA_D0_IRQ_STATUS</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">DMA_DONE</span><span class="p">))</span> <span class="o">||</span>
	       <span class="p">(</span><span class="n">bfin_read_MDMA_S1_CONFIG</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">bfin_read_MDMA_D1_IRQ_STATUS</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">DMA_DONE</span><span class="p">)))</span>
		<span class="k">continue</span><span class="p">;</span>

	<span class="n">bfin_write_MDMA_D0_IRQ_STATUS</span><span class="p">(</span><span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D1_IRQ_STATUS</span><span class="p">(</span><span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Now that DMA is done, we would normally flush cache, but</span>
<span class="cm">	 * i/d cache isn&#39;t running this early, so we don&#39;t bother,</span>
<span class="cm">	 * and just clear out the DMA channel for next time</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write_MDMA_S0_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_S1_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D0_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D1_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">__builtin_bfin_ssync</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#ifdef CH_MEM_STREAM3_SRC</span>
<span class="cp">#define bfin_read_MDMA_S_CONFIG bfin_read_MDMA_S3_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S_CONFIG bfin_write_MDMA_S3_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S_START_ADDR bfin_write_MDMA_S3_START_ADDR</span>
<span class="cp">#define bfin_write_MDMA_S_IRQ_STATUS bfin_write_MDMA_S3_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_S_X_COUNT bfin_write_MDMA_S3_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S_X_MODIFY bfin_write_MDMA_S3_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_S_Y_COUNT bfin_write_MDMA_S3_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S_Y_MODIFY bfin_write_MDMA_S3_Y_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_D_CONFIG bfin_write_MDMA_D3_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_D_START_ADDR bfin_write_MDMA_D3_START_ADDR</span>
<span class="cp">#define bfin_read_MDMA_D_IRQ_STATUS bfin_read_MDMA_D3_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D_IRQ_STATUS bfin_write_MDMA_D3_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D_X_COUNT bfin_write_MDMA_D3_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D_X_MODIFY bfin_write_MDMA_D3_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_D_Y_COUNT bfin_write_MDMA_D3_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D_Y_MODIFY bfin_write_MDMA_D3_Y_MODIFY</span>
<span class="cp">#else</span>
<span class="cp">#define bfin_read_MDMA_S_CONFIG bfin_read_MDMA_S0_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S_CONFIG bfin_write_MDMA_S0_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S_START_ADDR bfin_write_MDMA_S0_START_ADDR</span>
<span class="cp">#define bfin_write_MDMA_S_IRQ_STATUS bfin_write_MDMA_S0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_S_X_COUNT bfin_write_MDMA_S0_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S_X_MODIFY bfin_write_MDMA_S0_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_S_Y_COUNT bfin_write_MDMA_S0_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S_Y_MODIFY bfin_write_MDMA_S0_Y_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_D_CONFIG bfin_write_MDMA_D0_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_D_START_ADDR bfin_write_MDMA_D0_START_ADDR</span>
<span class="cp">#define bfin_read_MDMA_D_IRQ_STATUS bfin_read_MDMA_D0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D_IRQ_STATUS bfin_write_MDMA_D0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D_X_COUNT bfin_write_MDMA_D0_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D_X_MODIFY bfin_write_MDMA_D0_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_D_Y_COUNT bfin_write_MDMA_D0_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D_Y_MODIFY bfin_write_MDMA_D0_Y_MODIFY</span>
<span class="cp">#endif</span>

<span class="cm">/**</span>
<span class="cm"> *	__dma_memcpy - program the MDMA registers</span>
<span class="cm"> *</span>
<span class="cm"> * Actually program MDMA0 and wait for the transfer to finish.  Disable IRQs</span>
<span class="cm"> * while programming registers so that everything is fully configured.  Wait</span>
<span class="cm"> * for DMA to finish with IRQs enabled.  If interrupted, the initial DMA_DONE</span>
<span class="cm"> * check will make sure we don&#39;t clobber any existing transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__dma_memcpy</span><span class="p">(</span><span class="n">u32</span> <span class="n">daddr</span><span class="p">,</span> <span class="n">s16</span> <span class="n">dmod</span><span class="p">,</span> <span class="n">u32</span> <span class="n">saddr</span><span class="p">,</span> <span class="n">s16</span> <span class="n">smod</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">cnt</span><span class="p">,</span> <span class="n">u32</span> <span class="n">conf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">mdma_lock</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdma_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Force a sync in case a previous config reset on this channel</span>
<span class="cm">	 * occurred.  This is needed so subsequent writes to DMA registers</span>
<span class="cm">	 * are not spuriously lost/corrupted.  Do it under irq lock and</span>
<span class="cm">	 * without the anomaly version (because we are atomic already).</span>
<span class="cm">	 */</span>
	<span class="n">__builtin_bfin_ssync</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_MDMA_S_CONFIG</span><span class="p">())</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read_MDMA_D_IRQ_STATUS</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">DMA_DONE</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="n">DMA2D</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* For larger bit sizes, we&#39;ve already divided down cnt so it</span>
<span class="cm">		 * is no longer a multiple of 64k.  So we have to break down</span>
<span class="cm">		 * the limit here so it is a multiple of the incoming size.</span>
<span class="cm">		 * There is no limitation here in terms of total size other</span>
<span class="cm">		 * than the hardware though as the bits lost in the shift are</span>
<span class="cm">		 * made up by MODIFY (== we can hit the whole address space).</span>
<span class="cm">		 * X: (2^(16 - 0)) * 1 == (2^(16 - 1)) * 2 == (2^(16 - 2)) * 4</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">dmod</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="kt">size_t</span> <span class="n">ycnt</span> <span class="o">=</span> <span class="n">cnt</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">-</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">cnt</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">-</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">bfin_write_MDMA_D_Y_COUNT</span><span class="p">(</span><span class="n">ycnt</span><span class="p">);</span>
		<span class="n">bfin_write_MDMA_S_Y_COUNT</span><span class="p">(</span><span class="n">ycnt</span><span class="p">);</span>
		<span class="n">bfin_write_MDMA_D_Y_MODIFY</span><span class="p">(</span><span class="n">dmod</span><span class="p">);</span>
		<span class="n">bfin_write_MDMA_S_Y_MODIFY</span><span class="p">(</span><span class="n">smod</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bfin_write_MDMA_D_START_ADDR</span><span class="p">(</span><span class="n">daddr</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D_X_COUNT</span><span class="p">(</span><span class="n">cnt</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D_X_MODIFY</span><span class="p">(</span><span class="n">dmod</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D_IRQ_STATUS</span><span class="p">(</span><span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>

	<span class="n">bfin_write_MDMA_S_START_ADDR</span><span class="p">(</span><span class="n">saddr</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_S_X_COUNT</span><span class="p">(</span><span class="n">cnt</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_S_X_MODIFY</span><span class="p">(</span><span class="n">smod</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_S_IRQ_STATUS</span><span class="p">(</span><span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>

	<span class="n">bfin_write_MDMA_S_CONFIG</span><span class="p">(</span><span class="n">DMAEN</span> <span class="o">|</span> <span class="n">conf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="n">DMA2D</span><span class="p">)</span>
		<span class="n">bfin_write_MDMA_D_CONFIG</span><span class="p">(</span><span class="n">WNR</span> <span class="o">|</span> <span class="n">DI_EN_Y</span> <span class="o">|</span> <span class="n">DMAEN</span> <span class="o">|</span> <span class="n">conf</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">bfin_write_MDMA_D_CONFIG</span><span class="p">(</span><span class="n">WNR</span> <span class="o">|</span> <span class="n">DI_EN_X</span> <span class="o">|</span> <span class="n">DMAEN</span> <span class="o">|</span> <span class="n">conf</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdma_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read_MDMA_D_IRQ_STATUS</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">DMA_DONE</span><span class="p">))</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_MDMA_S_CONFIG</span><span class="p">())</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span><span class="p">;</span>

	<span class="n">bfin_write_MDMA_D_IRQ_STATUS</span><span class="p">(</span><span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">);</span>

	<span class="n">bfin_write_MDMA_S_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write_MDMA_D_CONFIG</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	_dma_memcpy - translate C memcpy settings into MDMA settings</span>
<span class="cm"> *</span>
<span class="cm"> * Handle all the high level steps before we touch the MDMA registers.  So</span>
<span class="cm"> * handle direction, tweaking of sizes, and formatting of addresses.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">_dma_memcpy</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">psrc</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">conf</span><span class="p">,</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">mod</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">pdst</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">psrc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dst</span> <span class="o">%</span> <span class="mi">4</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">src</span> <span class="o">%</span> <span class="mi">4</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">size</span> <span class="o">%</span> <span class="mi">4</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">WDSIZE_32</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dst</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">src</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">size</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">WDSIZE_16</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">WDSIZE_8</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If the two memory regions have a chance of overlapping, make</span>
<span class="cm">	 * sure the memcpy still works as expected.  Do this by having the</span>
<span class="cm">	 * copy run backwards instead.</span>
<span class="cm">	 */</span>
	<span class="n">mod</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src</span> <span class="o">&lt;</span> <span class="n">dst</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mod</span> <span class="o">*=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">+=</span> <span class="n">size</span> <span class="o">+</span> <span class="n">mod</span><span class="p">;</span>
		<span class="n">src</span> <span class="o">+=</span> <span class="n">size</span> <span class="o">+</span> <span class="n">mod</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">size</span> <span class="o">&gt;&gt;=</span> <span class="n">shift</span><span class="p">;</span>

<span class="cp">#ifndef DMA_MMR_SIZE_32</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mh">0x10000</span><span class="p">)</span>
		<span class="n">conf</span> <span class="o">|=</span> <span class="n">DMA2D</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">__dma_memcpy</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">mod</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">mod</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pdst</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	dma_memcpy - DMA memcpy under mutex lock</span>
<span class="cm"> *</span>
<span class="cm"> * Do not check arguments before starting the DMA memcpy.  Break the transfer</span>
<span class="cm"> * up into two pieces.  The first transfer is in multiples of 64k and the</span>
<span class="cm"> * second transfer is the piece smaller than 64k.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="o">*</span><span class="nf">dma_memcpy</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">psrc</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">pdst</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">psrc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_addr_dcacheable</span><span class="p">(</span><span class="n">src</span><span class="p">))</span>
		<span class="n">blackfin_dcache_flush_range</span><span class="p">(</span><span class="n">src</span><span class="p">,</span> <span class="n">src</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_addr_dcacheable</span><span class="p">(</span><span class="n">dst</span><span class="p">))</span>
		<span class="n">blackfin_dcache_invalidate_range</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">dst</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dma_memcpy_nocache</span><span class="p">(</span><span class="n">pdst</span><span class="p">,</span> <span class="n">psrc</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dma_memcpy</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> *	dma_memcpy_nocache - DMA memcpy under mutex lock</span>
<span class="cm"> *	- No cache flush/invalidate</span>
<span class="cm"> *</span>
<span class="cm"> * Do not check arguments before starting the DMA memcpy.  Break the transfer</span>
<span class="cm"> * up into two pieces.  The first transfer is in multiples of 64k and the</span>
<span class="cm"> * second transfer is the piece smaller than 64k.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="o">*</span><span class="nf">dma_memcpy_nocache</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">psrc</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef DMA_MMR_SIZE_32</span>
	<span class="n">_dma_memcpy</span><span class="p">(</span><span class="n">pdst</span><span class="p">,</span> <span class="n">psrc</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="kt">size_t</span> <span class="n">bulk</span><span class="p">,</span> <span class="n">rest</span><span class="p">;</span>

	<span class="n">bulk</span> <span class="o">=</span> <span class="n">size</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xffff</span><span class="p">;</span>
	<span class="n">rest</span> <span class="o">=</span> <span class="n">size</span> <span class="o">-</span> <span class="n">bulk</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bulk</span><span class="p">)</span>
		<span class="n">_dma_memcpy</span><span class="p">(</span><span class="n">pdst</span><span class="p">,</span> <span class="n">psrc</span><span class="p">,</span> <span class="n">bulk</span><span class="p">);</span>
	<span class="n">_dma_memcpy</span><span class="p">(</span><span class="n">pdst</span> <span class="o">+</span> <span class="n">bulk</span><span class="p">,</span> <span class="n">psrc</span> <span class="o">+</span> <span class="n">bulk</span><span class="p">,</span> <span class="n">rest</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="n">pdst</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dma_memcpy_nocache</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> *	safe_dma_memcpy - DMA memcpy w/argument checking</span>
<span class="cm"> *</span>
<span class="cm"> * Verify arguments are safe before heading to dma_memcpy().</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="o">*</span><span class="nf">safe_dma_memcpy</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">access_ok</span><span class="p">(</span><span class="n">VERIFY_WRITE</span><span class="p">,</span> <span class="n">dst</span><span class="p">,</span> <span class="n">size</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">access_ok</span><span class="p">(</span><span class="n">VERIFY_READ</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">size</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">dma_memcpy</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">safe_dma_memcpy</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_dma_out</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">buf</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">DMA_MMR_SIZE_TYPE</span> <span class="n">len</span><span class="p">,</span>
                     <span class="n">u16</span> <span class="n">size</span><span class="p">,</span> <span class="n">u16</span> <span class="n">dma_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">blackfin_dcache_flush_range</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">len</span> <span class="o">*</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">__dma_memcpy</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">dma_size</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_dma_in</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">buf</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">DMA_MMR_SIZE_TYPE</span> <span class="n">len</span><span class="p">,</span>
                    <span class="n">u16</span> <span class="n">size</span><span class="p">,</span> <span class="n">u16</span> <span class="n">dma_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">blackfin_dcache_invalidate_range</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">len</span> <span class="o">*</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">__dma_memcpy</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">dma_size</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define MAKE_DMA_IO(io, bwl, isize, dmasize, cnst) \</span>
<span class="cp">void dma_##io##s##bwl(unsigned long addr, cnst void *buf, unsigned DMA_MMR_SIZE_TYPE len) \</span>
<span class="cp">{ \</span>
<span class="cp">	_dma_##io(addr, (unsigned long)buf, len, isize, WDSIZE_##dmasize); \</span>
<span class="cp">} \</span>
<span class="cp">EXPORT_SYMBOL(dma_##io##s##bwl)</span>
<span class="n">MAKE_DMA_IO</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="k">const</span><span class="p">);</span>
<span class="n">MAKE_DMA_IO</span><span class="p">(</span><span class="n">in</span><span class="p">,</span>  <span class="n">b</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="p">);</span>
<span class="n">MAKE_DMA_IO</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="k">const</span><span class="p">);</span>
<span class="n">MAKE_DMA_IO</span><span class="p">(</span><span class="n">in</span><span class="p">,</span>  <span class="n">w</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="p">);</span>
<span class="n">MAKE_DMA_IO</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="k">const</span><span class="p">);</span>
<span class="n">MAKE_DMA_IO</span><span class="p">(</span><span class="n">in</span><span class="p">,</span>  <span class="n">l</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
