
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001132                       # Number of seconds simulated
sim_ticks                                  1131772500                       # Number of ticks simulated
final_tick                                 1131772500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80758                       # Simulator instruction rate (inst/s)
host_op_rate                                   131635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50969426                       # Simulator tick rate (ticks/s)
host_mem_usage                                4339384                       # Number of bytes of host memory used
host_seconds                                    22.21                       # Real time elapsed on the host
sim_insts                                     1793197                       # Number of instructions simulated
sim_ops                                       2922929                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          128640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           84736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       128640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128640                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             2010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3334                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          113662419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           74870170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188532589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     113662419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113662419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         113662419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          74870170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188532589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1131684000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.267813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.966844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.525134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          304     37.35%     37.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          225     27.64%     64.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           85     10.44%     75.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      8.23%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      4.30%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      2.58%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      1.84%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.86%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55      6.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          814                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     66134500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               128647000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19836.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38586.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       188.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     339437.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2063460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7154280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21693630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2267520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       126955530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        60225120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        162062460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              429593985                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            379.576271                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1078263000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3977500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      19584000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    643045750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    156831750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      29895750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    278437750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3791340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2015145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16650480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41376870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2523840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       258002520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        76578240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         70694640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              546056535                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            482.479063                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1034380500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3553000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31518500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    269134750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    199408250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      62320500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    565837500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  796614                       # Number of BP lookups
system.cpu.branchPred.condPredicted            796614                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             71735                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               644399                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   35067                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2355                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          644399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             352103                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           292296                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        33568                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      523095                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      196983                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1674                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           764                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      471183                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           580                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    93                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2263546                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             590227                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4583000                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      796614                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             387170                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1458292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  144390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2376                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          339                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    470763                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 17848                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2123853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.504589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.520388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   903139     42.52%     42.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102122      4.81%     47.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51312      2.42%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    67858      3.20%     52.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    89024      4.19%     57.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   108306      5.10%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   107191      5.05%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65068      3.06%     70.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   629833     29.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2123853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.351932                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.024699                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   490863                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                540286                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    909382                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                111127                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  72195                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6916671                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  72195                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   556976                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  363904                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3471                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    936385                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                190922                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6567742                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   381                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  77773                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5235                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  87366                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             8772049                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15774912                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9491141                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            274013                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3974128                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4797921                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                247                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            250                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    344502                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               619199                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              287632                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             78256                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            70144                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5860162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 769                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4883667                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             46717                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2938001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3969779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            676                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2123853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.299437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.445686                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              861252     40.55%     40.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              201546      9.49%     50.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              168787      7.95%     57.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              190392      8.96%     66.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              219723     10.35%     77.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              178119      8.39%     85.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              171068      8.05%     93.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               86252      4.06%     97.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               46714      2.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2123853                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   69272     95.17%     95.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   235      0.32%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1532      2.10%     97.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   264      0.36%     97.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               708      0.97%     98.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              780      1.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             81410      1.67%      1.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3931038     80.49%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2919      0.06%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2466      0.05%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               81160      1.66%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               526570     10.78%     94.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              193126      3.95%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           49853      1.02%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15061      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4883667                       # Type of FU issued
system.cpu.iq.rate                           2.157529                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       72791                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014905                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11694292                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8547269                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4455467                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              316403                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             251849                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       130588                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4720512                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  154536                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   4930384                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            50106                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads         9038                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       304417                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          378                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       151349                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  72195                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  345357                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10393                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5860931                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2142                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                619199                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               287632                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                375                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     56                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10312                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            216                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        65968                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                92551                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4649594                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                498608                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            182072                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       695419                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   444322                       # Number of branches executed
system.cpu.iew.exec_stores                     196811                       # Number of stores executed
system.cpu.iew.exec_rate                     2.054120                       # Inst execution rate
system.cpu.iew.wb_sent                        4612647                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4586055                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3506171                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5617094                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.026049                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624197                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2938076                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             72068                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                126                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         7477                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1708693                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.710623                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.344865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       733755     42.94%     42.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       382570     22.39%     65.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       171964     10.06%     75.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       137653      8.06%     83.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        72976      4.27%     87.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        41323      2.42%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        22055      1.29%     91.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        18553      1.09%     92.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       127844      7.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1708693                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1793197                       # Number of instructions committed
system.cpu.commit.committedOps                2922929                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         451065                       # Number of memory references committed
system.cpu.commit.loads                        314782                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     305153                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     112303                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2824751                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18611                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        26296      0.90%      0.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2373750     81.21%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2778      0.10%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2230      0.08%     82.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          66810      2.29%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          288488      9.87%     94.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         123216      4.22%     98.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        26294      0.90%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13067      0.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2922929                       # Class of committed instruction
system.cpu.commit.bw_lim_events                127844                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7441854                       # The number of ROB reads
system.cpu.rob.rob_writes                    12141995                       # The number of ROB writes
system.cpu.timesIdled                            1726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          139693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1793197                       # Number of Instructions Simulated
system.cpu.committedOps                       2922929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.262296                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.262296                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.792207                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792207                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6205228                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3789240                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    176545                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   114841                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2210267                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2119294                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1739481                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               831                       # number of replacements
system.cpu.dcache.tags.tagsinuse           752.446081                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              119071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.286402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   752.446081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.734811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.734811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1236193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1236193                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       479253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          479253                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       135332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         135332                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        614585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           614585                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       614585                       # number of overall hits
system.cpu.dcache.overall_hits::total          614585                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1564                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1069                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1069                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2633                       # number of overall misses
system.cpu.dcache.overall_misses::total          2633                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     86841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     86841000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     87008999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     87008999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    173849999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    173849999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    173849999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    173849999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       480817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       480817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       136401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       617218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       617218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       617218                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       617218                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003253                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007837                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007837                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004266                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55524.936061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55524.936061                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81392.889616                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81392.889616                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66027.344854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66027.344854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66027.344854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66027.344854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.941176                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   607.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          527                       # number of writebacks
system.cpu.dcache.writebacks::total               527                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          870                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          874                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1065                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1759                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     38450500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38450500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     85778999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85778999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    124229499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    124229499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    124229499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    124229499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002850                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002850                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55404.178674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55404.178674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80543.661033                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80543.661033                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70625.070495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70625.070495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70625.070495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70625.070495                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3669                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.161629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              344862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3669                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.993459                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.161629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.965159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            945705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           945705                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       465552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          465552                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        465552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           465552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       465552                       # number of overall hits
system.cpu.icache.overall_hits::total          465552                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5209                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5209                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5209                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5209                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5209                       # number of overall misses
system.cpu.icache.overall_misses::total          5209                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    277717996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    277717996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    277717996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    277717996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    277717996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    277717996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       470761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       470761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       470761                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       470761                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       470761                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       470761                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011065                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011065                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53315.030908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53315.030908                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53315.030908                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53315.030908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53315.030908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53315.030908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1515                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          604                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.705882                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          604                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3669                       # number of writebacks
system.cpu.icache.writebacks::total              3669                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1025                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1025                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1025                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1025                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1025                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1025                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4184                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4184                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4184                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4184                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4184                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4184                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    211252496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211252496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    211252496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211252496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    211252496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211252496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008888                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008888                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008888                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008888                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008888                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008888                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50490.558317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50490.558317                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50490.558317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50490.558317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50490.558317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50490.558317                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2459.154960                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1509.679646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        949.475314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.046072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.075047                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1902                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101746                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86830                       # Number of tag accesses
system.l2.tags.data_accesses                    86830                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          527                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              527                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3665                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3665                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    70                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            2171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2171                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               363                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  2171                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   433                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2604                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 2171                       # number of overall hits
system.l2.overall_hits::cpu.data                  433                       # number of overall hits
system.l2.overall_hits::total                    2604                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 993                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2011                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             331                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2011                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1324                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3335                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2011                       # number of overall misses
system.l2.overall_misses::cpu.data               1324                       # number of overall misses
system.l2.overall_misses::total                  3335                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     83418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      83418000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    182054000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182054000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     33572500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33572500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     182054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     116990500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        299044500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    182054000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    116990500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       299044500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3665                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3665                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4182                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5939                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4182                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5939                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.934149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.934149                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.480870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.480870                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.476945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.476945                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.480870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.753557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561542                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.480870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.753557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561542                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84006.042296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84006.042296                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90529.090005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90529.090005                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101427.492447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101427.492447                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90529.090005                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88361.404834                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89668.515742                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90529.090005                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88361.404834                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89668.515742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            993                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          331                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3335                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     73488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    161954000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161954000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     30262500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30262500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    161954000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    103750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    265704500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    161954000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    103750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    265704500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.934149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.934149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.480870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.480870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.476945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.476945                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.480870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.753557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.561542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.480870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.753557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.561542                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74006.042296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74006.042296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80534.062655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80534.062655                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91427.492447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91427.492447                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80534.062655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78361.404834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79671.514243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80534.062655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78361.404834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79671.514243                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2341                       # Transaction distribution
system.membus.trans_dist::ReadExReq               993                       # Transaction distribution
system.membus.trans_dist::ReadExResp              993                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3334                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4108500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17699000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        10443                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1131772500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             304                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4184                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       502400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       146176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 648576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001683                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5933     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5943                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9417999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6274999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2637000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
