Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: FIR_Resource_Sharing.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIR_Resource_Sharing.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIR_Resource_Sharing"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : FIR_Resource_Sharing
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\FIR_Resource_Sharing\FIR_Resource_Sharing.v" into library work
Parsing module <FIR_Resource_Sharing>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FIR_Resource_Sharing>.
WARNING:HDLCompiler:413 - "D:\FIR_Resource_Sharing\FIR_Resource_Sharing.v" Line 44: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FIR_Resource_Sharing>.
    Related source file is "D:\FIR_Resource_Sharing\FIR_Resource_Sharing.v".
        SIZE = 19
    Found 36-bit register for signal <sum>.
    Found 5-bit register for signal <counter>.
    Found 16-bit register for signal <data_out>.
    Found 304-bit register for signal <n0030[303:0]>.
    Found 36-bit adder for signal <sum[35]_counter[4]_add_23_OUT> created at line 40.
    Found 6-bit adder for signal <n0057> created at line 41.
    Found 16x16-bit multiplier for signal <counter[4]_counter[4]_MuLt_22_OUT> created at line 40.
    Found 32x16-bit Read Only RAM for signal <counter[4]_X_1_o_wide_mux_21_OUT>
    Found 16-bit 19-to-1 multiplexer for signal <counter[4]_X_1_o_wide_mux_20_OUT> created at line 40.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 361 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIR_Resource_Sharing> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 36-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 4
 16-bit register                                       : 1
 304-bit register                                      : 1
 36-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 2
 16-bit 19-to-1 multiplexer                            : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIR_Resource_Sharing>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
	Multiplier <Mmult_counter[4]_counter[4]_MuLt_22_OUT> in block <FIR_Resource_Sharing> and accumulator <sum> in block <FIR_Resource_Sharing> are combined into a MAC<Mmac_counter[4]_counter[4]_MuLt_22_OUT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_counter[4]_X_1_o_wide_mux_21_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FIR_Resource_Sharing> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 1
 16x16-to-36-bit MAC                                   : 1
# Counters                                             : 1
 5-bit modulo-20 up counter                            : 1
# Registers                                            : 320
 Flip-Flops                                            : 320
# Multiplexers                                         : 16
 1-bit 19-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FIR_Resource_Sharing> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIR_Resource_Sharing, actual ratio is 10.
FlipFlop counter_0 has been replicated 4 time(s)
FlipFlop counter_1 has been replicated 4 time(s)
FlipFlop counter_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 334
 Flip-Flops                                            : 334

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FIR_Resource_Sharing.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 441
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 289
#      LUT3                        : 16
#      LUT4                        : 1
#      LUT5                        : 33
#      LUT6                        : 82
#      MUXF7                       : 16
#      VCC                         : 1
# FlipFlops/Latches                : 334
#      FDE                         : 334
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             334  out of  11440     2%  
 Number of Slice LUTs:                  423  out of   5720     7%  
    Number used as Logic:               423  out of   5720     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    445
   Number with an unused Flip Flop:     111  out of    445    24%  
   Number with an unused LUT:            22  out of    445     4%  
   Number of fully used LUT-FF pairs:   312  out of    445    70%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 335   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.656ns (Maximum Frequency: 130.625MHz)
   Minimum input arrival time before clock: 5.892ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.656ns (frequency: 130.625MHz)
  Total number of paths / destination ports: 2609 / 672
-------------------------------------------------------------------------
Delay:               7.656ns (Levels of Logic = 3)
  Source:            counter_1_3 (FF)
  Destination:       Mmac_counter[4]_counter[4]_MuLt_22_OUT (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_1_3 to Mmac_counter[4]_counter[4]_MuLt_22_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.132  counter_1_3 (counter_1_3)
     LUT6:I4->O            1   0.203   0.827  mux_91 (mux_91)
     LUT6:I2->O            1   0.203   0.000  mux_4 (mux_4)
     MUXF7:I0->O           1   0.131   0.579  mux_2_f7 (counter[4]_X_1_o_wide_mux_20_OUT<0>)
     DSP48A1:B0                4.134          Mmac_counter[4]_counter[4]_MuLt_22_OUT
    ----------------------------------------
    Total                      7.656ns (5.118ns logic, 2.537ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 656 / 640
-------------------------------------------------------------------------
Offset:              5.892ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       reg_data_0_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to reg_data_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           307   1.222   2.072  reset_IBUF (reset_IBUF)
     LUT6:I5->O          304   0.205   2.071  _n0074_inv11 (_n0074_inv)
     FDE:CE                    0.322          reg_data_0_0
    ----------------------------------------
    Total                      5.892ns (1.749ns logic, 4.143ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            data_out_15 (FF)
  Destination:       data_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_15 to data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  data_out_15 (data_out_15)
     OBUF:I->O                 2.571          data_out_15_OBUF (data_out<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.656|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.81 secs
 
--> 

Total memory usage is 4538964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

