<img src="https://r2cdn.perplexity.ai/pplx-full-logo-primary-dark%402x.png" style="height:64px;margin-right:32px"/>

# unit-4

**Unit 4 – Arithmetic Operations**[^1]
├── Addition and Subtraction of Signed Numbers[^1]
│   ├── Full Adder and Ripple Carry Adder[^1]
│   ├── Delay in Ripple Carry Adders[^1]
│   ├── Add/Subtract Circuits and Overflow Detection[^1]
├── Design of Fast Adders[^1]
│   ├── Carry Lookahead Adder (CLA)[^1]
│   ├── Fan‑in and Delay Analysis[^1]
│   └── Cascaded CLA (16‑bit, 32‑bit)[^1]
├── Multiplication[^1]
│   ├── Unsigned Multiplication[^1]
│   │   ├── Array Multiplier[^1]
│   │   └── Sequential (Add‑Shift) Multiplication[^1]
│   ├── Signed Multiplication[^1]
│   │   ├── Booth Algorithm[^1]
│   │   └── Bit‑Pair Recoding and Fast Multiplication[^1]
│   └── Carry‑Save Addition and CSA Trees[^1]
├── Integer Division[^1]
│   ├── Restoring Division[^1]
│   └── Non‑Restoring Division[^1]
├── Floating‑Point Numbers[^1]
│   ├── IEEE 754 Representation[^1]
│   │   ├── Single Precision[^1]
│   │   └── Double Precision[^1]
│   └── Conversion Examples[^1]
├── Floating‑Point Arithmetic[^1]
│   ├── Addition and Subtraction[^1]
│   ├── Multiplication and Division[^1]
│   └── Hardware Implementation of FP Operations[^1]
└── Guard Bits and Truncation[^1]
├── Guard Digits in FP Arithmetic[^1]
├── Chopping[^1]
├── Von Neumann Rounding[^1]
└── Rounding to Nearest[^1]

<div align="center">⁂</div>

[^1]: Unit-4.pdf

