{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752533568999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752533569000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 19:52:48 2025 " "Processing started: Mon Jul 14 19:52:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752533569000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533569000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533569000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752533569096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752533569097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FullMapSendController.v(51) " "Verilog HDL information at FullMapSendController.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "FullMapSendController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1752533573326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullMapSendController.v 1 1 " "Found 1 design units, including 1 entities, in source file FullMapSendController.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullMapSendController " "Found entity 1: FullMapSendController" {  } { { "FullMapSendController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UART_Memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Memoria " "Found entity 1: UART_Memoria" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorPrincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorPrincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorUART " "Found entity 1: ControladorUART" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameStatus.v 1 1 " "Found 1 design units, including 1 entities, in source file GameStatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameStatusSend " "Found entity 1: GameStatusSend" {  } { { "GameStatus.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendStart.v 1 1 " "Found 1 design units, including 1 entities, in source file SendStart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendStart " "Found entity 1: SendStart" {  } { { "SendStart.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendEndGame.v 1 1 " "Found 1 design units, including 1 entities, in source file SendEndGame.v" { { "Info" "ISGN_ENTITY_NAME" "1 end_game_tx " "Found entity 1: end_game_tx" {  } { { "SendEndGame.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendEndGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendDificulty.v 1 1 " "Found 1 design units, including 1 entities, in source file SendDificulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 dificuldade_fsm " "Found entity 1: dificuldade_fsm" {  } { { "SendDificulty.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendDificulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainController.v 1 1 " "Found 1 design units, including 1 entities, in source file MainController.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainController " "Found entity 1: MainController" {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752533573331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Memoria " "Elaborating entity \"UART_Memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752533573364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst1 " "Elaborating entity \"UART\" for hierarchy \"UART:inst1\"" {  } { { "UART_Memoria.bdf" "inst1" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 384 1504 1704 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752533573367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(50) " "Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART.v(53) " "Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(58) " "Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "UART.v(61) " "Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(101) " "Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(110) " "Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data UART.v(6) " "Output port \"rx_data\" at UART.v(6) has no driver" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|UART:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorUART ControladorUART:inst " "Elaborating entity \"ControladorUART\" for hierarchy \"ControladorUART:inst\"" {  } { { "UART_Memoria.bdf" "inst" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 392 1000 1224 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControladorPrincipal.v(92) " "Verilog HDL Case Statement warning at ControladorPrincipal.v(92): incomplete case statement has no default case item" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752533573368 "|UART_Memoria|ControladorUART:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameStatusSend GameStatusSend:inst3 " "Elaborating entity \"GameStatusSend\" for hierarchy \"GameStatusSend:inst3\"" {  } { { "UART_Memoria.bdf" "inst3" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 8 824 1080 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752533573369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 GameStatus.v(79) " "Verilog HDL assignment warning at GameStatus.v(79): truncated value with size 32 to match size of target (26)" {  } { { "GameStatus.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573370 "|UART_Memoria|GameStatusSend:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "200 8 GameStatus.v(89) " "Verilog HDL assignment warning at GameStatus.v(89): truncated value with size 200 to match size of target (8)" {  } { { "GameStatus.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573370 "|UART_Memoria|GameStatusSend:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 GameStatus.v(111) " "Verilog HDL assignment warning at GameStatus.v(111): truncated value with size 32 to match size of target (6)" {  } { { "GameStatus.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573370 "|UART_Memoria|GameStatusSend:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainController MainController:inst5 " "Elaborating entity \"MainController\" for hierarchy \"MainController:inst5\"" {  } { { "UART_Memoria.bdf" "inst5" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 8 176 416 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752533573377 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MainController.v(196) " "Verilog HDL Case Statement warning at MainController.v(196): incomplete case statement has no default case item" {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752533573379 "|UART_Memoria|MainController:inst5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MainController.v(196) " "Verilog HDL Case Statement information at MainController.v(196): all case item expressions in this case statement are onehot" {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752533573379 "|UART_Memoria|MainController:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullMapSendController FullMapSendController:inst7 " "Elaborating entity \"FullMapSendController\" for hierarchy \"FullMapSendController:inst7\"" {  } { { "UART_Memoria.bdf" "inst7" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 296 680 904 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752533573395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FullMapSendController.v(76) " "Verilog HDL assignment warning at FullMapSendController.v(76): truncated value with size 32 to match size of target (26)" {  } { { "FullMapSendController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573396 "|UART_Memoria|FullMapSendController:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "328 8 FullMapSendController.v(86) " "Verilog HDL assignment warning at FullMapSendController.v(86): truncated value with size 328 to match size of target (8)" {  } { { "FullMapSendController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573396 "|UART_Memoria|FullMapSendController:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FullMapSendController.v(109) " "Verilog HDL assignment warning at FullMapSendController.v(109): truncated value with size 32 to match size of target (6)" {  } { { "FullMapSendController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752533573396 "|UART_Memoria|FullMapSendController:inst7"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "startGameSender StartGameSend " "Node instance \"startGameSender\" instantiates undefined entity \"StartGameSend\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MainController.v" "startGameSender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 80 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1752533573405 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "difficultySender DifficultySend " "Node instance \"difficultySender\" instantiates undefined entity \"DifficultySend\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MainController.v" "difficultySender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 87 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1752533573405 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "boardSender BoardSend " "Node instance \"boardSender\" instantiates undefined entity \"BoardSend\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MainController.v" "boardSender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1752533573405 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "endGameSender EndGameSend " "Node instance \"endGameSender\" instantiates undefined entity \"EndGameSend\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MainController.v" "endGameSender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 109 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1752533573405 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752533573430 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 14 19:52:53 2025 " "Processing ended: Mon Jul 14 19:52:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752533573430 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752533573430 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752533573430 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752533573430 ""}
