.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* COM_arb_int */
.set COM_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_arb_int__INTC_MASK, 0x400000
.set COM_arb_int__INTC_NUMBER, 22
.set COM_arb_int__INTC_PRIOR_NUM, 7
.set COM_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set COM_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_bus_reset */
.set COM_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_bus_reset__INTC_MASK, 0x800000
.set COM_bus_reset__INTC_NUMBER, 23
.set COM_bus_reset__INTC_PRIOR_NUM, 7
.set COM_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set COM_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_Dm */
.set COM_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set COM_Dm__0__MASK, 0x80
.set COM_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set COM_Dm__0__PORT, 15
.set COM_Dm__0__SHIFT, 7
.set COM_Dm__AG, CYREG_PRT15_AG
.set COM_Dm__AMUX, CYREG_PRT15_AMUX
.set COM_Dm__BIE, CYREG_PRT15_BIE
.set COM_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set COM_Dm__BYP, CYREG_PRT15_BYP
.set COM_Dm__CTL, CYREG_PRT15_CTL
.set COM_Dm__DM0, CYREG_PRT15_DM0
.set COM_Dm__DM1, CYREG_PRT15_DM1
.set COM_Dm__DM2, CYREG_PRT15_DM2
.set COM_Dm__DR, CYREG_PRT15_DR
.set COM_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set COM_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set COM_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set COM_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set COM_Dm__MASK, 0x80
.set COM_Dm__PORT, 15
.set COM_Dm__PRT, CYREG_PRT15_PRT
.set COM_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set COM_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set COM_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set COM_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set COM_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set COM_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set COM_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set COM_Dm__PS, CYREG_PRT15_PS
.set COM_Dm__SHIFT, 7
.set COM_Dm__SLW, CYREG_PRT15_SLW

/* COM_Dp */
.set COM_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set COM_Dp__0__MASK, 0x40
.set COM_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set COM_Dp__0__PORT, 15
.set COM_Dp__0__SHIFT, 6
.set COM_Dp__AG, CYREG_PRT15_AG
.set COM_Dp__AMUX, CYREG_PRT15_AMUX
.set COM_Dp__BIE, CYREG_PRT15_BIE
.set COM_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set COM_Dp__BYP, CYREG_PRT15_BYP
.set COM_Dp__CTL, CYREG_PRT15_CTL
.set COM_Dp__DM0, CYREG_PRT15_DM0
.set COM_Dp__DM1, CYREG_PRT15_DM1
.set COM_Dp__DM2, CYREG_PRT15_DM2
.set COM_Dp__DR, CYREG_PRT15_DR
.set COM_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set COM_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set COM_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set COM_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set COM_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set COM_Dp__MASK, 0x40
.set COM_Dp__PORT, 15
.set COM_Dp__PRT, CYREG_PRT15_PRT
.set COM_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set COM_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set COM_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set COM_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set COM_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set COM_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set COM_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set COM_Dp__PS, CYREG_PRT15_PS
.set COM_Dp__SHIFT, 6
.set COM_Dp__SLW, CYREG_PRT15_SLW
.set COM_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* COM_dp_int */
.set COM_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_dp_int__INTC_MASK, 0x1000
.set COM_dp_int__INTC_NUMBER, 12
.set COM_dp_int__INTC_PRIOR_NUM, 7
.set COM_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set COM_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_0 */
.set COM_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_0__INTC_MASK, 0x1000000
.set COM_ep_0__INTC_NUMBER, 24
.set COM_ep_0__INTC_PRIOR_NUM, 7
.set COM_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set COM_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_1 */
.set COM_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_1__INTC_MASK, 0x01
.set COM_ep_1__INTC_NUMBER, 0
.set COM_ep_1__INTC_PRIOR_NUM, 7
.set COM_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set COM_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_2 */
.set COM_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_2__INTC_MASK, 0x02
.set COM_ep_2__INTC_NUMBER, 1
.set COM_ep_2__INTC_PRIOR_NUM, 7
.set COM_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set COM_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_3 */
.set COM_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_3__INTC_MASK, 0x04
.set COM_ep_3__INTC_NUMBER, 2
.set COM_ep_3__INTC_PRIOR_NUM, 7
.set COM_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set COM_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_4 */
.set COM_ep_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_4__INTC_MASK, 0x08
.set COM_ep_4__INTC_NUMBER, 3
.set COM_ep_4__INTC_PRIOR_NUM, 7
.set COM_ep_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set COM_ep_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_5 */
.set COM_ep_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_5__INTC_MASK, 0x10
.set COM_ep_5__INTC_NUMBER, 4
.set COM_ep_5__INTC_PRIOR_NUM, 7
.set COM_ep_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set COM_ep_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_ep_6 */
.set COM_ep_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COM_ep_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COM_ep_6__INTC_MASK, 0x20
.set COM_ep_6__INTC_NUMBER, 5
.set COM_ep_6__INTC_PRIOR_NUM, 7
.set COM_ep_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set COM_ep_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COM_ep_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COM_USB */
.set COM_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set COM_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set COM_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set COM_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set COM_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set COM_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set COM_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set COM_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set COM_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set COM_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set COM_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set COM_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set COM_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set COM_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set COM_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set COM_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set COM_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set COM_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set COM_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set COM_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set COM_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set COM_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set COM_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set COM_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set COM_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set COM_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set COM_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set COM_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set COM_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set COM_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set COM_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set COM_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set COM_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set COM_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set COM_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set COM_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set COM_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set COM_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set COM_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set COM_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set COM_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set COM_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set COM_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set COM_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set COM_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set COM_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set COM_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set COM_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set COM_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set COM_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set COM_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set COM_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set COM_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set COM_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set COM_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set COM_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set COM_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set COM_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set COM_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set COM_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set COM_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set COM_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set COM_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set COM_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set COM_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set COM_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set COM_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set COM_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set COM_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set COM_USB__CR0, CYREG_USB_CR0
.set COM_USB__CR1, CYREG_USB_CR1
.set COM_USB__CWA, CYREG_USB_CWA
.set COM_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set COM_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set COM_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set COM_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set COM_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set COM_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set COM_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set COM_USB__EP0_CR, CYREG_USB_EP0_CR
.set COM_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set COM_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set COM_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set COM_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set COM_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set COM_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set COM_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set COM_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set COM_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set COM_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set COM_USB__PM_ACT_MSK, 0x01
.set COM_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set COM_USB__PM_STBY_MSK, 0x01
.set COM_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set COM_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set COM_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set COM_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set COM_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set COM_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set COM_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set COM_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set COM_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set COM_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set COM_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set COM_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set COM_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set COM_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set COM_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set COM_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set COM_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set COM_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set COM_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set COM_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set COM_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set COM_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set COM_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set COM_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set COM_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set COM_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set COM_USB__SOF0, CYREG_USB_SOF0
.set COM_USB__SOF1, CYREG_USB_SOF1
.set COM_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set COM_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set COM_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* i_Up */
.set i_Up__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Up__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Up__INTC_MASK, 0x8000
.set i_Up__INTC_NUMBER, 15
.set i_Up__INTC_PRIOR_NUM, 7
.set i_Up__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set i_Up__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Up__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Up_SW */
.set Up_SW__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Up_SW__0__MASK, 0x40
.set Up_SW__0__PC, CYREG_PRT2_PC6
.set Up_SW__0__PORT, 2
.set Up_SW__0__SHIFT, 6
.set Up_SW__AG, CYREG_PRT2_AG
.set Up_SW__AMUX, CYREG_PRT2_AMUX
.set Up_SW__BIE, CYREG_PRT2_BIE
.set Up_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Up_SW__BYP, CYREG_PRT2_BYP
.set Up_SW__CTL, CYREG_PRT2_CTL
.set Up_SW__DM0, CYREG_PRT2_DM0
.set Up_SW__DM1, CYREG_PRT2_DM1
.set Up_SW__DM2, CYREG_PRT2_DM2
.set Up_SW__DR, CYREG_PRT2_DR
.set Up_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Up_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Up_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Up_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Up_SW__MASK, 0x40
.set Up_SW__PORT, 2
.set Up_SW__PRT, CYREG_PRT2_PRT
.set Up_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Up_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Up_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Up_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Up_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Up_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Up_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Up_SW__PS, CYREG_PRT2_PS
.set Up_SW__SHIFT, 6
.set Up_SW__SLW, CYREG_PRT2_SLW

/* D1_LED */
.set D1_LED__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set D1_LED__0__MASK, 0x08
.set D1_LED__0__PC, CYREG_PRT12_PC3
.set D1_LED__0__PORT, 12
.set D1_LED__0__SHIFT, 3
.set D1_LED__AG, CYREG_PRT12_AG
.set D1_LED__BIE, CYREG_PRT12_BIE
.set D1_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D1_LED__BYP, CYREG_PRT12_BYP
.set D1_LED__DM0, CYREG_PRT12_DM0
.set D1_LED__DM1, CYREG_PRT12_DM1
.set D1_LED__DM2, CYREG_PRT12_DM2
.set D1_LED__DR, CYREG_PRT12_DR
.set D1_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set D1_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D1_LED__MASK, 0x08
.set D1_LED__PORT, 12
.set D1_LED__PRT, CYREG_PRT12_PRT
.set D1_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D1_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D1_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D1_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D1_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D1_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D1_LED__PS, CYREG_PRT12_PS
.set D1_LED__SHIFT, 3
.set D1_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D1_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D1_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D1_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D1_LED__SLW, CYREG_PRT12_SLW

/* D2_LED */
.set D2_LED__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set D2_LED__0__MASK, 0x04
.set D2_LED__0__PC, CYREG_PRT12_PC2
.set D2_LED__0__PORT, 12
.set D2_LED__0__SHIFT, 2
.set D2_LED__AG, CYREG_PRT12_AG
.set D2_LED__BIE, CYREG_PRT12_BIE
.set D2_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D2_LED__BYP, CYREG_PRT12_BYP
.set D2_LED__DM0, CYREG_PRT12_DM0
.set D2_LED__DM1, CYREG_PRT12_DM1
.set D2_LED__DM2, CYREG_PRT12_DM2
.set D2_LED__DR, CYREG_PRT12_DR
.set D2_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set D2_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D2_LED__MASK, 0x04
.set D2_LED__PORT, 12
.set D2_LED__PRT, CYREG_PRT12_PRT
.set D2_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D2_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D2_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D2_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D2_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D2_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D2_LED__PS, CYREG_PRT12_PS
.set D2_LED__SHIFT, 2
.set D2_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D2_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D2_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D2_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D2_LED__SLW, CYREG_PRT12_SLW

/* D3_LED */
.set D3_LED__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set D3_LED__0__MASK, 0x10
.set D3_LED__0__PC, CYREG_PRT1_PC4
.set D3_LED__0__PORT, 1
.set D3_LED__0__SHIFT, 4
.set D3_LED__AG, CYREG_PRT1_AG
.set D3_LED__AMUX, CYREG_PRT1_AMUX
.set D3_LED__BIE, CYREG_PRT1_BIE
.set D3_LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set D3_LED__BYP, CYREG_PRT1_BYP
.set D3_LED__CTL, CYREG_PRT1_CTL
.set D3_LED__DM0, CYREG_PRT1_DM0
.set D3_LED__DM1, CYREG_PRT1_DM1
.set D3_LED__DM2, CYREG_PRT1_DM2
.set D3_LED__DR, CYREG_PRT1_DR
.set D3_LED__INP_DIS, CYREG_PRT1_INP_DIS
.set D3_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set D3_LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set D3_LED__LCD_EN, CYREG_PRT1_LCD_EN
.set D3_LED__MASK, 0x10
.set D3_LED__PORT, 1
.set D3_LED__PRT, CYREG_PRT1_PRT
.set D3_LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set D3_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set D3_LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set D3_LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set D3_LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set D3_LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set D3_LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set D3_LED__PS, CYREG_PRT1_PS
.set D3_LED__SHIFT, 4
.set D3_LED__SLW, CYREG_PRT1_SLW

/* U1_LED */
.set U1_LED__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set U1_LED__0__MASK, 0x08
.set U1_LED__0__PC, CYREG_PRT3_PC3
.set U1_LED__0__PORT, 3
.set U1_LED__0__SHIFT, 3
.set U1_LED__AG, CYREG_PRT3_AG
.set U1_LED__AMUX, CYREG_PRT3_AMUX
.set U1_LED__BIE, CYREG_PRT3_BIE
.set U1_LED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set U1_LED__BYP, CYREG_PRT3_BYP
.set U1_LED__CTL, CYREG_PRT3_CTL
.set U1_LED__DM0, CYREG_PRT3_DM0
.set U1_LED__DM1, CYREG_PRT3_DM1
.set U1_LED__DM2, CYREG_PRT3_DM2
.set U1_LED__DR, CYREG_PRT3_DR
.set U1_LED__INP_DIS, CYREG_PRT3_INP_DIS
.set U1_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set U1_LED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set U1_LED__LCD_EN, CYREG_PRT3_LCD_EN
.set U1_LED__MASK, 0x08
.set U1_LED__PORT, 3
.set U1_LED__PRT, CYREG_PRT3_PRT
.set U1_LED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set U1_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set U1_LED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set U1_LED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set U1_LED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set U1_LED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set U1_LED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set U1_LED__PS, CYREG_PRT3_PS
.set U1_LED__SHIFT, 3
.set U1_LED__SLW, CYREG_PRT3_SLW

/* U2_LED */
.set U2_LED__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set U2_LED__0__MASK, 0x40
.set U2_LED__0__PC, CYREG_PRT1_PC6
.set U2_LED__0__PORT, 1
.set U2_LED__0__SHIFT, 6
.set U2_LED__AG, CYREG_PRT1_AG
.set U2_LED__AMUX, CYREG_PRT1_AMUX
.set U2_LED__BIE, CYREG_PRT1_BIE
.set U2_LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set U2_LED__BYP, CYREG_PRT1_BYP
.set U2_LED__CTL, CYREG_PRT1_CTL
.set U2_LED__DM0, CYREG_PRT1_DM0
.set U2_LED__DM1, CYREG_PRT1_DM1
.set U2_LED__DM2, CYREG_PRT1_DM2
.set U2_LED__DR, CYREG_PRT1_DR
.set U2_LED__INP_DIS, CYREG_PRT1_INP_DIS
.set U2_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set U2_LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set U2_LED__LCD_EN, CYREG_PRT1_LCD_EN
.set U2_LED__MASK, 0x40
.set U2_LED__PORT, 1
.set U2_LED__PRT, CYREG_PRT1_PRT
.set U2_LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set U2_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set U2_LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set U2_LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set U2_LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set U2_LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set U2_LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set U2_LED__PS, CYREG_PRT1_PS
.set U2_LED__SHIFT, 6
.set U2_LED__SLW, CYREG_PRT1_SLW

/* U3_LED */
.set U3_LED__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set U3_LED__0__MASK, 0x80
.set U3_LED__0__PC, CYREG_PRT1_PC7
.set U3_LED__0__PORT, 1
.set U3_LED__0__SHIFT, 7
.set U3_LED__AG, CYREG_PRT1_AG
.set U3_LED__AMUX, CYREG_PRT1_AMUX
.set U3_LED__BIE, CYREG_PRT1_BIE
.set U3_LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set U3_LED__BYP, CYREG_PRT1_BYP
.set U3_LED__CTL, CYREG_PRT1_CTL
.set U3_LED__DM0, CYREG_PRT1_DM0
.set U3_LED__DM1, CYREG_PRT1_DM1
.set U3_LED__DM2, CYREG_PRT1_DM2
.set U3_LED__DR, CYREG_PRT1_DR
.set U3_LED__INP_DIS, CYREG_PRT1_INP_DIS
.set U3_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set U3_LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set U3_LED__LCD_EN, CYREG_PRT1_LCD_EN
.set U3_LED__MASK, 0x80
.set U3_LED__PORT, 1
.set U3_LED__PRT, CYREG_PRT1_PRT
.set U3_LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set U3_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set U3_LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set U3_LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set U3_LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set U3_LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set U3_LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set U3_LED__PS, CYREG_PRT1_PS
.set U3_LED__SHIFT, 7
.set U3_LED__SLW, CYREG_PRT1_SLW

/* U4_LED */
.set U4_LED__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set U4_LED__0__MASK, 0x20
.set U4_LED__0__PC, CYREG_PRT1_PC5
.set U4_LED__0__PORT, 1
.set U4_LED__0__SHIFT, 5
.set U4_LED__AG, CYREG_PRT1_AG
.set U4_LED__AMUX, CYREG_PRT1_AMUX
.set U4_LED__BIE, CYREG_PRT1_BIE
.set U4_LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set U4_LED__BYP, CYREG_PRT1_BYP
.set U4_LED__CTL, CYREG_PRT1_CTL
.set U4_LED__DM0, CYREG_PRT1_DM0
.set U4_LED__DM1, CYREG_PRT1_DM1
.set U4_LED__DM2, CYREG_PRT1_DM2
.set U4_LED__DR, CYREG_PRT1_DR
.set U4_LED__INP_DIS, CYREG_PRT1_INP_DIS
.set U4_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set U4_LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set U4_LED__LCD_EN, CYREG_PRT1_LCD_EN
.set U4_LED__MASK, 0x20
.set U4_LED__PORT, 1
.set U4_LED__PRT, CYREG_PRT1_PRT
.set U4_LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set U4_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set U4_LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set U4_LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set U4_LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set U4_LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set U4_LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set U4_LED__PS, CYREG_PRT1_PS
.set U4_LED__SHIFT, 5
.set U4_LED__SLW, CYREG_PRT1_SLW

/* U5_LED */
.set U5_LED__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set U5_LED__0__MASK, 0x20
.set U5_LED__0__PC, CYREG_PRT12_PC5
.set U5_LED__0__PORT, 12
.set U5_LED__0__SHIFT, 5
.set U5_LED__AG, CYREG_PRT12_AG
.set U5_LED__BIE, CYREG_PRT12_BIE
.set U5_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set U5_LED__BYP, CYREG_PRT12_BYP
.set U5_LED__DM0, CYREG_PRT12_DM0
.set U5_LED__DM1, CYREG_PRT12_DM1
.set U5_LED__DM2, CYREG_PRT12_DM2
.set U5_LED__DR, CYREG_PRT12_DR
.set U5_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set U5_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set U5_LED__MASK, 0x20
.set U5_LED__PORT, 12
.set U5_LED__PRT, CYREG_PRT12_PRT
.set U5_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set U5_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set U5_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set U5_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set U5_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set U5_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set U5_LED__PS, CYREG_PRT12_PS
.set U5_LED__SHIFT, 5
.set U5_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set U5_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set U5_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set U5_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set U5_LED__SLW, CYREG_PRT12_SLW

/* U6_LED */
.set U6_LED__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set U6_LED__0__MASK, 0x04
.set U6_LED__0__PC, CYREG_PRT1_PC2
.set U6_LED__0__PORT, 1
.set U6_LED__0__SHIFT, 2
.set U6_LED__AG, CYREG_PRT1_AG
.set U6_LED__AMUX, CYREG_PRT1_AMUX
.set U6_LED__BIE, CYREG_PRT1_BIE
.set U6_LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set U6_LED__BYP, CYREG_PRT1_BYP
.set U6_LED__CTL, CYREG_PRT1_CTL
.set U6_LED__DM0, CYREG_PRT1_DM0
.set U6_LED__DM1, CYREG_PRT1_DM1
.set U6_LED__DM2, CYREG_PRT1_DM2
.set U6_LED__DR, CYREG_PRT1_DR
.set U6_LED__INP_DIS, CYREG_PRT1_INP_DIS
.set U6_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set U6_LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set U6_LED__LCD_EN, CYREG_PRT1_LCD_EN
.set U6_LED__MASK, 0x04
.set U6_LED__PORT, 1
.set U6_LED__PRT, CYREG_PRT1_PRT
.set U6_LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set U6_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set U6_LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set U6_LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set U6_LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set U6_LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set U6_LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set U6_LED__PS, CYREG_PRT1_PS
.set U6_LED__SHIFT, 2
.set U6_LED__SLW, CYREG_PRT1_SLW

/* U7_LED */
.set U7_LED__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set U7_LED__0__MASK, 0x10
.set U7_LED__0__PC, CYREG_PRT12_PC4
.set U7_LED__0__PORT, 12
.set U7_LED__0__SHIFT, 4
.set U7_LED__AG, CYREG_PRT12_AG
.set U7_LED__BIE, CYREG_PRT12_BIE
.set U7_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set U7_LED__BYP, CYREG_PRT12_BYP
.set U7_LED__DM0, CYREG_PRT12_DM0
.set U7_LED__DM1, CYREG_PRT12_DM1
.set U7_LED__DM2, CYREG_PRT12_DM2
.set U7_LED__DR, CYREG_PRT12_DR
.set U7_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set U7_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set U7_LED__MASK, 0x10
.set U7_LED__PORT, 12
.set U7_LED__PRT, CYREG_PRT12_PRT
.set U7_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set U7_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set U7_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set U7_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set U7_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set U7_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set U7_LED__PS, CYREG_PRT12_PS
.set U7_LED__SHIFT, 4
.set U7_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set U7_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set U7_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set U7_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set U7_LED__SLW, CYREG_PRT12_SLW

/* U8_LED */
.set U8_LED__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set U8_LED__0__MASK, 0x10
.set U8_LED__0__PC, CYREG_PRT3_PC4
.set U8_LED__0__PORT, 3
.set U8_LED__0__SHIFT, 4
.set U8_LED__AG, CYREG_PRT3_AG
.set U8_LED__AMUX, CYREG_PRT3_AMUX
.set U8_LED__BIE, CYREG_PRT3_BIE
.set U8_LED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set U8_LED__BYP, CYREG_PRT3_BYP
.set U8_LED__CTL, CYREG_PRT3_CTL
.set U8_LED__DM0, CYREG_PRT3_DM0
.set U8_LED__DM1, CYREG_PRT3_DM1
.set U8_LED__DM2, CYREG_PRT3_DM2
.set U8_LED__DR, CYREG_PRT3_DR
.set U8_LED__INP_DIS, CYREG_PRT3_INP_DIS
.set U8_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set U8_LED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set U8_LED__LCD_EN, CYREG_PRT3_LCD_EN
.set U8_LED__MASK, 0x10
.set U8_LED__PORT, 3
.set U8_LED__PRT, CYREG_PRT3_PRT
.set U8_LED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set U8_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set U8_LED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set U8_LED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set U8_LED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set U8_LED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set U8_LED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set U8_LED__PS, CYREG_PRT3_PS
.set U8_LED__SHIFT, 4
.set U8_LED__SLW, CYREG_PRT3_SLW

/* i_Down */
.set i_Down__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Down__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Down__INTC_MASK, 0x40
.set i_Down__INTC_NUMBER, 6
.set i_Down__INTC_PRIOR_NUM, 7
.set i_Down__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set i_Down__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Down__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* i_Left */
.set i_Left__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Left__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Left__INTC_MASK, 0x400
.set i_Left__INTC_NUMBER, 10
.set i_Left__INTC_PRIOR_NUM, 7
.set i_Left__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set i_Left__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Left__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* i_Mute */
.set i_Mute__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Mute__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Mute__INTC_MASK, 0x800
.set i_Mute__INTC_NUMBER, 11
.set i_Mute__INTC_PRIOR_NUM, 7
.set i_Mute__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set i_Mute__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Mute__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Down_SW */
.set Down_SW__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Down_SW__0__MASK, 0x80
.set Down_SW__0__PC, CYREG_PRT2_PC7
.set Down_SW__0__PORT, 2
.set Down_SW__0__SHIFT, 7
.set Down_SW__AG, CYREG_PRT2_AG
.set Down_SW__AMUX, CYREG_PRT2_AMUX
.set Down_SW__BIE, CYREG_PRT2_BIE
.set Down_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Down_SW__BYP, CYREG_PRT2_BYP
.set Down_SW__CTL, CYREG_PRT2_CTL
.set Down_SW__DM0, CYREG_PRT2_DM0
.set Down_SW__DM1, CYREG_PRT2_DM1
.set Down_SW__DM2, CYREG_PRT2_DM2
.set Down_SW__DR, CYREG_PRT2_DR
.set Down_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Down_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Down_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Down_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Down_SW__MASK, 0x80
.set Down_SW__PORT, 2
.set Down_SW__PRT, CYREG_PRT2_PRT
.set Down_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Down_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Down_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Down_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Down_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Down_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Down_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Down_SW__PS, CYREG_PRT2_PS
.set Down_SW__SHIFT, 7
.set Down_SW__SLW, CYREG_PRT2_SLW

/* Left_SW */
.set Left_SW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Left_SW__0__MASK, 0x04
.set Left_SW__0__PC, CYREG_PRT2_PC2
.set Left_SW__0__PORT, 2
.set Left_SW__0__SHIFT, 2
.set Left_SW__AG, CYREG_PRT2_AG
.set Left_SW__AMUX, CYREG_PRT2_AMUX
.set Left_SW__BIE, CYREG_PRT2_BIE
.set Left_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Left_SW__BYP, CYREG_PRT2_BYP
.set Left_SW__CTL, CYREG_PRT2_CTL
.set Left_SW__DM0, CYREG_PRT2_DM0
.set Left_SW__DM1, CYREG_PRT2_DM1
.set Left_SW__DM2, CYREG_PRT2_DM2
.set Left_SW__DR, CYREG_PRT2_DR
.set Left_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Left_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Left_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Left_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Left_SW__MASK, 0x04
.set Left_SW__PORT, 2
.set Left_SW__PRT, CYREG_PRT2_PRT
.set Left_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Left_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Left_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Left_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Left_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Left_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Left_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Left_SW__PS, CYREG_PRT2_PS
.set Left_SW__SHIFT, 2
.set Left_SW__SLW, CYREG_PRT2_SLW

/* Mute_SW */
.set Mute_SW__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Mute_SW__0__MASK, 0x20
.set Mute_SW__0__PC, CYREG_PRT2_PC5
.set Mute_SW__0__PORT, 2
.set Mute_SW__0__SHIFT, 5
.set Mute_SW__AG, CYREG_PRT2_AG
.set Mute_SW__AMUX, CYREG_PRT2_AMUX
.set Mute_SW__BIE, CYREG_PRT2_BIE
.set Mute_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Mute_SW__BYP, CYREG_PRT2_BYP
.set Mute_SW__CTL, CYREG_PRT2_CTL
.set Mute_SW__DM0, CYREG_PRT2_DM0
.set Mute_SW__DM1, CYREG_PRT2_DM1
.set Mute_SW__DM2, CYREG_PRT2_DM2
.set Mute_SW__DR, CYREG_PRT2_DR
.set Mute_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Mute_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Mute_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Mute_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Mute_SW__MASK, 0x20
.set Mute_SW__PORT, 2
.set Mute_SW__PRT, CYREG_PRT2_PRT
.set Mute_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Mute_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Mute_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Mute_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Mute_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Mute_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Mute_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Mute_SW__PS, CYREG_PRT2_PS
.set Mute_SW__SHIFT, 5
.set Mute_SW__SLW, CYREG_PRT2_SLW

/* i_Enter */
.set i_Enter__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Enter__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Enter__INTC_MASK, 0x80
.set i_Enter__INTC_NUMBER, 7
.set i_Enter__INTC_PRIOR_NUM, 7
.set i_Enter__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set i_Enter__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Enter__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* i_Power */
.set i_Power__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Power__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Power__INTC_MASK, 0x2000
.set i_Power__INTC_NUMBER, 13
.set i_Power__INTC_PRIOR_NUM, 7
.set i_Power__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set i_Power__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Power__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* i_Right */
.set i_Right__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Right__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Right__INTC_MASK, 0x4000
.set i_Right__INTC_NUMBER, 14
.set i_Right__INTC_PRIOR_NUM, 7
.set i_Right__INTC_PRIOR_REG, CYREG_NVIC_PRI_14
.set i_Right__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Right__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Enter_SW */
.set Enter_SW__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Enter_SW__0__MASK, 0x10
.set Enter_SW__0__PC, CYREG_PRT2_PC4
.set Enter_SW__0__PORT, 2
.set Enter_SW__0__SHIFT, 4
.set Enter_SW__AG, CYREG_PRT2_AG
.set Enter_SW__AMUX, CYREG_PRT2_AMUX
.set Enter_SW__BIE, CYREG_PRT2_BIE
.set Enter_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Enter_SW__BYP, CYREG_PRT2_BYP
.set Enter_SW__CTL, CYREG_PRT2_CTL
.set Enter_SW__DM0, CYREG_PRT2_DM0
.set Enter_SW__DM1, CYREG_PRT2_DM1
.set Enter_SW__DM2, CYREG_PRT2_DM2
.set Enter_SW__DR, CYREG_PRT2_DR
.set Enter_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Enter_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Enter_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Enter_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Enter_SW__MASK, 0x10
.set Enter_SW__PORT, 2
.set Enter_SW__PRT, CYREG_PRT2_PRT
.set Enter_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Enter_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Enter_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Enter_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Enter_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Enter_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Enter_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Enter_SW__PS, CYREG_PRT2_PS
.set Enter_SW__SHIFT, 4
.set Enter_SW__SLW, CYREG_PRT2_SLW

/* Power_SW */
.set Power_SW__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Power_SW__0__MASK, 0x08
.set Power_SW__0__PC, CYREG_PRT2_PC3
.set Power_SW__0__PORT, 2
.set Power_SW__0__SHIFT, 3
.set Power_SW__AG, CYREG_PRT2_AG
.set Power_SW__AMUX, CYREG_PRT2_AMUX
.set Power_SW__BIE, CYREG_PRT2_BIE
.set Power_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Power_SW__BYP, CYREG_PRT2_BYP
.set Power_SW__CTL, CYREG_PRT2_CTL
.set Power_SW__DM0, CYREG_PRT2_DM0
.set Power_SW__DM1, CYREG_PRT2_DM1
.set Power_SW__DM2, CYREG_PRT2_DM2
.set Power_SW__DR, CYREG_PRT2_DR
.set Power_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Power_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Power_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Power_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Power_SW__MASK, 0x08
.set Power_SW__PORT, 2
.set Power_SW__PRT, CYREG_PRT2_PRT
.set Power_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Power_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Power_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Power_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Power_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Power_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Power_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Power_SW__PS, CYREG_PRT2_PS
.set Power_SW__SHIFT, 3
.set Power_SW__SLW, CYREG_PRT2_SLW

/* Right_SW */
.set Right_SW__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Right_SW__0__MASK, 0x04
.set Right_SW__0__PC, CYREG_PRT0_PC2
.set Right_SW__0__PORT, 0
.set Right_SW__0__SHIFT, 2
.set Right_SW__AG, CYREG_PRT0_AG
.set Right_SW__AMUX, CYREG_PRT0_AMUX
.set Right_SW__BIE, CYREG_PRT0_BIE
.set Right_SW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Right_SW__BYP, CYREG_PRT0_BYP
.set Right_SW__CTL, CYREG_PRT0_CTL
.set Right_SW__DM0, CYREG_PRT0_DM0
.set Right_SW__DM1, CYREG_PRT0_DM1
.set Right_SW__DM2, CYREG_PRT0_DM2
.set Right_SW__DR, CYREG_PRT0_DR
.set Right_SW__INP_DIS, CYREG_PRT0_INP_DIS
.set Right_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Right_SW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Right_SW__LCD_EN, CYREG_PRT0_LCD_EN
.set Right_SW__MASK, 0x04
.set Right_SW__PORT, 0
.set Right_SW__PRT, CYREG_PRT0_PRT
.set Right_SW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Right_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Right_SW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Right_SW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Right_SW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Right_SW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Right_SW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Right_SW__PS, CYREG_PRT0_PS
.set Right_SW__SHIFT, 2
.set Right_SW__SLW, CYREG_PRT0_SLW

/* Volume_1 */
.set Volume_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Volume_1__0__MASK, 0x01
.set Volume_1__0__PC, CYREG_PRT3_PC0
.set Volume_1__0__PORT, 3
.set Volume_1__0__SHIFT, 0
.set Volume_1__AG, CYREG_PRT3_AG
.set Volume_1__AMUX, CYREG_PRT3_AMUX
.set Volume_1__BIE, CYREG_PRT3_BIE
.set Volume_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Volume_1__BYP, CYREG_PRT3_BYP
.set Volume_1__CTL, CYREG_PRT3_CTL
.set Volume_1__DM0, CYREG_PRT3_DM0
.set Volume_1__DM1, CYREG_PRT3_DM1
.set Volume_1__DM2, CYREG_PRT3_DM2
.set Volume_1__DR, CYREG_PRT3_DR
.set Volume_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Volume_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Volume_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Volume_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Volume_1__MASK, 0x01
.set Volume_1__PORT, 3
.set Volume_1__PRT, CYREG_PRT3_PRT
.set Volume_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Volume_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Volume_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Volume_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Volume_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Volume_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Volume_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Volume_1__PS, CYREG_PRT3_PS
.set Volume_1__SHIFT, 0
.set Volume_1__SLW, CYREG_PRT3_SLW

/* Volume_2 */
.set Volume_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Volume_2__0__MASK, 0x02
.set Volume_2__0__PC, CYREG_PRT3_PC1
.set Volume_2__0__PORT, 3
.set Volume_2__0__SHIFT, 1
.set Volume_2__AG, CYREG_PRT3_AG
.set Volume_2__AMUX, CYREG_PRT3_AMUX
.set Volume_2__BIE, CYREG_PRT3_BIE
.set Volume_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Volume_2__BYP, CYREG_PRT3_BYP
.set Volume_2__CTL, CYREG_PRT3_CTL
.set Volume_2__DM0, CYREG_PRT3_DM0
.set Volume_2__DM1, CYREG_PRT3_DM1
.set Volume_2__DM2, CYREG_PRT3_DM2
.set Volume_2__DR, CYREG_PRT3_DR
.set Volume_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Volume_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Volume_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Volume_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Volume_2__MASK, 0x02
.set Volume_2__PORT, 3
.set Volume_2__PRT, CYREG_PRT3_PRT
.set Volume_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Volume_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Volume_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Volume_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Volume_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Volume_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Volume_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Volume_2__PS, CYREG_PRT3_PS
.set Volume_2__SHIFT, 1
.set Volume_2__SLW, CYREG_PRT3_SLW

/* Power_LED */
.set Power_LED__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Power_LED__0__MASK, 0x20
.set Power_LED__0__PC, CYREG_PRT3_PC5
.set Power_LED__0__PORT, 3
.set Power_LED__0__SHIFT, 5
.set Power_LED__AG, CYREG_PRT3_AG
.set Power_LED__AMUX, CYREG_PRT3_AMUX
.set Power_LED__BIE, CYREG_PRT3_BIE
.set Power_LED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Power_LED__BYP, CYREG_PRT3_BYP
.set Power_LED__CTL, CYREG_PRT3_CTL
.set Power_LED__DM0, CYREG_PRT3_DM0
.set Power_LED__DM1, CYREG_PRT3_DM1
.set Power_LED__DM2, CYREG_PRT3_DM2
.set Power_LED__DR, CYREG_PRT3_DR
.set Power_LED__INP_DIS, CYREG_PRT3_INP_DIS
.set Power_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Power_LED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Power_LED__LCD_EN, CYREG_PRT3_LCD_EN
.set Power_LED__MASK, 0x20
.set Power_LED__PORT, 3
.set Power_LED__PRT, CYREG_PRT3_PRT
.set Power_LED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Power_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Power_LED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Power_LED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Power_LED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Power_LED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Power_LED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Power_LED__PS, CYREG_PRT3_PS
.set Power_LED__SHIFT, 5
.set Power_LED__SLW, CYREG_PRT3_SLW

/* i_Input_1 */
.set i_Input_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Input_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Input_1__INTC_MASK, 0x100
.set i_Input_1__INTC_NUMBER, 8
.set i_Input_1__INTC_PRIOR_NUM, 7
.set i_Input_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set i_Input_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Input_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* i_Input_2 */
.set i_Input_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set i_Input_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set i_Input_2__INTC_MASK, 0x200
.set i_Input_2__INTC_NUMBER, 9
.set i_Input_2__INTC_PRIOR_NUM, 7
.set i_Input_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set i_Input_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set i_Input_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Input_1_SW */
.set Input_1_SW__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Input_1_SW__0__MASK, 0x01
.set Input_1_SW__0__PC, CYREG_PRT2_PC0
.set Input_1_SW__0__PORT, 2
.set Input_1_SW__0__SHIFT, 0
.set Input_1_SW__AG, CYREG_PRT2_AG
.set Input_1_SW__AMUX, CYREG_PRT2_AMUX
.set Input_1_SW__BIE, CYREG_PRT2_BIE
.set Input_1_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Input_1_SW__BYP, CYREG_PRT2_BYP
.set Input_1_SW__CTL, CYREG_PRT2_CTL
.set Input_1_SW__DM0, CYREG_PRT2_DM0
.set Input_1_SW__DM1, CYREG_PRT2_DM1
.set Input_1_SW__DM2, CYREG_PRT2_DM2
.set Input_1_SW__DR, CYREG_PRT2_DR
.set Input_1_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Input_1_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Input_1_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Input_1_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Input_1_SW__MASK, 0x01
.set Input_1_SW__PORT, 2
.set Input_1_SW__PRT, CYREG_PRT2_PRT
.set Input_1_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Input_1_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Input_1_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Input_1_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Input_1_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Input_1_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Input_1_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Input_1_SW__PS, CYREG_PRT2_PS
.set Input_1_SW__SHIFT, 0
.set Input_1_SW__SLW, CYREG_PRT2_SLW

/* Input_2_SW */
.set Input_2_SW__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Input_2_SW__0__MASK, 0x08
.set Input_2_SW__0__PC, CYREG_PRT0_PC3
.set Input_2_SW__0__PORT, 0
.set Input_2_SW__0__SHIFT, 3
.set Input_2_SW__AG, CYREG_PRT0_AG
.set Input_2_SW__AMUX, CYREG_PRT0_AMUX
.set Input_2_SW__BIE, CYREG_PRT0_BIE
.set Input_2_SW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Input_2_SW__BYP, CYREG_PRT0_BYP
.set Input_2_SW__CTL, CYREG_PRT0_CTL
.set Input_2_SW__DM0, CYREG_PRT0_DM0
.set Input_2_SW__DM1, CYREG_PRT0_DM1
.set Input_2_SW__DM2, CYREG_PRT0_DM2
.set Input_2_SW__DR, CYREG_PRT0_DR
.set Input_2_SW__INP_DIS, CYREG_PRT0_INP_DIS
.set Input_2_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Input_2_SW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Input_2_SW__LCD_EN, CYREG_PRT0_LCD_EN
.set Input_2_SW__MASK, 0x08
.set Input_2_SW__PORT, 0
.set Input_2_SW__PRT, CYREG_PRT0_PRT
.set Input_2_SW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Input_2_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Input_2_SW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Input_2_SW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Input_2_SW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Input_2_SW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Input_2_SW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Input_2_SW__PS, CYREG_PRT0_PS
.set Input_2_SW__SHIFT, 3
.set Input_2_SW__SLW, CYREG_PRT0_SLW

/* Volume_ADC_DEC */
.set Volume_ADC_DEC__COHER, CYREG_DEC_COHER
.set Volume_ADC_DEC__CR, CYREG_DEC_CR
.set Volume_ADC_DEC__DR1, CYREG_DEC_DR1
.set Volume_ADC_DEC__DR2, CYREG_DEC_DR2
.set Volume_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set Volume_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set Volume_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set Volume_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set Volume_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set Volume_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set Volume_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set Volume_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set Volume_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set Volume_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set Volume_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set Volume_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set Volume_ADC_DEC__PM_ACT_MSK, 0x01
.set Volume_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set Volume_ADC_DEC__PM_STBY_MSK, 0x01
.set Volume_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set Volume_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set Volume_ADC_DEC__SR, CYREG_DEC_SR
.set Volume_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set Volume_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set Volume_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set Volume_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set Volume_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set Volume_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set Volume_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set Volume_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* Volume_ADC_DSM */
.set Volume_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set Volume_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set Volume_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set Volume_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set Volume_ADC_DSM__CLK, CYREG_DSM0_CLK
.set Volume_ADC_DSM__CR0, CYREG_DSM0_CR0
.set Volume_ADC_DSM__CR1, CYREG_DSM0_CR1
.set Volume_ADC_DSM__CR10, CYREG_DSM0_CR10
.set Volume_ADC_DSM__CR11, CYREG_DSM0_CR11
.set Volume_ADC_DSM__CR12, CYREG_DSM0_CR12
.set Volume_ADC_DSM__CR13, CYREG_DSM0_CR13
.set Volume_ADC_DSM__CR14, CYREG_DSM0_CR14
.set Volume_ADC_DSM__CR15, CYREG_DSM0_CR15
.set Volume_ADC_DSM__CR16, CYREG_DSM0_CR16
.set Volume_ADC_DSM__CR17, CYREG_DSM0_CR17
.set Volume_ADC_DSM__CR2, CYREG_DSM0_CR2
.set Volume_ADC_DSM__CR3, CYREG_DSM0_CR3
.set Volume_ADC_DSM__CR4, CYREG_DSM0_CR4
.set Volume_ADC_DSM__CR5, CYREG_DSM0_CR5
.set Volume_ADC_DSM__CR6, CYREG_DSM0_CR6
.set Volume_ADC_DSM__CR7, CYREG_DSM0_CR7
.set Volume_ADC_DSM__CR8, CYREG_DSM0_CR8
.set Volume_ADC_DSM__CR9, CYREG_DSM0_CR9
.set Volume_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set Volume_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set Volume_ADC_DSM__MISC, CYREG_DSM0_MISC
.set Volume_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set Volume_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set Volume_ADC_DSM__REF0, CYREG_DSM0_REF0
.set Volume_ADC_DSM__REF1, CYREG_DSM0_REF1
.set Volume_ADC_DSM__REF2, CYREG_DSM0_REF2
.set Volume_ADC_DSM__REF3, CYREG_DSM0_REF3
.set Volume_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set Volume_ADC_DSM__SW0, CYREG_DSM0_SW0
.set Volume_ADC_DSM__SW2, CYREG_DSM0_SW2
.set Volume_ADC_DSM__SW3, CYREG_DSM0_SW3
.set Volume_ADC_DSM__SW4, CYREG_DSM0_SW4
.set Volume_ADC_DSM__SW6, CYREG_DSM0_SW6
.set Volume_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set Volume_ADC_DSM__TST0, CYREG_DSM0_TST0
.set Volume_ADC_DSM__TST1, CYREG_DSM0_TST1

/* Volume_ADC_Ext_CP_Clk */
.set Volume_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Volume_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Volume_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Volume_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set Volume_ADC_Ext_CP_Clk__INDEX, 0x00
.set Volume_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Volume_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set Volume_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Volume_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* Volume_ADC_IRQ */
.set Volume_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Volume_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Volume_ADC_IRQ__INTC_MASK, 0x20000000
.set Volume_ADC_IRQ__INTC_NUMBER, 29
.set Volume_ADC_IRQ__INTC_PRIOR_NUM, 7
.set Volume_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set Volume_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Volume_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Volume_ADC_theACLK */
.set Volume_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set Volume_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set Volume_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set Volume_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set Volume_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set Volume_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set Volume_ADC_theACLK__INDEX, 0x00
.set Volume_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Volume_ADC_theACLK__PM_ACT_MSK, 0x01
.set Volume_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Volume_ADC_theACLK__PM_STBY_MSK, 0x01

/* Volume_Input */
.set Volume_Input__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Volume_Input__0__MASK, 0x04
.set Volume_Input__0__PC, CYREG_PRT3_PC2
.set Volume_Input__0__PORT, 3
.set Volume_Input__0__SHIFT, 2
.set Volume_Input__AG, CYREG_PRT3_AG
.set Volume_Input__AMUX, CYREG_PRT3_AMUX
.set Volume_Input__BIE, CYREG_PRT3_BIE
.set Volume_Input__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Volume_Input__BYP, CYREG_PRT3_BYP
.set Volume_Input__CTL, CYREG_PRT3_CTL
.set Volume_Input__DM0, CYREG_PRT3_DM0
.set Volume_Input__DM1, CYREG_PRT3_DM1
.set Volume_Input__DM2, CYREG_PRT3_DM2
.set Volume_Input__DR, CYREG_PRT3_DR
.set Volume_Input__INP_DIS, CYREG_PRT3_INP_DIS
.set Volume_Input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Volume_Input__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Volume_Input__LCD_EN, CYREG_PRT3_LCD_EN
.set Volume_Input__MASK, 0x04
.set Volume_Input__PORT, 3
.set Volume_Input__PRT, CYREG_PRT3_PRT
.set Volume_Input__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Volume_Input__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Volume_Input__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Volume_Input__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Volume_Input__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Volume_Input__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Volume_Input__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Volume_Input__PS, CYREG_PRT3_PS
.set Volume_Input__SHIFT, 2
.set Volume_Input__SLW, CYREG_PRT3_SLW

/* Input_Relais_0 */
.set Input_Relais_0__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Input_Relais_0__0__MASK, 0x80
.set Input_Relais_0__0__PC, CYREG_PRT0_PC7
.set Input_Relais_0__0__PORT, 0
.set Input_Relais_0__0__SHIFT, 7
.set Input_Relais_0__AG, CYREG_PRT0_AG
.set Input_Relais_0__AMUX, CYREG_PRT0_AMUX
.set Input_Relais_0__BIE, CYREG_PRT0_BIE
.set Input_Relais_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Input_Relais_0__BYP, CYREG_PRT0_BYP
.set Input_Relais_0__CTL, CYREG_PRT0_CTL
.set Input_Relais_0__DM0, CYREG_PRT0_DM0
.set Input_Relais_0__DM1, CYREG_PRT0_DM1
.set Input_Relais_0__DM2, CYREG_PRT0_DM2
.set Input_Relais_0__DR, CYREG_PRT0_DR
.set Input_Relais_0__INP_DIS, CYREG_PRT0_INP_DIS
.set Input_Relais_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Input_Relais_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Input_Relais_0__LCD_EN, CYREG_PRT0_LCD_EN
.set Input_Relais_0__MASK, 0x80
.set Input_Relais_0__PORT, 0
.set Input_Relais_0__PRT, CYREG_PRT0_PRT
.set Input_Relais_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Input_Relais_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Input_Relais_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Input_Relais_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Input_Relais_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Input_Relais_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Input_Relais_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Input_Relais_0__PS, CYREG_PRT0_PS
.set Input_Relais_0__SHIFT, 7
.set Input_Relais_0__SLW, CYREG_PRT0_SLW

/* Input_Relais_1 */
.set Input_Relais_1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Input_Relais_1__0__MASK, 0x40
.set Input_Relais_1__0__PC, CYREG_PRT0_PC6
.set Input_Relais_1__0__PORT, 0
.set Input_Relais_1__0__SHIFT, 6
.set Input_Relais_1__AG, CYREG_PRT0_AG
.set Input_Relais_1__AMUX, CYREG_PRT0_AMUX
.set Input_Relais_1__BIE, CYREG_PRT0_BIE
.set Input_Relais_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Input_Relais_1__BYP, CYREG_PRT0_BYP
.set Input_Relais_1__CTL, CYREG_PRT0_CTL
.set Input_Relais_1__DM0, CYREG_PRT0_DM0
.set Input_Relais_1__DM1, CYREG_PRT0_DM1
.set Input_Relais_1__DM2, CYREG_PRT0_DM2
.set Input_Relais_1__DR, CYREG_PRT0_DR
.set Input_Relais_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Input_Relais_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Input_Relais_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Input_Relais_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Input_Relais_1__MASK, 0x40
.set Input_Relais_1__PORT, 0
.set Input_Relais_1__PRT, CYREG_PRT0_PRT
.set Input_Relais_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Input_Relais_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Input_Relais_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Input_Relais_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Input_Relais_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Input_Relais_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Input_Relais_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Input_Relais_1__PS, CYREG_PRT0_PS
.set Input_Relais_1__SHIFT, 6
.set Input_Relais_1__SLW, CYREG_PRT0_SLW

/* Input_Relais_2 */
.set Input_Relais_2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Input_Relais_2__0__MASK, 0x20
.set Input_Relais_2__0__PC, CYREG_PRT0_PC5
.set Input_Relais_2__0__PORT, 0
.set Input_Relais_2__0__SHIFT, 5
.set Input_Relais_2__AG, CYREG_PRT0_AG
.set Input_Relais_2__AMUX, CYREG_PRT0_AMUX
.set Input_Relais_2__BIE, CYREG_PRT0_BIE
.set Input_Relais_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Input_Relais_2__BYP, CYREG_PRT0_BYP
.set Input_Relais_2__CTL, CYREG_PRT0_CTL
.set Input_Relais_2__DM0, CYREG_PRT0_DM0
.set Input_Relais_2__DM1, CYREG_PRT0_DM1
.set Input_Relais_2__DM2, CYREG_PRT0_DM2
.set Input_Relais_2__DR, CYREG_PRT0_DR
.set Input_Relais_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Input_Relais_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Input_Relais_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Input_Relais_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Input_Relais_2__MASK, 0x20
.set Input_Relais_2__PORT, 0
.set Input_Relais_2__PRT, CYREG_PRT0_PRT
.set Input_Relais_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Input_Relais_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Input_Relais_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Input_Relais_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Input_Relais_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Input_Relais_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Input_Relais_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Input_Relais_2__PS, CYREG_PRT0_PS
.set Input_Relais_2__SHIFT, 5
.set Input_Relais_2__SLW, CYREG_PRT0_SLW

/* Input_Relais_3 */
.set Input_Relais_3__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Input_Relais_3__0__MASK, 0x10
.set Input_Relais_3__0__PC, CYREG_PRT0_PC4
.set Input_Relais_3__0__PORT, 0
.set Input_Relais_3__0__SHIFT, 4
.set Input_Relais_3__AG, CYREG_PRT0_AG
.set Input_Relais_3__AMUX, CYREG_PRT0_AMUX
.set Input_Relais_3__BIE, CYREG_PRT0_BIE
.set Input_Relais_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Input_Relais_3__BYP, CYREG_PRT0_BYP
.set Input_Relais_3__CTL, CYREG_PRT0_CTL
.set Input_Relais_3__DM0, CYREG_PRT0_DM0
.set Input_Relais_3__DM1, CYREG_PRT0_DM1
.set Input_Relais_3__DM2, CYREG_PRT0_DM2
.set Input_Relais_3__DR, CYREG_PRT0_DR
.set Input_Relais_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Input_Relais_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Input_Relais_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Input_Relais_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Input_Relais_3__MASK, 0x10
.set Input_Relais_3__PORT, 0
.set Input_Relais_3__PRT, CYREG_PRT0_PRT
.set Input_Relais_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Input_Relais_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Input_Relais_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Input_Relais_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Input_Relais_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Input_Relais_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Input_Relais_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Input_Relais_3__PS, CYREG_PRT0_PS
.set Input_Relais_3__SHIFT, 4
.set Input_Relais_3__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000EFC0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
