<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p200" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_200{left:419px;bottom:68px;letter-spacing:0.1px;}
#t2_200{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_200{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_200{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_200{left:69px;bottom:1083px;letter-spacing:0.15px;}
#t6_200{left:359px;bottom:652px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_200{left:69px;bottom:518px;letter-spacing:0.13px;}
#t8_200{left:69px;bottom:496px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_200{left:69px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_200{left:69px;bottom:457px;letter-spacing:-0.17px;word-spacing:-0.55px;}
#tb_200{left:69px;bottom:440px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_200{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_200{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#te_200{left:69px;bottom:383px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#tf_200{left:69px;bottom:367px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_200{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_200{left:69px;bottom:327px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_200{left:69px;bottom:310px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tj_200{left:69px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_200{left:69px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_200{left:69px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_200{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_200{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#to_200{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tp_200{left:272px;bottom:1065px;letter-spacing:-0.08px;word-spacing:-0.06px;}
#tq_200{left:272px;bottom:1050px;letter-spacing:-0.18px;}
#tr_200{left:320px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#ts_200{left:320px;bottom:1050px;letter-spacing:-0.12px;}
#tt_200{left:320px;bottom:1034px;letter-spacing:-0.12px;}
#tu_200{left:394px;bottom:1065px;letter-spacing:-0.12px;}
#tv_200{left:394px;bottom:1050px;letter-spacing:-0.12px;}
#tw_200{left:394px;bottom:1034px;letter-spacing:-0.12px;}
#tx_200{left:480px;bottom:1065px;letter-spacing:-0.12px;}
#ty_200{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_200{left:74px;bottom:995px;letter-spacing:-0.15px;}
#t10_200{left:272px;bottom:1011px;}
#t11_200{left:320px;bottom:1011px;letter-spacing:-0.13px;}
#t12_200{left:394px;bottom:1011px;letter-spacing:-0.13px;}
#t13_200{left:480px;bottom:1011px;letter-spacing:-0.11px;}
#t14_200{left:480px;bottom:995px;letter-spacing:-0.12px;}
#t15_200{left:74px;bottom:972px;letter-spacing:-0.12px;}
#t16_200{left:74px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t17_200{left:74px;bottom:938px;letter-spacing:-0.17px;}
#t18_200{left:272px;bottom:972px;}
#t19_200{left:320px;bottom:972px;letter-spacing:-0.13px;}
#t1a_200{left:394px;bottom:972px;letter-spacing:-0.16px;}
#t1b_200{left:480px;bottom:972px;letter-spacing:-0.11px;}
#t1c_200{left:480px;bottom:955px;letter-spacing:-0.12px;}
#t1d_200{left:74px;bottom:915px;letter-spacing:-0.12px;}
#t1e_200{left:74px;bottom:898px;letter-spacing:-0.14px;}
#t1f_200{left:74px;bottom:881px;letter-spacing:-0.17px;}
#t1g_200{left:272px;bottom:915px;}
#t1h_200{left:320px;bottom:915px;letter-spacing:-0.13px;}
#t1i_200{left:394px;bottom:915px;letter-spacing:-0.16px;}
#t1j_200{left:480px;bottom:915px;letter-spacing:-0.11px;}
#t1k_200{left:480px;bottom:898px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_200{left:74px;bottom:858px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_200{left:74px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_200{left:74px;bottom:825px;letter-spacing:-0.15px;}
#t1o_200{left:272px;bottom:858px;}
#t1p_200{left:320px;bottom:858px;letter-spacing:-0.13px;}
#t1q_200{left:394px;bottom:858px;letter-spacing:-0.17px;}
#t1r_200{left:394px;bottom:842px;letter-spacing:-0.17px;}
#t1s_200{left:480px;bottom:858px;letter-spacing:-0.11px;}
#t1t_200{left:480px;bottom:842px;letter-spacing:-0.13px;}
#t1u_200{left:480px;bottom:825px;letter-spacing:-0.11px;}
#t1v_200{left:74px;bottom:802px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_200{left:74px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_200{left:74px;bottom:768px;letter-spacing:-0.15px;}
#t1y_200{left:272px;bottom:802px;}
#t1z_200{left:320px;bottom:802px;letter-spacing:-0.13px;}
#t20_200{left:394px;bottom:802px;letter-spacing:-0.17px;}
#t21_200{left:394px;bottom:785px;letter-spacing:-0.17px;}
#t22_200{left:480px;bottom:802px;letter-spacing:-0.11px;}
#t23_200{left:480px;bottom:785px;letter-spacing:-0.12px;}
#t24_200{left:480px;bottom:768px;letter-spacing:-0.11px;}
#t25_200{left:74px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_200{left:74px;bottom:729px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_200{left:74px;bottom:712px;letter-spacing:-0.15px;}
#t28_200{left:272px;bottom:745px;}
#t29_200{left:320px;bottom:745px;letter-spacing:-0.12px;}
#t2a_200{left:394px;bottom:745px;letter-spacing:-0.16px;}
#t2b_200{left:480px;bottom:745px;letter-spacing:-0.11px;}
#t2c_200{left:480px;bottom:729px;letter-spacing:-0.12px;}
#t2d_200{left:480px;bottom:712px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2e_200{left:95px;bottom:631px;letter-spacing:-0.15px;}
#t2f_200{left:170px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2g_200{left:291px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2h_200{left:442px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2i_200{left:593px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2j_200{left:743px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2k_200{left:110px;bottom:606px;}
#t2l_200{left:193px;bottom:606px;letter-spacing:-0.18px;}
#t2m_200{left:275px;bottom:606px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_200{left:433px;bottom:606px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_200{left:614px;bottom:606px;letter-spacing:-0.12px;}
#t2p_200{left:764px;bottom:606px;letter-spacing:-0.12px;}
#t2q_200{left:110px;bottom:582px;}
#t2r_200{left:193px;bottom:582px;letter-spacing:-0.17px;}
#t2s_200{left:280px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2t_200{left:438px;bottom:582px;letter-spacing:-0.12px;}
#t2u_200{left:585px;bottom:582px;letter-spacing:-0.12px;}
#t2v_200{left:764px;bottom:582px;letter-spacing:-0.12px;}
#t2w_200{left:110px;bottom:558px;}
#t2x_200{left:194px;bottom:558px;letter-spacing:-0.11px;}
#t2y_200{left:280px;bottom:558px;letter-spacing:-0.13px;}
#t2z_200{left:435px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t30_200{left:585px;bottom:558px;letter-spacing:-0.12px;}
#t31_200{left:764px;bottom:558px;letter-spacing:-0.12px;}

.s1_200{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_200{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_200{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_200{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_200{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_200{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_200{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts200" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg200Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg200" style="-webkit-user-select: none;"><object width="935" height="1210" data="200/200.svg" type="image/svg+xml" id="pdf200" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_200" class="t s1_200">ANDNPS—Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values </span>
<span id="t2_200" class="t s2_200">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_200" class="t s1_200">3-90 </span><span id="t4_200" class="t s1_200">Vol. 2A </span>
<span id="t5_200" class="t s3_200">ANDNPS—Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values </span>
<span id="t6_200" class="t s4_200">Instruction Operand Encoding </span>
<span id="t7_200" class="t s4_200">Description </span>
<span id="t8_200" class="t s5_200">Performs a bitwise logical AND NOT of the four, eight or sixteen packed single precision floating-point values from </span>
<span id="t9_200" class="t s5_200">the first source operand and the second source operand, and stores the result in the destination operand. </span>
<span id="ta_200" class="t s5_200">EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be </span>
<span id="tb_200" class="t s5_200">a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a </span>
<span id="tc_200" class="t s5_200">32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with </span>
<span id="td_200" class="t s5_200">writemask k1. </span>
<span id="te_200" class="t s5_200">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="tf_200" class="t s5_200">or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the </span>
<span id="tg_200" class="t s5_200">corresponding ZMM register destination are zeroed. </span>
<span id="th_200" class="t s5_200">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </span>
<span id="ti_200" class="t s5_200">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tj_200" class="t s5_200">the corresponding ZMM register destination are zeroed. </span>
<span id="tk_200" class="t s5_200">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tl_200" class="t s5_200">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tm_200" class="t s5_200">ZMM register destination are unmodified. </span>
<span id="tn_200" class="t s6_200">Opcode/ </span>
<span id="to_200" class="t s6_200">Instruction </span>
<span id="tp_200" class="t s6_200">Op / </span>
<span id="tq_200" class="t s6_200">En </span>
<span id="tr_200" class="t s6_200">64/32 bit </span>
<span id="ts_200" class="t s6_200">Mode </span>
<span id="tt_200" class="t s6_200">Support </span>
<span id="tu_200" class="t s6_200">CPUID </span>
<span id="tv_200" class="t s6_200">Feature </span>
<span id="tw_200" class="t s6_200">Flag </span>
<span id="tx_200" class="t s6_200">Description </span>
<span id="ty_200" class="t s7_200">NP 0F 55 /r </span>
<span id="tz_200" class="t s7_200">ANDNPS xmm1, xmm2/m128 </span>
<span id="t10_200" class="t s7_200">A </span><span id="t11_200" class="t s7_200">V/V </span><span id="t12_200" class="t s7_200">SSE </span><span id="t13_200" class="t s7_200">Return the bitwise logical AND NOT of packed single precision </span>
<span id="t14_200" class="t s7_200">floating-point values in xmm1 and xmm2/mem. </span>
<span id="t15_200" class="t s7_200">VEX.128.0F 55 /r </span>
<span id="t16_200" class="t s7_200">VANDNPS xmm1, xmm2, </span>
<span id="t17_200" class="t s7_200">xmm3/m128 </span>
<span id="t18_200" class="t s7_200">B </span><span id="t19_200" class="t s7_200">V/V </span><span id="t1a_200" class="t s7_200">AVX </span><span id="t1b_200" class="t s7_200">Return the bitwise logical AND NOT of packed single precision </span>
<span id="t1c_200" class="t s7_200">floating-point values in xmm2 and xmm3/mem. </span>
<span id="t1d_200" class="t s7_200">VEX.256.0F 55 /r </span>
<span id="t1e_200" class="t s7_200">VANDNPS ymm1, ymm2, </span>
<span id="t1f_200" class="t s7_200">ymm3/m256 </span>
<span id="t1g_200" class="t s7_200">B </span><span id="t1h_200" class="t s7_200">V/V </span><span id="t1i_200" class="t s7_200">AVX </span><span id="t1j_200" class="t s7_200">Return the bitwise logical AND NOT of packed single precision </span>
<span id="t1k_200" class="t s7_200">floating-point values in ymm2 and ymm3/mem. </span>
<span id="t1l_200" class="t s7_200">EVEX.128.0F.W0 55 /r </span>
<span id="t1m_200" class="t s7_200">VANDNPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1n_200" class="t s7_200">xmm3/m128/m32bcst </span>
<span id="t1o_200" class="t s7_200">C </span><span id="t1p_200" class="t s7_200">V/V </span><span id="t1q_200" class="t s7_200">AVX512VL </span>
<span id="t1r_200" class="t s7_200">AVX512DQ </span>
<span id="t1s_200" class="t s7_200">Return the bitwise logical AND of packed single precision </span>
<span id="t1t_200" class="t s7_200">floating-point values in xmm2 and xmm3/m128/m32bcst </span>
<span id="t1u_200" class="t s7_200">subject to writemask k1. </span>
<span id="t1v_200" class="t s7_200">EVEX.256.0F.W0 55 /r </span>
<span id="t1w_200" class="t s7_200">VANDNPS ymm1 {k1}{z}, ymm2, </span>
<span id="t1x_200" class="t s7_200">ymm3/m256/m32bcst </span>
<span id="t1y_200" class="t s7_200">C </span><span id="t1z_200" class="t s7_200">V/V </span><span id="t20_200" class="t s7_200">AVX512VL </span>
<span id="t21_200" class="t s7_200">AVX512DQ </span>
<span id="t22_200" class="t s7_200">Return the bitwise logical AND of packed single precision </span>
<span id="t23_200" class="t s7_200">floating-point values in ymm2 and ymm3/m256/m32bcst </span>
<span id="t24_200" class="t s7_200">subject to writemask k1. </span>
<span id="t25_200" class="t s7_200">EVEX.512.0F.W0 55 /r </span>
<span id="t26_200" class="t s7_200">VANDNPS zmm1 {k1}{z}, zmm2, </span>
<span id="t27_200" class="t s7_200">zmm3/m512/m32bcst </span>
<span id="t28_200" class="t s7_200">C </span><span id="t29_200" class="t s7_200">V/V </span><span id="t2a_200" class="t s7_200">AVX512DQ </span><span id="t2b_200" class="t s7_200">Return the bitwise logical AND of packed single precision </span>
<span id="t2c_200" class="t s7_200">floating-point values in zmm2 and zmm3/m512/m32bcst </span>
<span id="t2d_200" class="t s7_200">subject to writemask k1. </span>
<span id="t2e_200" class="t s6_200">Op/En </span><span id="t2f_200" class="t s6_200">Tuple Type </span><span id="t2g_200" class="t s6_200">Operand 1 </span><span id="t2h_200" class="t s6_200">Operand 2 </span><span id="t2i_200" class="t s6_200">Operand 3 </span><span id="t2j_200" class="t s6_200">Operand 4 </span>
<span id="t2k_200" class="t s7_200">A </span><span id="t2l_200" class="t s7_200">N/A </span><span id="t2m_200" class="t s7_200">ModRM:reg (r, w) </span><span id="t2n_200" class="t s7_200">ModRM:r/m (r) </span><span id="t2o_200" class="t s7_200">N/A </span><span id="t2p_200" class="t s7_200">N/A </span>
<span id="t2q_200" class="t s7_200">B </span><span id="t2r_200" class="t s7_200">N/A </span><span id="t2s_200" class="t s7_200">ModRM:reg (w) </span><span id="t2t_200" class="t s7_200">VEX.vvvv (r) </span><span id="t2u_200" class="t s7_200">ModRM:r/m (r) </span><span id="t2v_200" class="t s7_200">N/A </span>
<span id="t2w_200" class="t s7_200">C </span><span id="t2x_200" class="t s7_200">Full </span><span id="t2y_200" class="t s7_200">ModRM:reg (w) </span><span id="t2z_200" class="t s7_200">EVEX.vvvv (r) </span><span id="t30_200" class="t s7_200">ModRM:r/m (r) </span><span id="t31_200" class="t s7_200">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
