// Seed: 3204891897
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output supply0 id_8,
    input wor id_9,
    output supply0 id_10
    , id_18,
    output wor id_11,
    input uwire id_12,
    input wand id_13,
    output tri id_14,
    output wand id_15,
    input tri1 id_16
);
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2
);
  tri1 id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_15 = 0;
  assign id_1 = {-1};
  assign id_4 = -1;
  logic id_5;
  logic id_6;
  ;
  wire id_7;
  ;
  tri1 id_8 = (1);
endmodule
