/**
 @file drv_humber.c

 @date 2010-02-26

 @version v5.1

 The file contains register all table and reg process
*/
#include "drv_common.h"
#include "drv_tbl_reg.h"

#include "drv_humber.h"
#include "drv_humber_lib.h"


/**********************************************************************************
              Define Typedef, define and Data Structure
***********************************************************************************/
/* get total numbers of a field array, as a param of field_num while register a TBL or REG */
#define NUM_OF(field_array) (sizeof(field_array)/sizeof(fields_t))



#ifdef FIELD_STR_DSCP
#define STR_DSCP(str) ,str
#else
#define STR_DSCP(str)
#endif

static fields_t nl9k_ctl_reg_ltr_field[] = {
                { 32,   0,   0 STR_DSCP("BSR0_31_TO_0")}, /*NL9K_CTL_REG_BSR0_31_TO_0*/
                { 32,   1,   0 STR_DSCP("BSR0_63_TO_32")}, /*NL9K_CTL_REG_BSR0_63_TO_32*/
                { 16,   2,   0 STR_DSCP("BSR0_79_TO_64")}, /*NL9K_CTL_REG_BSR0_79_TO_64*/
                { 32,   4,   0 STR_DSCP("BSR1_31_TO_0")}, /*NL9K_CTL_REG_BSR1_31_TO_0*/
                { 32,   5,   0 STR_DSCP("BSR1_63_TO_32")}, /*NL9K_CTL_REG_BSR1_63_TO_32*/
                { 16,   6,   0 STR_DSCP("BSR1_79_TO_64")}, /*NL9K_CTL_REG_BSR1_79_TO_64*/
                { 32,  24,   0 STR_DSCP("KCR_31_TO_0")}, /*NL9K_CTL_REG_KCR_31_TO_0*/
                { 32,  25,   0 STR_DSCP("KCR_63_TO_32")}, /*NL9K_CTL_REG_KCR_63_TO_32*/
                { 16,  26,   0 STR_DSCP("KCR_79_TO_64")}, /*NL9K_CTL_REG_KCR_79_TO_64*/
                { 32,   8,   0 STR_DSCP("PSR0_31_TO_0")}, /*NL9K_CTL_REG_PSR0_31_TO_0*/
                { 32,   9,   0 STR_DSCP("PSR0_63_TO_32")}, /*NL9K_CTL_REG_PSR0_63_TO_32*/
                { 16,  10,   0 STR_DSCP("PSR0_79_TO_64")}, /*NL9K_CTL_REG_PSR0_79_TO_64*/
                { 32,  12,   0 STR_DSCP("PSR1_31_TO_0")}, /*NL9K_CTL_REG_PSR1_31_TO_0*/
                { 32,  13,   0 STR_DSCP("PSR1_63_TO_32")}, /*NL9K_CTL_REG_PSR1_63_TO_32*/
                { 16,  14,   0 STR_DSCP("PSR1_79_TO_64")}, /*NL9K_CTL_REG_PSR1_79_TO_64*/
                { 32,  16,   0 STR_DSCP("PSR2_31_TO_0")}, /*NL9K_CTL_REG_PSR2_31_TO_0*/
                { 32,  17,   0 STR_DSCP("PSR2_63_TO_32")}, /*NL9K_CTL_REG_PSR2_63_TO_32*/
                { 16,  18,   0 STR_DSCP("PSR2_79_TO_64")}, /*NL9K_CTL_REG_PSR2_79_TO_64*/
                { 32,  20,   0 STR_DSCP("PSR3_31_TO_0")}, /*NL9K_CTL_REG_PSR3_31_TO_0*/
                { 32,  21,   0 STR_DSCP("PSR3_63_TO_32")}, /*NL9K_CTL_REG_PSR3_63_TO_32*/
                { 16,  22,   0 STR_DSCP("PSR3_79_TO_64")}, /*NL9K_CTL_REG_PSR3_79_TO_64*/
};

static fields_t nl9k_ctl_reg_bcr_field[] = {
                {  1,   0,   0 STR_DSCP("BCR_BLK_EN")}, /*NL9K_CTL_REG_BCR_BLK_EN*/
                {  3,   0,   1 STR_DSCP("BCR_BLK_WIDTH")}, /*NL9K_CTL_REG_BCR_BLK_WIDTH*/
};

static fields_t nl9k_ctl_reg_bmr_field[] = {
                { 16,   0,   0 STR_DSCP("BMR_H_16BIT")}, /*NL9K_CTL_REG_BMR_H_16BIT*/
                { 32,   2,   0 STR_DSCP("BMR_L_32BIT")}, /*NL9K_CTL_REG_BMR_L_32BIT*/
                { 32,   1,   0 STR_DSCP("BMR_M_32BIT")}, /*NL9K_CTL_REG_BMR_M_32BIT*/
};


static fields_t buf_retrv_config_reg_field[] = {
                {  1,   1,   0 STR_DSCP("BUF_RETRV_BUF_PTR_DRAIN_ENABLE")}, /*BUF_RETRV_CONFIG_BUF_RETRV_BUF_PTR_DRAIN_ENABLE*/
                {  1,   2,   1 STR_DSCP("BUF_RETRV_FABRIC_EN")}, /*BUF_RETRV_CONFIG_BUF_RETRV_FABRIC_EN*/
                {  1,   2,   3 STR_DSCP("BUF_RETRV_IPE_EN")}, /*BUF_RETRV_CONFIG_BUF_RETRV_IPE_EN*/
                {  1,   2,   0 STR_DSCP("BUF_RETRV_NETWORK_EN")}, /*BUF_RETRV_CONFIG_BUF_RETRV_NETWORK_EN*/
                {  1,   2,   2 STR_DSCP("BUF_RETRV_OAM_EN")}, /*BUF_RETRV_CONFIG_BUF_RETRV_OAM_EN*/
                {  1,   0,   0 STR_DSCP("BUF_RETRV_PKT_MSG_DRAIN_ENABLE")}, /*BUF_RETRV_CONFIG_BUF_RETRV_PKT_MSG_DRAIN_ENABLE*/
                {  7,   3,   0 STR_DSCP("EPE_CREDIT_ADJUST_FIFOA_FULL_THD")}, /*BUF_RETRV_CONFIG_EPE_CREDIT_ADJUST_FIFOA_FULL_THD*/
                {  2,   2,   8 STR_DSCP("EXTRA_CREDIT_USED")}, /*BUF_RETRV_CONFIG_EXTRA_CREDIT_USED*/
                {  4,   2,  12 STR_DSCP("FL_CTRL_SEL")}, /*BUF_RETRV_CONFIG_FL_CTRL_SEL*/
                {  1,   2,   4 STR_DSCP("PARITY_ENABLE")}, /*BUF_RETRV_CONFIG_PARITY_ENABLE*/
};

static fields_t buf_retrv_state_reg_field[] = {
                {  2,   0,  12 STR_DSCP("BUFQ_STATE")}, /*BUF_RETRV_STATE_BUFQ_STATE*/
                {  1,   0,  10 STR_DSCP("BUFQ_STATE_START")}, /*BUF_RETRV_STATE_BUFQ_STATE_START*/
                {  2,   0,  14 STR_DSCP("BUF_ARB_STATE")}, /*BUF_RETRV_STATE_BUF_ARB_STATE*/
                {  2,   0,   8 STR_DSCP("LINK_STATE")}, /*BUF_RETRV_STATE_LINK_STATE*/
                {  2,   0,   4 STR_DSCP("PKTQ_STATE")}, /*BUF_RETRV_STATE_PKTQ_STATE*/
                {  1,   0,   0 STR_DSCP("PKTQ_STATE_START")}, /*BUF_RETRV_STATE_PKTQ_STATE_START*/
                {  2,   0,   6 STR_DSCP("PKT_ARB_STATE")}, /*BUF_RETRV_STATE_PKT_ARB_STATE*/
};

static fields_t buf_retrv_buf_ptr_intf_config_reg_field[] = {
                {  2,   0,  16 STR_DSCP("CFG_BUF_PTR_SLOT")}, /*BUF_RETRV_BUF_PTR_INTF_CONFIG_CFG_BUF_PTR_SLOT*/
};

static fields_t buf_retrv_credit_module_config_reg_field[] = {
                {  4,   1,   0 STR_DSCP("CREDIT_FIFO_FULL_THRESHOLD")}, /*BUF_RETRV_CREDIT_MODULE_CONFIG_CREDIT_FIFO_FULL_THRESHOLD*/
                {  1,   0,   0 STR_DSCP("CREDIT_MODULE_ENABLE")}, /*BUF_RETRV_CREDIT_MODULE_CONFIG_CREDIT_MODULE_ENABLE*/
};

static fields_t buf_retrv_debug_stats_reg_field[] = {
                {  4,   2,   0 STR_DSCP("FRPB_QDR_ERR_CNT")}, /*BUF_RETRV_DEBUG_STATS_FRPB_QDR_ERR_CNT*/
                {  8,   1,   0 STR_DSCP("FRQ_MGR_BUF_CNT")}, /*BUF_RETRV_DEBUG_STATS_FRQ_MGR_BUF_CNT*/
                {  4,   0,   0 STR_DSCP("FRQ_MGR_PKT_CNT")}, /*BUF_RETRV_DEBUG_STATS_FRQ_MGR_PKT_CNT*/
                {  4,   3,   0 STR_DSCP("FR_BUF_STORE_ERR_CNT")}, /*BUF_RETRV_DEBUG_STATS_FR_BUF_STORE_ERR_CNT*/
                {  4,  16,   0 STR_DSCP("HDR_CRC_ERR_CNT")}, /*BUF_RETRV_DEBUG_STATS_HDR_CRC_ERR_CNT*/
                {  8,  15,   0 STR_DSCP("RTN_ALL_BUF_CNT")}, /*BUF_RETRV_DEBUG_STATS_RTN_ALL_BUF_CNT*/
                {  4,  14,   0 STR_DSCP("RTN_ALL_PKT_CNT")}, /*BUF_RETRV_DEBUG_STATS_RTN_ALL_PKT_CNT*/
                {  4,   7,   0 STR_DSCP("TO_EPE_EOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_EPE_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("TO_EPE_SOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_EPE_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TO_IPE_EOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_IPE_EOP_CNT*/
                {  4,  12,   0 STR_DSCP("TO_IPE_SOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_IPE_SOP_CNT*/
                {  8,   5,   0 STR_DSCP("TO_MET_FIFO_BUF_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_MET_FIFO_BUF_CNT*/
                {  4,   4,   0 STR_DSCP("TO_MET_FIFO_PKT_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_MET_FIFO_PKT_CNT*/
                {  4,  11,   0 STR_DSCP("TO_OAM_EOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_OAM_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TO_OAM_SOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_OAM_SOP_CNT*/
                {  4,   9,   0 STR_DSCP("TO_VOQ_EOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_VOQ_EOP_CNT*/
                {  4,   8,   0 STR_DSCP("TO_VOQ_SOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TO_VOQ_SOP_CNT*/
                {  4,  18,   0 STR_DSCP("TX_EOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TX_EOP_CNT*/
                {  4,  17,   0 STR_DSCP("TX_SOP_CNT")}, /*BUF_RETRV_DEBUG_STATS_TX_SOP_CNT*/
};

static fields_t buf_retrv_interrupt_fatal_reg_field[] = {
                { 32,   3,   0 STR_DSCP("MASK_RESET_FATAL")}, /*BUF_RETRV_INTERRUPT_FATAL_MASK_RESET_FATAL*/
                { 32,   2,   0 STR_DSCP("MASK_SET_FATAL")}, /*BUF_RETRV_INTERRUPT_FATAL_MASK_SET_FATAL*/
                { 32,   1,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*BUF_RETRV_INTERRUPT_FATAL_VALUE_RESET_FATAL*/
                { 32,   0,   0 STR_DSCP("VALUE_SET_FATAL")}, /*BUF_RETRV_INTERRUPT_FATAL_VALUE_SET_FATAL*/
};

static fields_t buf_retrv_overrun_port_reg_field[] = {
                {  9,   0,   0 STR_DSCP("BUF_CHANNEL_OVERRUN_PORT_NUM")}, /*BUF_RETRV_OVERRUN_PORT_BUF_CHANNEL_OVERRUN_PORT_NUM*/
                {  9,   0,  16 STR_DSCP("PKT_CHANNEL_OVERRUN_PORT_NUM")}, /*BUF_RETRV_OVERRUN_PORT_PKT_CHANNEL_OVERRUN_PORT_NUM*/
};

static fields_t buf_retrv_fabric_threshold_reg_field[] = {
                { 12,   0,   0 STR_DSCP("FABRIC_STALL_THRESHOLD0")}, /*BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD0*/
                { 12,   1,   0 STR_DSCP("FABRIC_STALL_THRESHOLD1")}, /*BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD1*/
                { 12,   2,   0 STR_DSCP("FABRIC_STALL_THRESHOLD2")}, /*BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD2*/
                { 12,   3,   0 STR_DSCP("FABRIC_STALL_THRESHOLD3")}, /*BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD3*/
};

static fields_t buf_retrv_fabric_min_max_reg_field[] = {
                { 12,   0,  16 STR_DSCP("FABRIC_MAX0")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX0*/
                { 12,   1,  16 STR_DSCP("FABRIC_MAX1")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX1*/
                { 12,   2,  16 STR_DSCP("FABRIC_MAX2")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX2*/
                { 12,   3,  16 STR_DSCP("FABRIC_MAX3")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX3*/
                { 12,   0,   0 STR_DSCP("FABRIC_MIN0")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN0*/
                { 12,   1,   0 STR_DSCP("FABRIC_MIN1")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN1*/
                { 12,   2,   0 STR_DSCP("FABRIC_MIN2")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN2*/
                { 12,   3,   0 STR_DSCP("FABRIC_MIN3")}, /*BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN3*/
};

static fields_t buf_retrv_fabric_count_reg_field[] = {
                { 12,   0,   0 STR_DSCP("FABRIC_COUNT0")}, /*BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT0*/
                { 12,   1,   0 STR_DSCP("FABRIC_COUNT1")}, /*BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT1*/
                { 12,   2,   0 STR_DSCP("FABRIC_COUNT2")}, /*BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT2*/
                { 12,   3,   0 STR_DSCP("FABRIC_COUNT3")}, /*BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT3*/
};

static fields_t buf_retrv_fabric_total_count_reg_field[] = {
                { 12,   0,   0 STR_DSCP("FABRIC_TOTAL_COUNT")}, /*BUF_RETRV_FABRIC_TOTAL_COUNT_FABRIC_TOTAL_COUNT*/
};

static fields_t buf_retrv_credit_config_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CREDIT_CONFIG0")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG0*/
                {  8,   1,   0 STR_DSCP("CREDIT_CONFIG1")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG1*/
                {  8,   2,   0 STR_DSCP("CREDIT_CONFIG2")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG2*/
                {  8,   3,   0 STR_DSCP("CREDIT_CONFIG3")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG3*/
                {  8,   4,   0 STR_DSCP("CREDIT_CONFIG4")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG4*/
                {  8,   5,   0 STR_DSCP("CREDIT_CONFIG5")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG5*/
                {  8,   6,   0 STR_DSCP("CREDIT_CONFIG6")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG6*/
                {  8,   7,   0 STR_DSCP("CREDIT_CONFIG7")}, /*BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG7*/
};

static fields_t buf_retrv_buf_credit_config_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_THRESHOLD0")}, /*BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD0*/
                {  4,   0,   8 STR_DSCP("BUF_THRESHOLD1")}, /*BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD1*/
                {  4,   0,  16 STR_DSCP("BUF_THRESHOLD2")}, /*BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD2*/
                {  4,   0,  24 STR_DSCP("BUF_THRESHOLD3")}, /*BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD3*/
};

static fields_t buf_retrv_fl_ctrl_info_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FL_CTRL_INFO")}, /*BUF_RETRV_FL_CTRL_INFO_FL_CTRL_INFO*/
};

static fields_t buf_retrv_pkt_buf_intf_config_reg_field[] = {
                {  5,   1,   0 STR_DSCP("PB_CTL_RD_CREDIT_CONFIG")}, /*BUF_RETRV_PKT_BUF_INTF_CONFIG_PB_CTL_RD_CREDIT_CONFIG*/
                {  4,   0,   0 STR_DSCP("PKT_BUF_REQ_FIFO_FULL_THRESHOLD")}, /*BUF_RETRV_PKT_BUF_INTF_CONFIG_PKT_BUF_REQ_FIFO_FULL_THRESHOLD*/
                {  5,   0,   4 STR_DSCP("PKT_BUF_TRACK_FIFO_FULL_THRESHOLD")}, /*BUF_RETRV_PKT_BUF_INTF_CONFIG_PKT_BUF_TRACK_FIFO_FULL_THRESHOLD*/
                {  9,   0,  16 STR_DSCP("RCD_CREDIT_CONFIG")}, /*BUF_RETRV_PKT_BUF_INTF_CONFIG_RCD_CREDIT_CONFIG*/
};

static fields_t buf_retrv_buf_ptr_config_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_PTR_IN_FIFO_FULL_THRESHOLD")}, /*BUF_RETRV_BUF_PTR_CONFIG_BUF_PTR_IN_FIFO_FULL_THRESHOLD*/
                {  3,   1,   0 STR_DSCP("CFG_EPE_BURST_CNT")}, /*BUF_RETRV_BUF_PTR_CONFIG_CFG_EPE_BURST_CNT*/
                {  3,   1,   8 STR_DSCP("CFG_FABRIC_BURST_CNT")}, /*BUF_RETRV_BUF_PTR_CONFIG_CFG_FABRIC_BURST_CNT*/
                {  3,   1,  16 STR_DSCP("CFG_IPE_BURST_CNT")}, /*BUF_RETRV_BUF_PTR_CONFIG_CFG_IPE_BURST_CNT*/
                {  3,   1,  24 STR_DSCP("CFG_OAM_BURST_CNT")}, /*BUF_RETRV_BUF_PTR_CONFIG_CFG_OAM_BURST_CNT*/
};

static fields_t buf_retrv_intf_fifo_ctl_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_QUAD_SLOT_NUM")}, /*BUF_RETRV_INTF_FIFO_CTL_IPE_QUAD_SLOT_NUM*/
};

static fields_t buf_retrv_init_ctl_reg_field[] = {
                {  1,   0,  16 STR_DSCP("BUF_INIT_DONE")}, /*BUF_RETRV_INIT_CTL_BUF_INIT_DONE*/
                {  1,   0,   0 STR_DSCP("BUF_INIT_EN")}, /*BUF_RETRV_INIT_CTL_BUF_INIT_EN*/
                {  1,   1,   0 STR_DSCP("CREDIT_INIT_EN")}, /*BUF_RETRV_INIT_CTL_CREDIT_INIT_EN*/
                {  1,   1,  16 STR_DSCP("FABRIC_INIT_DONE")}, /*BUF_RETRV_INIT_CTL_FABRIC_INIT_DONE*/
                {  1,   1,   8 STR_DSCP("NETWORK_INIT_DONE")}, /*BUF_RETRV_INIT_CTL_NETWORK_INIT_DONE*/
};

static fields_t buf_retrv_intf_fifo_credit_reg_field[] = {
                {  7,   1,   0 STR_DSCP("CPU_INTF_CREDIT")}, /*BUF_RETRV_INTF_FIFO_CREDIT_CPU_INTF_CREDIT*/
                {  7,   0,   8 STR_DSCP("FABRIC_INTF_CREDIT")}, /*BUF_RETRV_INTF_FIFO_CREDIT_FABRIC_INTF_CREDIT*/
                {  7,   0,  16 STR_DSCP("IPE_INTF_CREDIT")}, /*BUF_RETRV_INTF_FIFO_CREDIT_IPE_INTF_CREDIT*/
                {  8,   0,   0 STR_DSCP("NET_INTF_CREDIT")}, /*BUF_RETRV_INTF_FIFO_CREDIT_NET_INTF_CREDIT*/
                {  7,   0,  24 STR_DSCP("OAM_INTF_CREDIT")}, /*BUF_RETRV_INTF_FIFO_CREDIT_OAM_INTF_CREDIT*/
};

static fields_t buf_retrv_intf_mem_config_reg_field[] = {
                {  9,   4,  16 STR_DSCP("CFG_CPU_INTF_END")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_CPU_INTF_END*/
                {  9,   4,   0 STR_DSCP("CFG_CPU_INTF_START")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_CPU_INTF_START*/
                {  9,   0,  16 STR_DSCP("CFG_EPE_INTF_END")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_EPE_INTF_END*/
                {  9,   0,   0 STR_DSCP("CFG_EPE_INTF_START")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_EPE_INTF_START*/
                {  9,   2,  16 STR_DSCP("CFG_IPE_INTF_END")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_IPE_INTF_END*/
                {  9,   2,   0 STR_DSCP("CFG_IPE_INTF_START")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_IPE_INTF_START*/
                {  9,   3,  16 STR_DSCP("CFG_OAM_INTF_END")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_OAM_INTF_END*/
                {  9,   3,   0 STR_DSCP("CFG_OAM_INTF_START")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_OAM_INTF_START*/
                {  9,   1,  16 STR_DSCP("CFG_VOQ_INTF_END")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_VOQ_INTF_END*/
                {  9,   1,   0 STR_DSCP("CFG_VOQ_INTF_START")}, /*BUF_RETRV_INTF_MEM_CONFIG_CFG_VOQ_INTF_START*/
};

static fields_t buf_retrv_intf_mem_status_reg_field[] = {
                { 10,   4,  16 STR_DSCP("CPU_INTF_HEAD")}, /*BUF_RETRV_INTF_MEM_STATUS_CPU_INTF_HEAD*/
                { 10,   4,   0 STR_DSCP("CPU_INTF_TAIL")}, /*BUF_RETRV_INTF_MEM_STATUS_CPU_INTF_TAIL*/
                { 10,   0,  16 STR_DSCP("EPE_INTF_HEAD")}, /*BUF_RETRV_INTF_MEM_STATUS_EPE_INTF_HEAD*/
                { 10,   0,   0 STR_DSCP("EPE_INTF_TAIL")}, /*BUF_RETRV_INTF_MEM_STATUS_EPE_INTF_TAIL*/
                { 10,   1,  16 STR_DSCP("FABRIC_INTF_HEAD")}, /*BUF_RETRV_INTF_MEM_STATUS_FABRIC_INTF_HEAD*/
                { 10,   1,   0 STR_DSCP("FABRIC_INTF_TAIL")}, /*BUF_RETRV_INTF_MEM_STATUS_FABRIC_INTF_TAIL*/
                { 10,   2,  16 STR_DSCP("IPE_INTF_HEAD")}, /*BUF_RETRV_INTF_MEM_STATUS_IPE_INTF_HEAD*/
                { 10,   2,   0 STR_DSCP("IPE_INTF_TAIL")}, /*BUF_RETRV_INTF_MEM_STATUS_IPE_INTF_TAIL*/
                { 10,   3,  16 STR_DSCP("OAM_INTF_HEAD")}, /*BUF_RETRV_INTF_MEM_STATUS_OAM_INTF_HEAD*/
                { 10,   3,   0 STR_DSCP("OAM_INTF_TAIL")}, /*BUF_RETRV_INTF_MEM_STATUS_OAM_INTF_TAIL*/
};

static fields_t buffer_retrieve_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("COLOR_MAP_EN")}, /*BUFFER_RETRIEVE_CTL_COLOR_MAP_EN*/
};

static fields_t buffer_retrieve_header_version_reg_field[] = {
                { 32,   1,   0 STR_DSCP("DEST_CHIP15_TO0_HEADER_VERSION")}, /*BUFFER_RETRIEVE_HEADER_VERSION_DEST_CHIP15_TO0_HEADER_VERSION*/
                { 32,   0,   0 STR_DSCP("DEST_CHIP31_TO16_HEADER_VERSION")}, /*BUFFER_RETRIEVE_HEADER_VERSION_DEST_CHIP31_TO16_HEADER_VERSION*/
};

static fields_t buf_retrv_rcd_credit_debug_reg_field[] = {
                {  9,   0,   0 STR_DSCP("RCD_CREDIT_USED")}, /*BUF_RETRV_RCD_CREDIT_DEBUG_RCD_CREDIT_USED*/
};

static fields_t buf_retrv_pkt_ptr_wt_config_reg_field[] = {
                {  7,   0,   8 STR_DSCP("FABRIC_PKT_WEIGHT_CONFIG")}, /*BUF_RETRV_PKT_PTR_WT_CONFIG_FABRIC_PKT_WEIGHT_CONFIG*/
                {  7,   1,   0 STR_DSCP("NETWORK_PKT1G_WEIGHT_CONFIG")}, /*BUF_RETRV_PKT_PTR_WT_CONFIG_NETWORK_PKT1G_WEIGHT_CONFIG*/
                {  7,   1,  16 STR_DSCP("NETWORK_PKTSG_WEIGHT_CONFIG")}, /*BUF_RETRV_PKT_PTR_WT_CONFIG_NETWORK_PKTSG_WEIGHT_CONFIG*/
                {  7,   0,   0 STR_DSCP("NETWORK_PKT_WEIGHT_CONFIG")}, /*BUF_RETRV_PKT_PTR_WT_CONFIG_NETWORK_PKT_WEIGHT_CONFIG*/
                {  7,   0,  24 STR_DSCP("OAM_PKT_WEIGHT_CONFIG")}, /*BUF_RETRV_PKT_PTR_WT_CONFIG_OAM_PKT_WEIGHT_CONFIG*/
};

static fields_t buf_retrv_buf_ptr_wt_config_reg_field[] = {
                {  7,   0,   8 STR_DSCP("FABRIC_BUF_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_FABRIC_BUF_WEIGHT_CONFIG*/
                {  7,   0,  16 STR_DSCP("LPBK_BUF_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_LPBK_BUF_WEIGHT_CONFIG*/
                {  7,   1,   0 STR_DSCP("NETWORK_BUF1G_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUF1G_WEIGHT_CONFIG*/
                {  7,   1,  16 STR_DSCP("NETWORK_BUFE_LOOP_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUFE_LOOP_WEIGHT_CONFIG*/
                {  7,   1,   8 STR_DSCP("NETWORK_BUFSG_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUFSG_WEIGHT_CONFIG*/
                {  7,   0,   0 STR_DSCP("NETWORK_BUF_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUF_WEIGHT_CONFIG*/
                {  7,   0,  24 STR_DSCP("OAM_BUF_WEIGHT_CONFIG")}, /*BUF_RETRV_BUF_PTR_WT_CONFIG_OAM_BUF_WEIGHT_CONFIG*/
};

static fields_t buf_retrv_net_max_credit_debug_reg_field[] = {
                {  1,   2,   0 STR_DSCP("EPE_ADJUST_FIFO_STALL_RECORD")}, /*BUF_RETRV_NET_MAX_CREDIT_DEBUG_EPE_ADJUST_FIFO_STALL_RECORD*/
                {  8,   1,   0 STR_DSCP("NET_MAX_CREDIT")}, /*BUF_RETRV_NET_MAX_CREDIT_DEBUG_NET_MAX_CREDIT*/
                {  6,   0,   0 STR_DSCP("NET_MAX_CREDIT_CHAN")}, /*BUF_RETRV_NET_MAX_CREDIT_DEBUG_NET_MAX_CREDIT_CHAN*/
};

static fields_t buf_store_share_resrc_info_reg_field[] = {
                { 16,   1,   0 STR_DSCP("SHARED_RESRC_CNT")}, /*BUF_STORE_SHARE_RESRC_INFO_SHARED_RESRC_CNT*/
                { 16,   0,   0 STR_DSCP("SHARED_RESRC_THRESHOLD")}, /*BUF_STORE_SHARE_RESRC_INFO_SHARED_RESRC_THRESHOLD*/
};

static fields_t buf_store_ctrl_reg_field[] = {
                {  5,   0,   8 STR_DSCP("BAY_ID")}, /*BUF_STORE_CTRL_BAY_ID*/
                {  1,   0,   6 STR_DSCP("BAY_ID_CHK_DISABLE")}, /*BUF_STORE_CTRL_BAY_ID_CHK_DISABLE*/
                {  1,   0,   0 STR_DSCP("LOCAL_SWITCHING_DISABLE")}, /*BUF_STORE_CTRL_LOCAL_SWITCHING_DISABLE*/
                {  1,   0,   3 STR_DSCP("MCAST_MET_FIFO_ENABLE")}, /*BUF_STORE_CTRL_MCAST_MET_FIFO_ENABLE*/
                {  1,   0,   1 STR_DSCP("MERGEE_LOOP_RESRC_ID")}, /*BUF_STORE_CTRL_MERGEE_LOOP_RESRC_ID*/
                {  1,   0,   2 STR_DSCP("RESRC_ID_USE_LOCAL_PHY_PORT")}, /*BUF_STORE_CTRL_RESRC_ID_USE_LOCAL_PHY_PORT*/
                {  1,   0,   7 STR_DSCP("SGMAC_EN")}, /*BUF_STORE_CTRL_SGMAC_EN*/
};

static fields_t buf_store_channel_info_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CHANNEL_INFO_INIT")}, /*BUF_STORE_CHANNEL_INFO_CTRL_CHANNEL_INFO_INIT*/
                {  1,   1,   0 STR_DSCP("CHANNEL_INFO_INIT_DONE")}, /*BUF_STORE_CHANNEL_INFO_CTRL_CHANNEL_INFO_INIT_DONE*/
};

static fields_t buf_store_resrc_threshold_ram_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("RESRC_THRESHOLD_RAM_INIT")}, /*BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_RESRC_THRESHOLD_RAM_INIT*/
                {  1,   1,   0 STR_DSCP("RESRC_THRESHOLD_RAM_INIT_DONE")}, /*BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_RESRC_THRESHOLD_RAM_INIT_DONE*/
};

static fields_t buf_store_resrc_cnt_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("RESRC_CNT_RAM_INIT")}, /*BUF_STORE_RESRC_CNT_CTRL_RESRC_CNT_RAM_INIT*/
                {  1,   1,   0 STR_DSCP("RESRC_CNT_RAM_INIT_DONE")}, /*BUF_STORE_RESRC_CNT_CTRL_RESRC_CNT_RAM_INIT_DONE*/
};

static fields_t buf_store_stall_threshold_ram_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("STALL_THRESHOLD_RAM_INIT")}, /*BUF_STORE_STALL_THRESHOLD_RAM_CTRL_STALL_THRESHOLD_RAM_INIT*/
                {  1,   1,   0 STR_DSCP("STALL_THRESHOLD_RAM_INIT_DONE")}, /*BUF_STORE_STALL_THRESHOLD_RAM_CTRL_STALL_THRESHOLD_RAM_INIT_DONE*/
};

static fields_t buf_store_force_local_ctrl_reg_field[] = {
                { 22,   0,   0 STR_DSCP("DEST_MAP_MASK0")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK0*/
                { 22,   2,   0 STR_DSCP("DEST_MAP_MASK1")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK1*/
                { 22,   4,   0 STR_DSCP("DEST_MAP_MASK2")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK2*/
                { 22,   6,   0 STR_DSCP("DEST_MAP_MASK3")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK3*/
                { 22,   1,   0 STR_DSCP("DEST_MAP_VALUE0")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE0*/
                { 22,   3,   0 STR_DSCP("DEST_MAP_VALUE1")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE1*/
                { 22,   5,   0 STR_DSCP("DEST_MAP_VALUE2")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE2*/
                { 22,   7,   0 STR_DSCP("DEST_MAP_VALUE3")}, /*BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE3*/
};

static fields_t buf_store_free_list_control_reg_field[] = {
                {  3,   3,  24 STR_DSCP("FREE_BUF_FIFO_DEPTH")}, /*BUF_STORE_FREE_LIST_CONTROL_FREE_BUF_FIFO_DEPTH*/
                { 15,   2,   0 STR_DSCP("FREE_LIST_BUF_CNT")}, /*BUF_STORE_FREE_LIST_CONTROL_FREE_LIST_BUF_CNT*/
                { 15,   0,   0 STR_DSCP("FREE_LIST_HEAD_PTR")}, /*BUF_STORE_FREE_LIST_CONTROL_FREE_LIST_HEAD_PTR*/
                { 15,   1,   0 STR_DSCP("FREE_LIST_TAIL_PTR")}, /*BUF_STORE_FREE_LIST_CONTROL_FREE_LIST_TAIL_PTR*/
                { 15,   2,  16 STR_DSCP("MIN_FREE_LIST_BUF_CNT")}, /*BUF_STORE_FREE_LIST_CONTROL_MIN_FREE_LIST_BUF_CNT*/
                {  7,   4,   8 STR_DSCP("PREFETCH_FIFO0_DEPTH")}, /*BUF_STORE_FREE_LIST_CONTROL_PREFETCH_FIFO0_DEPTH*/
                {  7,   4,   0 STR_DSCP("PREFETCH_FIFO1_DEPTH")}, /*BUF_STORE_FREE_LIST_CONTROL_PREFETCH_FIFO1_DEPTH*/
                {  5,   3,   8 STR_DSCP("SINGLE_BUF_RELEASE_FIFO0_DEPTH")}, /*BUF_STORE_FREE_LIST_CONTROL_SINGLE_BUF_RELEASE_FIFO0_DEPTH*/
                {  5,   3,   0 STR_DSCP("SINGLE_BUF_RELEASE_FIFO1_DEPTH")}, /*BUF_STORE_FREE_LIST_CONTROL_SINGLE_BUF_RELEASE_FIFO1_DEPTH*/
};

static fields_t buf_store_link_list_table_ctrl_reg_field[] = {
                {  1,   1,   0 STR_DSCP("BUF_PTR_TABLE_INIT")}, /*BUF_STORE_LINK_LIST_TABLE_CTRL_BUF_PTR_TABLE_INIT*/
                { 15,   0,   0 STR_DSCP("BUF_PTR_TABLE_INIT_ADDR_NUM")}, /*BUF_STORE_LINK_LIST_TABLE_CTRL_BUF_PTR_TABLE_INIT_ADDR_NUM*/
                {  1,   2,   0 STR_DSCP("BUF_PTR_TABLE_INIT_DONE")}, /*BUF_STORE_LINK_LIST_TABLE_CTRL_BUF_PTR_TABLE_INIT_DONE*/
};

static fields_t buf_store_gmac_stall_ctrl_reg_field[] = {
                { 16,   1,   0 STR_DSCP("BUF_STORE_GMAC_HIGH_STALL_DISABLE")}, /*BUF_STORE_GMAC_STALL_CTRL_BUF_STORE_GMAC_HIGH_STALL_DISABLE*/
                { 32,   0,   0 STR_DSCP("BUF_STORE_GMAC_LOW_STALL_DISABLE")}, /*BUF_STORE_GMAC_STALL_CTRL_BUF_STORE_GMAC_LOW_STALL_DISABLE*/
};

static fields_t buf_store_stall_status_reg_field[] = {
                {  1,   1,   0 STR_DSCP("BUF_STORE_CPU_MAC_STALL_RECORD")}, /*BUF_STORE_STALL_STATUS_BUF_STORE_CPU_MAC_STALL_RECORD*/
                {  4,   4,   0 STR_DSCP("BUF_STORE_FABRIC_CAS_STALL_RECORD")}, /*BUF_STORE_STALL_STATUS_BUF_STORE_FABRIC_CAS_STALL_RECORD*/
                { 32,   2,   0 STR_DSCP("BUF_STORE_GMAC_HIGH_STALL_RECORD")}, /*BUF_STORE_STALL_STATUS_BUF_STORE_GMAC_HIGH_STALL_RECORD*/
                { 16,   3,   0 STR_DSCP("BUF_STORE_GMAC_LOW_STALL_RECORD")}, /*BUF_STORE_STALL_STATUS_BUF_STORE_GMAC_LOW_STALL_RECORD*/
                {  8,   0,   0 STR_DSCP("BUF_STORE_XGMAC_STALL_RECORD")}, /*BUF_STORE_STALL_STATUS_BUF_STORE_XGMAC_STALL_RECORD*/
};

static fields_t buf_store_credit_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PB_CTL_CREDIT_THRESHOLD")}, /*BUF_STORE_CREDIT_PB_CTL_CREDIT_THRESHOLD*/
};

static fields_t buf_store_xgmac_stall_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("BUF_STORE_XGMAC0_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC0_STALL_DISABLE*/
                {  1,   0,   4 STR_DSCP("BUF_STORE_XGMAC1_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC1_STALL_DISABLE*/
                {  1,   0,   8 STR_DSCP("BUF_STORE_XGMAC2_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC2_STALL_DISABLE*/
                {  1,   0,  12 STR_DSCP("BUF_STORE_XGMAC3_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC3_STALL_DISABLE*/
                {  1,   0,  16 STR_DSCP("BUF_STORE_XGMAC4_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC4_STALL_DISABLE*/
                {  1,   0,  20 STR_DSCP("BUF_STORE_XGMAC5_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC5_STALL_DISABLE*/
                {  1,   0,  24 STR_DSCP("BUF_STORE_XGMAC6_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC6_STALL_DISABLE*/
                {  1,   0,  28 STR_DSCP("BUF_STORE_XGMAC7_STALL_DISABLE")}, /*BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC7_STALL_DISABLE*/
};

static fields_t buf_store_cpu_mac_stall_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("BUF_STORE_CPU_MAC_STALL_DISABLE")}, /*BUF_STORE_CPU_MAC_STALL_CTRL_BUF_STORE_CPU_MAC_STALL_DISABLE*/
};

static fields_t buf_store_fabric_stall_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("BUF_STORE_FABRIC0_STALL_DISABLE")}, /*BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC0_STALL_DISABLE*/
                {  1,   0,   4 STR_DSCP("BUF_STORE_FABRIC1_STALL_DISABLE")}, /*BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC1_STALL_DISABLE*/
                {  1,   0,   8 STR_DSCP("BUF_STORE_FABRIC2_STALL_DISABLE")}, /*BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC2_STALL_DISABLE*/
                {  1,   0,  12 STR_DSCP("BUF_STORE_FABRIC3_STALL_DISABLE")}, /*BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC3_STALL_DISABLE*/
};

static fields_t buf_store_met_fifo_stall_ctrl_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MET_FIFO_FROM_FABRIC_FORCE_ENABLE")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_FROM_FABRIC_FORCE_ENABLE*/
                {  1,   0,  13 STR_DSCP("MET_FIFO_FROM_FABRIC_FORCE_MCAST_TO_HIGH")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_FROM_FABRIC_FORCE_MCAST_TO_HIGH*/
                {  1,   0,  12 STR_DSCP("MET_FIFO_FROM_FABRIC_FORCE_UCAST_TO_HIGH")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_FROM_FABRIC_FORCE_UCAST_TO_HIGH*/
                {  1,   0,   3 STR_DSCP("MET_FIFO_MCAST_HIGH_STALL_ENABLE")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_MCAST_HIGH_STALL_ENABLE*/
                {  1,   0,   2 STR_DSCP("MET_FIFO_MCAST_LOW_STALL_ENABLE")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_MCAST_LOW_STALL_ENABLE*/
                {  1,   0,   1 STR_DSCP("MET_FIFO_UCAST_HIGH_STALL_ENABLE")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_UCAST_HIGH_STALL_ENABLE*/
                {  1,   0,   0 STR_DSCP("MET_FIFO_UCAST_LOW_STALL_ENABLE")}, /*BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_UCAST_LOW_STALL_ENABLE*/
};

static fields_t buf_store_misc_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*BUF_STORE_MISC_CTRL_DRAIN_ENABLE*/
                {  6,   1,   4 STR_DSCP("MAX_BUF_CNT")}, /*BUF_STORE_MISC_CTRL_MAX_BUF_CNT*/
                {  1,   1,   0 STR_DSCP("MAX_BUF_CNT_CHK_ENABLE")}, /*BUF_STORE_MISC_CTRL_MAX_BUF_CNT_CHK_ENABLE*/
                { 14,   2,  16 STR_DSCP("MAX_PKT_SIZE")}, /*BUF_STORE_MISC_CTRL_MAX_PKT_SIZE*/
                { 14,   2,   0 STR_DSCP("MIN_PKT_SIZE")}, /*BUF_STORE_MISC_CTRL_MIN_PKT_SIZE*/
                {  1,   0,   3 STR_DSCP("MISMATCHED_LEN_ERROR_CHK_ENABLE")}, /*BUF_STORE_MISC_CTRL_MISMATCHED_LEN_ERROR_CHK_ENABLE*/
                {  1,   0,   2 STR_DSCP("OVER_LEN_ERROR_CHK_ENABLE")}, /*BUF_STORE_MISC_CTRL_OVER_LEN_ERROR_CHK_ENABLE*/
                {  1,   0,   4 STR_DSCP("RESRC_MGR_DISABLE")}, /*BUF_STORE_MISC_CTRL_RESRC_MGR_DISABLE*/
                {  1,   0,   1 STR_DSCP("UNDER_LEN_ERROR_CHK_ENABLE")}, /*BUF_STORE_MISC_CTRL_UNDER_LEN_ERROR_CHK_ENABLE*/
};

static fields_t buf_store_link_list_slot_reg_field[] = {
                {  2,   0,   0 STR_DSCP("BUF_PTR_FREE_BUF_RD_SLOT_NUM")}, /*BUF_STORE_LINK_LIST_SLOT_BUF_PTR_FREE_BUF_RD_SLOT_NUM*/
                {  2,   0,   4 STR_DSCP("BUF_PTR_LINK_BUF_WR_SLOT_NUM")}, /*BUF_STORE_LINK_LIST_SLOT_BUF_PTR_LINK_BUF_WR_SLOT_NUM*/
                {  2,   0,   8 STR_DSCP("BUF_PTR_PKT_RELEASE_WR_SLOT_NUM")}, /*BUF_STORE_LINK_LIST_SLOT_BUF_PTR_PKT_RELEASE_WR_SLOT_NUM*/
};

static fields_t buf_store_fifo_ctrl_reg_field[] = {
                {  9,   7,   0 STR_DSCP("IPE_EOP_CHANNEL_INFO_FIFOA_FULL_THRD")}, /*BUF_STORE_FIFO_CTRL_IPE_EOP_CHANNEL_INFO_FIFOA_FULL_THRD*/
                {  7,   6,   0 STR_DSCP("LINK_BUF_BANK_OFFSET_FIFOA_FULL_THRD")}, /*BUF_STORE_FIFO_CTRL_LINK_BUF_BANK_OFFSET_FIFOA_FULL_THRD*/
                {  7,   2,   0 STR_DSCP("LINK_BUF_WR_FIFO_ALMOST_FULL_THRESHOLD")}, /*BUF_STORE_FIFO_CTRL_LINK_BUF_WR_FIFO_ALMOST_FULL_THRESHOLD*/
                {  5,   5,   0 STR_DSCP("MSG_OUT_FIFOA_FULL_THRD")}, /*BUF_STORE_FIFO_CTRL_MSG_OUT_FIFOA_FULL_THRD*/
                {  6,   4,   0 STR_DSCP("PB_WR_TRACK_FIFOA_FULL_THRD")}, /*BUF_STORE_FIFO_CTRL_PB_WR_TRACK_FIFOA_FULL_THRD*/
                {  6,   3,   0 STR_DSCP("PKT_RELEASE_FIFO_ALMOST_FULL_THRESHOLD")}, /*BUF_STORE_FIFO_CTRL_PKT_RELEASE_FIFO_ALMOST_FULL_THRESHOLD*/
                {  7,   1,  16 STR_DSCP("PKT_RELEASE_WR_FIFOA_FULL_THRD_FOR_ABORT")}, /*BUF_STORE_FIFO_CTRL_PKT_RELEASE_WR_FIFOA_FULL_THRD_FOR_ABORT*/
                {  7,   1,   0 STR_DSCP("PKT_RELEASE_WR_FIFOA_FULL_THRD_FOR_RELEASE")}, /*BUF_STORE_FIFO_CTRL_PKT_RELEASE_WR_FIFOA_FULL_THRD_FOR_RELEASE*/
                {  7,   0,  16 STR_DSCP("RESRC_RETURN_FIFOA_FULL_THRD_FOR_ABORT")}, /*BUF_STORE_FIFO_CTRL_RESRC_RETURN_FIFOA_FULL_THRD_FOR_ABORT*/
                {  7,   0,   0 STR_DSCP("RESRC_RETURN_FIFOA_FULL_THRD_FOR_RELEASE")}, /*BUF_STORE_FIFO_CTRL_RESRC_RETURN_FIFOA_FULL_THRD_FOR_RELEASE*/
};

static fields_t buf_store_msg_out_drop_ctl_reg_field[] = {
                {  1,   0,  13 STR_DSCP("CPU_MCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_CPU_MCAST_HIGH_DROP_EN*/
                {  1,   0,  12 STR_DSCP("CPU_MCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_CPU_MCAST_LOW_DROP_EN*/
                {  1,   0,  15 STR_DSCP("CPU_UCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_CPU_UCAST_HIGH_DROP_EN*/
                {  1,   0,  14 STR_DSCP("CPU_UCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_CPU_UCAST_LOW_DROP_EN*/
                {  1,   0,   9 STR_DSCP("E_LOOP_MCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_MCAST_HIGH_DROP_EN*/
                {  1,   0,   8 STR_DSCP("E_LOOP_MCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_MCAST_LOW_DROP_EN*/
                {  1,   0,  11 STR_DSCP("E_LOOP_UCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_UCAST_HIGH_DROP_EN*/
                {  1,   0,  10 STR_DSCP("E_LOOP_UCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_UCAST_LOW_DROP_EN*/
                {  1,   0,   5 STR_DSCP("FABRIC_MCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_MCAST_HIGH_DROP_EN*/
                {  1,   0,   4 STR_DSCP("FABRIC_MCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_MCAST_LOW_DROP_EN*/
                {  1,   0,   7 STR_DSCP("FABRIC_UCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_UCAST_HIGH_DROP_EN*/
                {  1,   0,   6 STR_DSCP("FABRIC_UCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_UCAST_LOW_DROP_EN*/
                {  1,   0,   1 STR_DSCP("IPE_MCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_IPE_MCAST_HIGH_DROP_EN*/
                {  1,   0,   0 STR_DSCP("IPE_MCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_IPE_MCAST_LOW_DROP_EN*/
                {  1,   0,   3 STR_DSCP("IPE_UCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_IPE_UCAST_HIGH_DROP_EN*/
                {  1,   0,   2 STR_DSCP("IPE_UCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_IPE_UCAST_LOW_DROP_EN*/
                {  1,   0,  17 STR_DSCP("OAM_MCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_OAM_MCAST_HIGH_DROP_EN*/
                {  1,   0,  16 STR_DSCP("OAM_MCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_OAM_MCAST_LOW_DROP_EN*/
                {  1,   0,  19 STR_DSCP("OAM_UCAST_HIGH_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_OAM_UCAST_HIGH_DROP_EN*/
                {  1,   0,  18 STR_DSCP("OAM_UCAST_LOW_DROP_EN")}, /*BUF_STORE_MSG_OUT_DROP_CTL_OAM_UCAST_LOW_DROP_EN*/
};

static fields_t buf_store_msg_out_drop_thrd_sel_reg_field[] = {
                {  1,   0,  13 STR_DSCP("CPU_MCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_MCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,  12 STR_DSCP("CPU_MCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_MCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,  15 STR_DSCP("CPU_UCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_UCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,  14 STR_DSCP("CPU_UCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_UCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,   9 STR_DSCP("E_LOOP_MCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_MCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,   8 STR_DSCP("E_LOOP_MCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_MCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,  11 STR_DSCP("E_LOOP_UCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_UCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,  10 STR_DSCP("E_LOOP_UCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_UCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,   5 STR_DSCP("FABRIC_MCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_MCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,   4 STR_DSCP("FABRIC_MCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_MCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,   7 STR_DSCP("FABRIC_UCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_UCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,   6 STR_DSCP("FABRIC_UCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_UCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,   1 STR_DSCP("IPE_MCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_MCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,   0 STR_DSCP("IPE_MCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_MCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,   3 STR_DSCP("IPE_UCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_UCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,   2 STR_DSCP("IPE_UCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_UCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,  17 STR_DSCP("OAM_MCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_MCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,  16 STR_DSCP("OAM_MCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_MCAST_LOW_DROP_THRD_SEL*/
                {  1,   0,  19 STR_DSCP("OAM_UCAST_HIGH_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_UCAST_HIGH_DROP_THRD_SEL*/
                {  1,   0,  18 STR_DSCP("OAM_UCAST_LOW_DROP_THRD_SEL")}, /*BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_UCAST_LOW_DROP_THRD_SEL*/
};

static fields_t buf_store_input_stats_reg_field[] = {
                {  4,  13,   0 STR_DSCP("PKT_IN_DATA_ERRE_LOOP_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERRE_LOOP_CNT*/
                {  4,  17,   0 STR_DSCP("PKT_IN_DATA_ERR_CPU_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_CPU_CNT*/
                {  4,   9,   0 STR_DSCP("PKT_IN_DATA_ERR_FABRIC_RXQ_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_FABRIC_RXQ_CNT*/
                {  4,   3,   0 STR_DSCP("PKT_IN_DATA_ERR_IPE_BODY_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_IPE_BODY_CNT*/
                {  4,   5,   0 STR_DSCP("PKT_IN_DATA_ERR_IPE_HDR_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_IPE_HDR_CNT*/
                {  4,  21,   0 STR_DSCP("PKT_IN_DATA_ERR_OAM_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_OAM_CNT*/
                {  4,  11,   0 STR_DSCP("PKT_IN_EOPE_LOOP_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_EOPE_LOOP_CNT*/
                {  4,  15,   0 STR_DSCP("PKT_IN_EOP_CPU_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_EOP_CPU_CNT*/
                {  4,   7,   0 STR_DSCP("PKT_IN_EOP_FABRIC_RXQ_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_EOP_FABRIC_RXQ_CNT*/
                {  4,   1,   0 STR_DSCP("PKT_IN_EOP_IPE_BODY_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_EOP_IPE_BODY_CNT*/
                {  4,  19,   0 STR_DSCP("PKT_IN_EOP_OAM_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_EOP_OAM_CNT*/
                {  4,   0,   0 STR_DSCP("PKT_IN_FAKE_SOP_IPE_BODY_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_FAKE_SOP_IPE_BODY_CNT*/
                {  4,  12,   0 STR_DSCP("PKT_IN_PKT_ERRE_LOOP_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERRE_LOOP_CNT*/
                {  4,  16,   0 STR_DSCP("PKT_IN_PKT_ERR_CPU_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_CPU_CNT*/
                {  4,   8,   0 STR_DSCP("PKT_IN_PKT_ERR_FABRIC_RXQ_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_FABRIC_RXQ_CNT*/
                {  4,   2,   0 STR_DSCP("PKT_IN_PKT_ERR_IPE_BODY_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_IPE_BODY_CNT*/
                {  4,  20,   0 STR_DSCP("PKT_IN_PKT_ERR_OAM_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_OAM_CNT*/
                {  4,  10,   0 STR_DSCP("PKT_IN_SOPE_LOOP_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_SOPE_LOOP_CNT*/
                {  4,  14,   0 STR_DSCP("PKT_IN_SOP_CPU_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_SOP_CPU_CNT*/
                {  4,   6,   0 STR_DSCP("PKT_IN_SOP_FABRIC_RXQ_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_SOP_FABRIC_RXQ_CNT*/
                {  4,   4,   0 STR_DSCP("PKT_IN_SOP_IPE_HDR_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_SOP_IPE_HDR_CNT*/
                {  4,  18,   0 STR_DSCP("PKT_IN_SOP_OAM_CNT")}, /*BUF_STORE_INPUT_STATS_PKT_IN_SOP_OAM_CNT*/
};

static fields_t buf_store_stats_ctrl_reg_field[] = {
                {  1,   0,  12 STR_DSCP("CPU_STATS_UPD_EN")}, /*BUF_STORE_STATS_CTRL_CPU_STATS_UPD_EN*/
                {  1,   0,   8 STR_DSCP("E_LOOP_STATS_UPD_EN")}, /*BUF_STORE_STATS_CTRL_E_LOOP_STATS_UPD_EN*/
                {  1,   0,   4 STR_DSCP("FABRIC_STATS_UPD_EN")}, /*BUF_STORE_STATS_CTRL_FABRIC_STATS_UPD_EN*/
                {  1,   0,   0 STR_DSCP("IPE_STATS_UPD_EN")}, /*BUF_STORE_STATS_CTRL_IPE_STATS_UPD_EN*/
                {  1,   0,  16 STR_DSCP("OAM_STATS_UPD_EN")}, /*BUF_STORE_STATS_CTRL_OAM_STATS_UPD_EN*/
};

static fields_t buf_store_silent_drop_stats_reg_field[] = {
                {  4,   8,   0 STR_DSCP("PKT_SILENT_DROP_BAY_ID_MISMATCH_ERR_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_BAY_ID_MISMATCH_ERR_CNT*/
                {  4,   0,   0 STR_DSCP("PKT_SILENT_DROP_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_CNT*/
                {  4,   2,   0 STR_DSCP("PKT_SILENT_DROP_DATA_ERROR_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("PKT_SILENT_DROP_MISS_SOP_ERR_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_MISS_SOP_ERR_CNT*/
                {  4,   7,   0 STR_DSCP("PKT_SILENT_DROP_NO_RESRC_NO_BUF_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_NO_RESRC_NO_BUF_CNT*/
                {  4,   5,   0 STR_DSCP("PKT_SILENT_DROP_NO_RESRC_YES_BUF_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_NO_RESRC_YES_BUF_CNT*/
                {  4,   4,   0 STR_DSCP("PKT_SILENT_DROP_OVER_LEN_ERROR_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_OVER_LEN_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("PKT_SILENT_DROP_PKT_ERROR_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_PKT_ERROR_CNT*/
                {  4,   3,   0 STR_DSCP("PKT_SILENT_DROP_UNDER_LEN_ERROR_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_UNDER_LEN_ERROR_CNT*/
                {  4,   6,   0 STR_DSCP("PKT_SILENT_DROP_YES_RESRC_NO_BUF_CNT")}, /*BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_YES_RESRC_NO_BUF_CNT*/
};

static fields_t buf_store_abort_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ABORT_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_CNT*/
                {  4,   2,   0 STR_DSCP("PKT_ABORT_DATA_ERROR_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_DATA_ERROR_CNT*/
                {  4,   3,   0 STR_DSCP("PKT_ABORT_FRAMING_ERROR_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_FRAMING_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("PKT_ABORT_MISMATCH_LEN_ERROR_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_MISMATCH_LEN_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("PKT_ABORT_NO_BUF_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_NO_BUF_CNT*/
                {  4,   6,   0 STR_DSCP("PKT_ABORT_OVER_MAX_BUF_LEN_ERROR_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_OVER_MAX_BUF_LEN_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("PKT_ABORT_PKT_ERROR_CNT")}, /*BUF_STORE_ABORT_STATS_PKT_ABORT_PKT_ERROR_CNT*/
};

static fields_t buf_store_ipe_sop_abort_stats_reg_field[] = {
                {  4,   7,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_BAY_ID_MISMATCH_ERR_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_BAY_ID_MISMATCH_ERR_CNT*/
                {  4,   1,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_CNT*/
                {  4,   2,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_DATA_ERROR_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_HARD_DISCARD_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_HARD_DISCARD_CNT*/
                {  4,   6,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_NO_RESRC_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_NO_RESRC_CNT*/
                {  4,   4,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_OVER_LEN_ERROR_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_OVER_LEN_ERROR_CNT*/
                {  4,   3,   0 STR_DSCP("PKT_ABORT_AT_IPE_SOP_UNDER_LEN_ERROR_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_UNDER_LEN_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("PKT_SILENT_DROP_AT_IPE_SOP_CNT")}, /*BUF_STORE_IPE_SOP_ABORT_STATS_PKT_SILENT_DROP_AT_IPE_SOP_CNT*/
};

static fields_t buf_store_stall_drop_stats_reg_field[] = {
                {  4,   7,   0 STR_DSCP("CPU_MCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_CPU_MCAST_DROP_CNT*/
                {  4,   6,   0 STR_DSCP("CPU_UCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_CPU_UCAST_DROP_CNT*/
                {  4,   5,   0 STR_DSCP("E_LOOP_MCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_E_LOOP_MCAST_DROP_CNT*/
                {  4,   4,   0 STR_DSCP("E_LOOP_UCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_E_LOOP_UCAST_DROP_CNT*/
                {  4,   3,   0 STR_DSCP("FABRIC_MCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_FABRIC_MCAST_DROP_CNT*/
                {  4,   2,   0 STR_DSCP("FABRIC_UCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_FABRIC_UCAST_DROP_CNT*/
                {  4,   1,   0 STR_DSCP("IPE_MCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_IPE_MCAST_DROP_CNT*/
                {  4,   0,   0 STR_DSCP("IPE_UCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_IPE_UCAST_DROP_CNT*/
                {  4,   9,   0 STR_DSCP("OAM_MCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_OAM_MCAST_DROP_CNT*/
                {  4,   8,   0 STR_DSCP("OAM_UCAST_DROP_CNT")}, /*BUF_STORE_STALL_DROP_STATS_OAM_UCAST_DROP_CNT*/
};

static fields_t buf_store_output_stats_reg_field[] = {
                {  8,   3,   0 STR_DSCP("FR_MET_FIFO_RELEASE_BUF_CNT")}, /*BUF_STORE_OUTPUT_STATS_FR_MET_FIFO_RELEASE_BUF_CNT*/
                {  4,   2,   0 STR_DSCP("FR_MET_FIFO_RELEASE_PKT_CNT")}, /*BUF_STORE_OUTPUT_STATS_FR_MET_FIFO_RELEASE_PKT_CNT*/
                {  8,   1,   0 STR_DSCP("TO_MET_FIFO_BUF_CNT")}, /*BUF_STORE_OUTPUT_STATS_TO_MET_FIFO_BUF_CNT*/
                {  4,   0,   0 STR_DSCP("TO_MET_FIFO_PKT_CNT")}, /*BUF_STORE_OUTPUT_STATS_TO_MET_FIFO_PKT_CNT*/
};

static fields_t buf_store_input_fifo_wrr_weight_reg_field[] = {
                {  8,   2,   0 STR_DSCP("INPUT_FIFO_WRR_WEIGHTE_LOOP")}, /*BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHTE_LOOP*/
                {  8,   0,   0 STR_DSCP("INPUT_FIFO_WRR_WEIGHT_FABRIC_RXQ")}, /*BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHT_FABRIC_RXQ*/
                {  8,   1,   0 STR_DSCP("INPUT_FIFO_WRR_WEIGHT_IPE")}, /*BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHT_IPE*/
                {  8,   3,   0 STR_DSCP("INPUT_FIFO_WRR_WEIGHT_OAM")}, /*BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHT_OAM*/
};

static fields_t buf_store_interrupt_reg_field[] = {
                { 32,   1,   0 STR_DSCP("MASK_RESET_FATAL0")}, /*BUF_STORE_INTERRUPT_MASK_RESET_FATAL0*/
                { 32,   5,   0 STR_DSCP("MASK_RESET_FATAL1")}, /*BUF_STORE_INTERRUPT_MASK_RESET_FATAL1*/
                {  8,   9,   0 STR_DSCP("MASK_RESET_FATAL2")}, /*BUF_STORE_INTERRUPT_MASK_RESET_FATAL2*/
                { 32,   0,   0 STR_DSCP("MASK_SET_FATAL0")}, /*BUF_STORE_INTERRUPT_MASK_SET_FATAL0*/
                { 32,   4,   0 STR_DSCP("MASK_SET_FATAL1")}, /*BUF_STORE_INTERRUPT_MASK_SET_FATAL1*/
                {  8,   8,   0 STR_DSCP("MASK_SET_FATAL2")}, /*BUF_STORE_INTERRUPT_MASK_SET_FATAL2*/
                { 32,   3,   0 STR_DSCP("VALUE_RESET_FATAL0")}, /*BUF_STORE_INTERRUPT_VALUE_RESET_FATAL0*/
                { 32,   7,   0 STR_DSCP("VALUE_RESET_FATAL1")}, /*BUF_STORE_INTERRUPT_VALUE_RESET_FATAL1*/
                {  8,  11,   0 STR_DSCP("VALUE_RESET_FATAL2")}, /*BUF_STORE_INTERRUPT_VALUE_RESET_FATAL2*/
                { 32,   2,   0 STR_DSCP("VALUE_SET_FATAL0")}, /*BUF_STORE_INTERRUPT_VALUE_SET_FATAL0*/
                { 32,   6,   0 STR_DSCP("VALUE_SET_FATAL1")}, /*BUF_STORE_INTERRUPT_VALUE_SET_FATAL1*/
                {  8,  10,   0 STR_DSCP("VALUE_SET_FATAL2")}, /*BUF_STORE_INTERRUPT_VALUE_SET_FATAL2*/
};

static fields_t buf_store_pb_ctl_credit_used_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PB_CTL_CREDIT_USED")}, /*BUF_STORE_PB_CTL_CREDIT_USED_PB_CTL_CREDIT_USED*/
};

static fields_t buf_store_pb_ctl_credit_run_out_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PB_CTL_CREDIT_RUN_OUT_CNT")}, /*BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_PB_CTL_CREDIT_RUN_OUT_CNT*/
};

static fields_t buf_store_ecc_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_ECC_CHECK_EN")}, /*BUF_STORE_ECC_CTL_CFG_ECC_CHECK_EN*/
                {  1,   0,   4 STR_DSCP("CFG_ECC_CORRECT_EN")}, /*BUF_STORE_ECC_CTL_CFG_ECC_CORRECT_EN*/
                {  1,   0,   8 STR_DSCP("CFG_REPORT_SINGLE_BIT_ERROR")}, /*BUF_STORE_ECC_CTL_CFG_REPORT_SINGLE_BIT_ERROR*/
};

static fields_t buf_store_ecc_error_stats_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_ECC_MULTIPLE_BIT_COUNT")}, /*BUF_STORE_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT*/
                {  8,   0,   8 STR_DSCP("CFG_ECC_SINGLE_BIT_COUNT")}, /*BUF_STORE_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT*/
};

static fields_t cpu_mac_ctl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("EGRESS_ADD_EN")}, /*CPU_MAC_CTL_EGRESS_ADD_EN*/
                {  9,   0,  16 STR_DSCP("EGRESS_FIFO_AFULL_THRD")}, /*CPU_MAC_CTL_EGRESS_FIFO_AFULL_THRD*/
                {  1,   0,   0 STR_DSCP("INGRESS_REMOVE_EN")}, /*CPU_MAC_CTL_INGRESS_REMOVE_EN*/
};

static fields_t cpu_mac_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("EGRESS_DRAIN_ENABLE")}, /*CPU_MAC_DRAIN_ENABLE_EGRESS_DRAIN_ENABLE*/
};

static fields_t cpu_mac_pause_ctrl_reg_field[] = {
                {  1,   0,   8 STR_DSCP("GMAC_PAUSE_FRAME_DIS")}, /*CPU_MAC_PAUSE_CTRL_GMAC_PAUSE_FRAME_DIS*/
                { 32,   1,   0 STR_DSCP("GMAC_PAUSE_TIMER_OUT")}, /*CPU_MAC_PAUSE_CTRL_GMAC_PAUSE_TIMER_OUT*/
                {  1,   0,   0 STR_DSCP("RESET_GMAC")}, /*CPU_MAC_PAUSE_CTRL_RESET_GMAC*/
};

static fields_t cpu_mac_cpu_channel_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_CPU_CHANNEL")}, /*CPU_MAC_CPU_CHANNEL_CFG_CPU_CHANNEL*/
};

static fields_t cpu_mac_type_reg_field[] = {
                { 16,   0,  16 STR_DSCP("CPU_MAC_RESERVED")}, /*CPU_MAC_TYPE_CPU_MAC_RESERVED*/
                { 16,   0,   0 STR_DSCP("CPU_MAC_TYPE")}, /*CPU_MAC_TYPE_CPU_MAC_TYPE*/
};

static fields_t clear_cnt_on_read_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_CNT_ON_READ")}, /*CLEAR_CNT_ON_READ_CLEAR_CNT_ON_READ*/
};

static fields_t cpu_mac_sa_reg_field[] = {
                { 32,   0,   0 STR_DSCP("CPU_MAC_SA31_TO0")}, /*CPU_MAC_SA_CPU_MAC_SA31_TO0*/
                { 16,   1,   0 STR_DSCP("CPU_MAC_SA47_TO32")}, /*CPU_MAC_SA_CPU_MAC_SA47_TO32*/
};

static fields_t cpu_mac_da_reg_field[] = {
                { 32,   0,   0 STR_DSCP("CPU_MAC0_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC0_DA31_TO0*/
                { 16,   1,   0 STR_DSCP("CPU_MAC0_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC0_DA47_TO32*/
                { 32,   2,   0 STR_DSCP("CPU_MAC1_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC1_DA31_TO0*/
                { 16,   3,   0 STR_DSCP("CPU_MAC1_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC1_DA47_TO32*/
                { 32,   4,   0 STR_DSCP("CPU_MAC2_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC2_DA31_TO0*/
                { 16,   5,   0 STR_DSCP("CPU_MAC2_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC2_DA47_TO32*/
                { 32,   6,   0 STR_DSCP("CPU_MAC3_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC3_DA31_TO0*/
                { 16,   7,   0 STR_DSCP("CPU_MAC3_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC3_DA47_TO32*/
                { 32,   8,   0 STR_DSCP("CPU_MAC4_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC4_DA31_TO0*/
                { 16,   9,   0 STR_DSCP("CPU_MAC4_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC4_DA47_TO32*/
                { 32,  10,   0 STR_DSCP("CPU_MAC5_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC5_DA31_TO0*/
                { 16,  11,   0 STR_DSCP("CPU_MAC5_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC5_DA47_TO32*/
                { 32,  12,   0 STR_DSCP("CPU_MAC6_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC6_DA31_TO0*/
                { 16,  13,   0 STR_DSCP("CPU_MAC6_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC6_DA47_TO32*/
                { 32,  14,   0 STR_DSCP("CPU_MAC7_DA31_TO0")}, /*CPU_MAC_DA_CPU_MAC7_DA31_TO0*/
                { 16,  15,   0 STR_DSCP("CPU_MAC7_DA47_TO32")}, /*CPU_MAC_DA_CPU_MAC7_DA47_TO32*/
};

static fields_t cpu_mac_debug_stats_reg_field[] = {
                {  8,   0,  16 STR_DSCP("FROM_BUF_RETRV_BYTE_CNT")}, /*CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_BYTE_CNT*/
                {  4,   0,   4 STR_DSCP("FROM_BUF_RETRV_EOP_CNT")}, /*CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_EOP_CNT*/
                {  4,   0,   8 STR_DSCP("FROM_BUF_RETRV_PKT_ERR_CNT")}, /*CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_PKT_ERR_CNT*/
                {  4,   0,   0 STR_DSCP("FROM_BUF_RETRV_SOP_CNT")}, /*CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_SOP_CNT*/
                {  8,   1,  16 STR_DSCP("TO_BUF_STORE_BYTE_CNT")}, /*CPU_MAC_DEBUG_STATS_TO_BUF_STORE_BYTE_CNT*/
                {  4,   1,   4 STR_DSCP("TO_BUF_STORE_EOP_CNT")}, /*CPU_MAC_DEBUG_STATS_TO_BUF_STORE_EOP_CNT*/
                {  4,   1,   8 STR_DSCP("TO_BUF_STORE_PKT_ERR_CNT")}, /*CPU_MAC_DEBUG_STATS_TO_BUF_STORE_PKT_ERR_CNT*/
                {  4,   1,   0 STR_DSCP("TO_BUF_STORE_SOP_CNT")}, /*CPU_MAC_DEBUG_STATS_TO_BUF_STORE_SOP_CNT*/
};

static fields_t cpumac_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*CPUMAC_GMAC_MAC_MODE_SPEED_MODE*/
};

static fields_t cpumac_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*CPUMAC_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*CPUMAC_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*CPUMAC_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*CPUMAC_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*CPUMAC_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*CPUMAC_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*CPUMAC_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*CPUMAC_GMAC_TX_CTRL_TX_THRESHOLD*/
};

static fields_t cpumac_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*CPUMAC_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*CPUMAC_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*CPUMAC_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*CPUMAC_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*CPUMAC_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*CPUMAC_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*CPUMAC_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};

static fields_t cpumac_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*CPUMAC_GMAC_PRE_LENGTH_PRE_LENGTH*/
};

static fields_t cpumac_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*CPUMAC_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};

static fields_t cpumac_gmac_interrupt_reg_field[] = {
                { 12,   3,   0 STR_DSCP("MASK_RESET")}, /*CPUMAC_GMAC_INTERRUPT_MASK_RESET*/
                { 12,   2,   0 STR_DSCP("MASK_SET")}, /*CPUMAC_GMAC_INTERRUPT_MASK_SET*/
                { 12,   1,   0 STR_DSCP("VALUE_RESET")}, /*CPUMAC_GMAC_INTERRUPT_VALUE_RESET*/
                { 12,   0,   0 STR_DSCP("VALUE_SET")}, /*CPUMAC_GMAC_INTERRUPT_VALUE_SET*/
};

static fields_t cpumac_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*CPUMAC_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};

static fields_t cpumac_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*CPUMAC_GMAC_VLAN_TYPE_VLAN_TYPE*/
};

static fields_t cpu_mac_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*CPU_MAC_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t cpu_mac_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*CPU_MAC_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t cpu_mac_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*CPU_MAC_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t cpu_mac_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CPU_MAC_INIT")}, /*CPU_MAC_INIT_CPU_MAC_INIT*/
};

static fields_t cpu_mac_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CPU_MAC_INIT")}, /*CPU_MAC_INIT_DONE_CPU_MAC_INIT*/
};

static fields_t cpu_mac_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*CPU_MAC_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*CPU_MAC_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*CPU_MAC_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t cpu_mac_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_EN")}, /*CPU_MAC_PARITY_ENABLE_PARITY_EN*/
};

static fields_t cpu_mac_status_over_write_reg_field[] = {
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*CPU_MAC_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*CPU_MAC_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t cpu_mac_status_over_write_old_snap_reg_field[] = {
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t cpu_mac_status_over_write_new_snap_reg_field[] = {
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t cpu_mac_max_init_cnt_reg_field[] = {
                {  6,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*CPU_MAC_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t cpu_mac_stats_ram_parity_error_addr_reg_field[] = {
                {  6,   0,   0 STR_DSCP("CPU_MAC_STATS_MEM_PARITY_ERR_ADDR")}, /*CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_CPU_MAC_STATS_MEM_PARITY_ERR_ADDR*/
};

static fields_t cpu_mac_pause_off_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PAUSE_OFF_ENABLE")}, /*CPU_MAC_PAUSE_OFF_ENABLE_PAUSE_OFF_ENABLE*/
};

static fields_t e_loop_ctl_reg_field[] = {
                {  4,   2,   0 STR_DSCP("BUF_STORE_CREDIT")}, /*E_LOOP_CTL_BUF_STORE_CREDIT*/
                {  8,   0,   0 STR_DSCP("DROP_LOG_THRESHOLD")}, /*E_LOOP_CTL_DROP_LOG_THRESHOLD*/
                {  8,   1,   0 STR_DSCP("DROP_LOOP_THRESHOLD")}, /*E_LOOP_CTL_DROP_LOOP_THRESHOLD*/
                {  1,   3,   0 STR_DSCP("PARITY_CHECK_EN")}, /*E_LOOP_CTL_PARITY_CHECK_EN*/
                {  8,   0,  16 STR_DSCP("STALL_LOOP_THRESHOLD")}, /*E_LOOP_CTL_STALL_LOOP_THRESHOLD*/
};

static fields_t e_loop_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("E_LOOP_DRAIN_ENABLE")}, /*E_LOOP_DRAIN_ENABLE_E_LOOP_DRAIN_ENABLE*/
};

static fields_t e_loop_interrupt_fatal_reg_field[] = {
                {  1,   3,   0 STR_DSCP("MASK_RESET_FATAL")}, /*E_LOOP_INTERRUPT_FATAL_MASK_RESET_FATAL*/
                {  1,   2,   0 STR_DSCP("MASK_SET_FATAL")}, /*E_LOOP_INTERRUPT_FATAL_MASK_SET_FATAL*/
                {  1,   1,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*E_LOOP_INTERRUPT_FATAL_VALUE_RESET_FATAL*/
                {  1,   0,   0 STR_DSCP("VALUE_SET_FATAL")}, /*E_LOOP_INTERRUPT_FATAL_VALUE_SET_FATAL*/
};

static fields_t e_loop_debug_stats_reg_field[] = {
                {  4,   2,   0 STR_DSCP("DROPPED_PKT_CNT")}, /*E_LOOP_DEBUG_STATS_DROPPED_PKT_CNT*/
                {  4,   3,   0 STR_DSCP("EARLY_TERMINATED_PKT_CNT")}, /*E_LOOP_DEBUG_STATS_EARLY_TERMINATED_PKT_CNT*/
                {  4,   0,   0 STR_DSCP("PKT_IN_CNT")}, /*E_LOOP_DEBUG_STATS_PKT_IN_CNT*/
                {  4,   1,   0 STR_DSCP("PKT_OUT_CNT")}, /*E_LOOP_DEBUG_STATS_PKT_OUT_CNT*/
};

static fields_t e_loop_credit_state_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CREDIT_USED")}, /*E_LOOP_CREDIT_STATE_CREDIT_USED*/
};

static fields_t e_loop_parity_fail_record_reg_field[] = {
                {  1,   0,  31 STR_DSCP("ELOOP_MEM_PARITY_FAIL")}, /*E_LOOP_PARITY_FAIL_RECORD_ELOOP_MEM_PARITY_FAIL*/
                {  8,   0,  16 STR_DSCP("ELOOP_MEM_PARITY_FAIL_ADDR")}, /*E_LOOP_PARITY_FAIL_RECORD_ELOOP_MEM_PARITY_FAIL_ADDR*/
};

static fields_t epe_acl_qos_ctl_reg_field[] = {
                { 32,   5,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL031_TO0")}, /*EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL031_TO0*/
                {  7,   4,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL038_TO32")}, /*EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL038_TO32*/
                { 32,   7,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL131_TO0")}, /*EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL131_TO0*/
                {  7,   6,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL138_TO32")}, /*EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL138_TO32*/
                { 32,   9,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL231_TO0")}, /*EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL231_TO0*/
                {  7,   8,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL238_TO32")}, /*EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL238_TO32*/
                { 16,   0,   0 STR_DSCP("ACL_QOS_LOOKUP_CTL0")}, /*EPE_ACL_QOS_CTL_ACL_QOS_LOOKUP_CTL0*/
                { 16,   1,   0 STR_DSCP("ACL_QOS_LOOKUP_CTL1")}, /*EPE_ACL_QOS_CTL_ACL_QOS_LOOKUP_CTL1*/
                { 16,   2,   0 STR_DSCP("ACL_QOS_LOOKUP_CTL2")}, /*EPE_ACL_QOS_CTL_ACL_QOS_LOOKUP_CTL2*/
                {  1,   3,   9 STR_DSCP("ACL_USE_PACKET_VLAN")}, /*EPE_ACL_QOS_CTL_ACL_USE_PACKET_VLAN*/
                {  1,   3,  10 STR_DSCP("DUAL_ACL_LOOKUP")}, /*EPE_ACL_QOS_CTL_DUAL_ACL_LOOKUP*/
                {  1,   3,   8 STR_DSCP("MERGE_MAC_IP_ACL_KEY")}, /*EPE_ACL_QOS_CTL_MERGE_MAC_IP_ACL_KEY*/
                {  1,   3,  11 STR_DSCP("OAM_OBEY_ACL_QOS")}, /*EPE_ACL_QOS_CTL_OAM_OBEY_ACL_QOS*/
                {  1,   3,  13 STR_DSCP("QOS_HIGH_PRIORITY")}, /*EPE_ACL_QOS_CTL_QOS_HIGH_PRIORITY*/
                { 32,  11,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL031_TO0")}, /*EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL031_TO0*/
                {  7,  10,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL038_TO32")}, /*EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL038_TO32*/
                { 32,  13,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL131_TO0")}, /*EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL131_TO0*/
                {  7,  12,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL138_TO32")}, /*EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL138_TO32*/
                { 32,  15,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL231_TO0")}, /*EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL231_TO0*/
                {  7,  14,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL238_TO32")}, /*EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL238_TO32*/
};

static fields_t epe_acl_qos_count_reg_field[] = {
                {  4,   1,  16 STR_DSCP("DISCARD_RECV_CNT")}, /*EPE_ACL_QOS_COUNT_DISCARD_RECV_CNT*/
                {  4,   1,   0 STR_DSCP("DISCARD_TRANS_CNT")}, /*EPE_ACL_QOS_COUNT_DISCARD_TRANS_CNT*/
                {  4,   0,   0 STR_DSCP("PKT_INFO_RECV_CNT")}, /*EPE_ACL_QOS_COUNT_PKT_INFO_RECV_CNT*/
                {  4,   2,  16 STR_DSCP("TB_INFO_ARB_ERROR_CNT")}, /*EPE_ACL_QOS_COUNT_TB_INFO_ARB_ERROR_CNT*/
                {  4,   3,  16 STR_DSCP("TB_INFO_ARB_REQ_CNT")}, /*EPE_ACL_QOS_COUNT_TB_INFO_ARB_REQ_CNT*/
                {  4,   3,   0 STR_DSCP("TB_INFO_ARB_RESULT_CNT")}, /*EPE_ACL_QOS_COUNT_TB_INFO_ARB_RESULT_CNT*/
                {  4,   2,   0 STR_DSCP("TCAM_ERROR_CNT")}, /*EPE_ACL_QOS_COUNT_TCAM_ERROR_CNT*/
                {  4,   4,  16 STR_DSCP("TCAM_REQ_CNT")}, /*EPE_ACL_QOS_COUNT_TCAM_REQ_CNT*/
                {  4,   4,   0 STR_DSCP("TCAM_RESULT_CNT")}, /*EPE_ACL_QOS_COUNT_TCAM_RESULT_CNT*/
};

static fields_t epe_acl_qos_debug_reg_field[] = {
                {  5,   0,   0 STR_DSCP("ACL_DS_RETRIEVE_TRACK_FIFO_AFULL_THRESHOLD")}, /*EPE_ACL_QOS_DEBUG_ACL_DS_RETRIEVE_TRACK_FIFO_AFULL_THRESHOLD*/
                {  6,   0,   8 STR_DSCP("ACL_KEY_GEN_TRACK_FIFO_AFULL_THRESHOLD")}, /*EPE_ACL_QOS_DEBUG_ACL_KEY_GEN_TRACK_FIFO_AFULL_THRESHOLD*/
};

static fields_t epe_acl_qos_lfsr_reg_field[] = {
                { 24,   0,   0 STR_DSCP("RANDOM_SEED")}, /*EPE_ACL_QOS_LFSR_RANDOM_SEED*/
};

static fields_t intr_value_set_reg_field[] = {
                { 14,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*INTR_VALUE_SET_INTR_VALUE_SET*/
};

static fields_t intr_value_reset_reg_field[] = {
                { 14,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*INTR_VALUE_RESET_INTR_VALUE_RESET*/
};

static fields_t intr_mask_set_reg_field[] = {
                { 14,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*INTR_MASK_SET_INTR_MASK_SET*/
};

static fields_t intr_mask_reset_reg_field[] = {
                { 14,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*INTR_MASK_RESET_INTR_MASK_RESET*/
};

static fields_t epe_classification_info_credit_value_reg_field[] = {
                {  5,   0,   0 STR_DSCP("INFO_CREDIT_VALUE")}, /*EPE_CLASSIFICATION_INFO_CREDIT_VALUE_INFO_CREDIT_VALUE*/
};

static fields_t epe_classification_count0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_INFO_RECV_CNT")}, /*EPE_CLASSIFICATION_COUNT0_PKT_INFO_RECV_CNT*/
};

static fields_t epe_classification_count1_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DISCARD_RECV_CNT")}, /*EPE_CLASSIFICATION_COUNT1_DISCARD_RECV_CNT*/
                {  4,   0,   0 STR_DSCP("DISCARD_TRANS_CNT")}, /*EPE_CLASSIFICATION_COUNT1_DISCARD_TRANS_CNT*/
};

static fields_t epe_classification_count2_reg_field[] = {
                {  4,   0,  16 STR_DSCP("POLICING_REQ_CNT")}, /*EPE_CLASSIFICATION_COUNT2_POLICING_REQ_CNT*/
                {  4,   0,   0 STR_DSCP("POLICING_RESULT_CNT")}, /*EPE_CLASSIFICATION_COUNT2_POLICING_RESULT_CNT*/
};

static fields_t epe_classification_interrupt_fatal_reg_field[] = {
                {  6,   1,   0 STR_DSCP("INTR_MASK_RESET")}, /*EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_MASK_RESET*/
                {  6,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_MASK_SET*/
                {  6,   3,   0 STR_DSCP("INTR_VALUE_RESET")}, /*EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_VALUE_RESET*/
                {  6,   2,   0 STR_DSCP("INTR_VALUE_SET")}, /*EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_VALUE_SET*/
};

static fields_t epe_ipg_ctl_reg_field[] = {
                {  8,   0,   0 STR_DSCP("IPG0")}, /*EPE_IPG_CTL_IPG0*/
                {  8,   1,   0 STR_DSCP("IPG1")}, /*EPE_IPG_CTL_IPG1*/
                {  8,   2,   0 STR_DSCP("IPG2")}, /*EPE_IPG_CTL_IPG2*/
                {  8,   3,   0 STR_DSCP("IPG3")}, /*EPE_IPG_CTL_IPG3*/
};

static fields_t epe_classification_debug_reg_field[] = {
                {  6,   0,   0 STR_DSCP("CLASSFICATION_TRACK_FIFOA_FULL_THRESHOLD")}, /*EPE_CLASSIFICATION_DEBUG_CLASSFICATION_TRACK_FIFOA_FULL_THRESHOLD*/
};

static fields_t epe_classification_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("EPE_CLASSIFICATION_DRAIN_ENABLE")}, /*EPE_CLASSIFICATION_DRAIN_ENABLE_EPE_CLASSIFICATION_DRAIN_ENABLE*/
};

static fields_t epe_classification_ctl_reg_field[] = {
                {  1,   0,   6 STR_DSCP("FLOW_POLICER_FIRST")}, /*EPE_CLASSIFICATION_CTL_FLOW_POLICER_FIRST*/
                {  4,   0,  12 STR_DSCP("LOCAL_PHY_PORT_MASK")}, /*EPE_CLASSIFICATION_CTL_LOCAL_PHY_PORT_MASK*/
                {  1,   0,   7 STR_DSCP("OAM_BYPASS_POLICING_DISCARD")}, /*EPE_CLASSIFICATION_CTL_OAM_BYPASS_POLICING_DISCARD*/
                {  8,   0,  16 STR_DSCP("PORT_POLICER_BASE")}, /*EPE_CLASSIFICATION_CTL_PORT_POLICER_BASE*/
                {  2,   0,   0 STR_DSCP("PORT_POLICER_SHIFT")}, /*EPE_CLASSIFICATION_CTL_PORT_POLICER_SHIFT*/
                {  8,   1,   0 STR_DSCP("SERVICE_POLICER_BASE")}, /*EPE_CLASSIFICATION_CTL_SERVICE_POLICER_BASE*/
                {  8,   0,  24 STR_DSCP("VLAN_FLOW_POLICER_BASE")}, /*EPE_CLASSIFICATION_CTL_VLAN_FLOW_POLICER_BASE*/
                {  2,   0,   8 STR_DSCP("VLAN_FLOW_POLICER_SHIFT")}, /*EPE_CLASSIFICATION_CTL_VLAN_FLOW_POLICER_SHIFT*/
};

static fields_t epe_hdr_adjust_ctl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CFG_SERVICE_ID_EN")}, /*EPE_HDR_ADJUST_CTL_CFG_SERVICE_ID_EN*/
                {  1,   0,   4 STR_DSCP("FLOW_ID_EN")}, /*EPE_HDR_ADJUST_CTL_FLOW_ID_EN*/
                {  1,   0,   1 STR_DSCP("SGMAC_HEADER_EN")}, /*EPE_HDR_ADJUST_CTL_SGMAC_HEADER_EN*/
                {  1,   0,   2 STR_DSCP("VPLS_SRC_PORT_EN")}, /*EPE_HDR_ADJUST_CTL_VPLS_SRC_PORT_EN*/
                {  1,   0,   5 STR_DSCP("VRF_ID_EN")}, /*EPE_HDR_ADJUST_CTL_VRF_ID_EN*/
};

static fields_t epe_hdr_adjust_sgmac_ctl_reg_field[] = {
                {  5,   0,   8 STR_DSCP("CHIP_ID")}, /*EPE_HDR_ADJUST_SGMAC_CTL_CHIP_ID*/
                {  8,   0,  16 STR_DSCP("SGMAC_LOCAL_PHY_PORT")}, /*EPE_HDR_ADJUST_SGMAC_CTL_SGMAC_LOCAL_PHY_PORT*/
                { 32,   1,   0 STR_DSCP("TO_SGMAC_EN")}, /*EPE_HDR_ADJUST_SGMAC_CTL_TO_SGMAC_EN*/
};

static fields_t epe_hdr_adjust_misc_ctl_reg_field[] = {
                {  5,   0,   0 STR_DSCP("BUF_RETRV_INTF_FIFOA_FULL_THRESHOLD")}, /*EPE_HDR_ADJUST_MISC_CTL_BUF_RETRV_INTF_FIFOA_FULL_THRESHOLD*/
                {  6,   0,  16 STR_DSCP("MIN_PKT_LEN")}, /*EPE_HDR_ADJUST_MISC_CTL_MIN_PKT_LEN*/
};

static fields_t epe_hdr_adjust_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*EPE_HDR_ADJUST_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t epe_hdr_adjust_interrupt_reg_field[] = {
                {  4,   3,   0 STR_DSCP("MASK_RESET")}, /*EPE_HDR_ADJUST_INTERRUPT_MASK_RESET*/
                {  4,   2,   0 STR_DSCP("MASK_SET")}, /*EPE_HDR_ADJUST_INTERRUPT_MASK_SET*/
                {  4,   1,   0 STR_DSCP("VALUE_RESET")}, /*EPE_HDR_ADJUST_INTERRUPT_VALUE_RESET*/
                {  4,   0,   0 STR_DSCP("VALUE_SET")}, /*EPE_HDR_ADJUST_INTERRUPT_VALUE_SET*/
};

static fields_t epe_hdr_adjust_stall_info_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STALL_INFO")}, /*EPE_HDR_ADJUST_STALL_INFO_STALL_INFO*/
};

static fields_t epe_hdr_adjust_fsm_state_reg_field[] = {
                {  2,   0,   0 STR_DSCP("FSM_STATE")}, /*EPE_HDR_ADJUST_FSM_STATE_FSM_STATE*/
};

static fields_t epe_hdr_adjust_debug_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("DISCARD_RECV_CNT")}, /*EPE_HDR_ADJUST_DEBUG_STATS_DISCARD_RECV_CNT*/
                {  4,   2,   0 STR_DSCP("DISCARD_TRANS_CNT")}, /*EPE_HDR_ADJUST_DEBUG_STATS_DISCARD_TRANS_CNT*/
                {  4,   3,   0 STR_DSCP("MIN_PKT_LEN_ERROR_CNT")}, /*EPE_HDR_ADJUST_DEBUG_STATS_MIN_PKT_LEN_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("PKT_CRC_ERROR_CNT")}, /*EPE_HDR_ADJUST_DEBUG_STATS_PKT_CRC_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("PKT_RECV_CNT")}, /*EPE_HDR_ADJUST_DEBUG_STATS_PKT_RECV_CNT*/
};

static fields_t epe_hdr_adjust_random_seed_load_reg_field[] = {
                {  1,   1,   0 STR_DSCP("RAND_SEED_LOAD")}, /*EPE_HDR_ADJUST_RANDOM_SEED_LOAD_RAND_SEED_LOAD*/
                { 15,   0,   0 STR_DSCP("RAND_SEED_VALUE")}, /*EPE_HDR_ADJUST_RANDOM_SEED_LOAD_RAND_SEED_VALUE*/
};

static fields_t epe_hdr_adjust_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_DEST_PHY_PORT_PARITY_FAIL")}, /*EPE_HDR_ADJUST_PARITY_FAIL_RECORD_DS_DEST_PHY_PORT_PARITY_FAIL*/
                {  8,   0,   0 STR_DSCP("DS_DEST_PHY_PORT_PARITY_FAIL_ADDR")}, /*EPE_HDR_ADJUST_PARITY_FAIL_RECORD_DS_DEST_PHY_PORT_PARITY_FAIL_ADDR*/
};

static fields_t epe_hdr_adjust_disable_crc_chk_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DISABLE_CRC_CHK")}, /*EPE_HDR_ADJUST_DISABLE_CRC_CHK_DISABLE_CRC_CHK*/
};

static fields_t epe_hdr_edit_ctl_reg_field[] = {
                {  8,   1,   8 STR_DSCP("ERROR_LAYER4_OFFSET")}, /*EPE_HDR_EDIT_CTL_ERROR_LAYER4_OFFSET*/
                {  1,   0,  31 STR_DSCP("FLOW_ID_EN")}, /*EPE_HDR_EDIT_CTL_FLOW_ID_EN*/
                {  1,   0,  22 STR_DSCP("INTERFACE_STATS_EN")}, /*EPE_HDR_EDIT_CTL_INTERFACE_STATS_EN*/
                {  5,   0,  24 STR_DSCP("LOG_ON_DISCARD")}, /*EPE_HDR_EDIT_CTL_LOG_ON_DISCARD*/
                {  1,   0,  23 STR_DSCP("LOG_PORT_DISCARD")}, /*EPE_HDR_EDIT_CTL_LOG_PORT_DISCARD*/
                { 32,   2,   0 STR_DSCP("OAM_DISCARD_BITMAP")}, /*EPE_HDR_EDIT_CTL_OAM_DISCARD_BITMAP*/
                {  1,   0,  20 STR_DSCP("PHB_PER_PORT_STATS_EN")}, /*EPE_HDR_EDIT_CTL_PHB_PER_PORT_STATS_EN*/
                {  2,   0,  16 STR_DSCP("PHB_PORT_STATS_SHIFT")}, /*EPE_HDR_EDIT_CTL_PHB_PORT_STATS_SHIFT*/
                { 16,   0,   0 STR_DSCP("PHB_STATS_BASE")}, /*EPE_HDR_EDIT_CTL_PHB_STATS_BASE*/
                {  1,   0,  21 STR_DSCP("PHB_STATS_EN")}, /*EPE_HDR_EDIT_CTL_PHB_STATS_EN*/
                {  1,   0,  29 STR_DSCP("PROTOCOL_BASED_STATS_EN")}, /*EPE_HDR_EDIT_CTL_PROTOCOL_BASED_STATS_EN*/
                {  1,   0,  18 STR_DSCP("RX_ETHER_OAM_CRITICAL")}, /*EPE_HDR_EDIT_CTL_RX_ETHER_OAM_CRITICAL*/
                {  1,   1,   0 STR_DSCP("SERVICE_ID_EN")}, /*EPE_HDR_EDIT_CTL_SERVICE_ID_EN*/
                {  1,   0,  30 STR_DSCP("SGMAC_HEADER_EN")}, /*EPE_HDR_EDIT_CTL_SGMAC_HEADER_EN*/
                {  1,   1,   1 STR_DSCP("VPLS_SRC_PORT_EN")}, /*EPE_HDR_EDIT_CTL_VPLS_SRC_PORT_EN*/
                {  1,   1,   2 STR_DSCP("VRF_ID_EN")}, /*EPE_HDR_EDIT_CTL_VRF_ID_EN*/
};

static fields_t epe_hdr_edit_interrupt_fatal_reg_field[] = {
                { 23,   3,   0 STR_DSCP("INTR_MASK_RESET")}, /*EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_MASK_RESET*/
                { 23,   2,   0 STR_DSCP("INTR_MASK_SET")}, /*EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_MASK_SET*/
                { 23,   1,   0 STR_DSCP("INTR_VALUE_RESET")}, /*EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_VALUE_RESET*/
                { 23,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_VALUE_SET*/
};

static fields_t epe_hdr_edit_debug_reg_field[] = {
                {  5,   4,   0 STR_DSCP("COMPACT_OUT_FIFOA_FULL_THRD")}, /*EPE_HDR_EDIT_DEBUG_COMPACT_OUT_FIFOA_FULL_THRD*/
                {  3,   2,   0 STR_DSCP("L2_EDIT_FIFOA_FULL_THRD")}, /*EPE_HDR_EDIT_DEBUG_L2_EDIT_FIFOA_FULL_THRD*/
                {  9,   3,   0 STR_DSCP("NEW_HDR_FIFOA_FULL_THRD")}, /*EPE_HDR_EDIT_DEBUG_NEW_HDR_FIFOA_FULL_THRD*/
                {  8,   1,   0 STR_DSCP("PKT_CTL_FIFOA_FULL_THRD")}, /*EPE_HDR_EDIT_DEBUG_PKT_CTL_FIFOA_FULL_THRD*/
                {  9,   0,   0 STR_DSCP("PKT_DATA_FIFOA_FULL_THRD")}, /*EPE_HDR_EDIT_DEBUG_PKT_DATA_FIFOA_FULL_THRD*/
                {  9,   6,   0 STR_DSCP("PKT_INFO_ACL_FIFOA_FULL_THRD")}, /*EPE_HDR_EDIT_DEBUG_PKT_INFO_ACL_FIFOA_FULL_THRD*/
                {  2,   5,   0 STR_DSCP("RESERVED_CREDIT_CNT")}, /*EPE_HDR_EDIT_DEBUG_RESERVED_CREDIT_CNT*/
};

static fields_t epe_hdr_edit_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("EPE_HDR_EDIT_DRAIN_ENABLE")}, /*EPE_HDR_EDIT_DRAIN_ENABLE_EPE_HDR_EDIT_DRAIN_ENABLE*/
};

static fields_t epe_hdr_edit_stats_reg_field[] = {
                { 16,   3,   0 STR_DSCP("COMPLETE_DISCARD_CNT")}, /*EPE_HDR_EDIT_STATS_COMPLETE_DISCARD_CNT*/
                {  4,   4,   0 STR_DSCP("EPE_TRANS_PKT_CNT")}, /*EPE_HDR_EDIT_STATS_EPE_TRANS_PKT_CNT*/
                { 16,   2,   0 STR_DSCP("EXCEPTION_CNT")}, /*EPE_HDR_EDIT_STATS_EXCEPTION_CNT*/
                {  4,   5,   0 STR_DSCP("FR_ACL_QOS_PKT_INFO_CNT")}, /*EPE_HDR_EDIT_STATS_FR_ACL_QOS_PKT_INFO_CNT*/
                {  4,   6,   0 STR_DSCP("FR_CLA_PKT_INFO_CNT")}, /*EPE_HDR_EDIT_STATS_FR_CLA_PKT_INFO_CNT*/
                {  4,   7,   0 STR_DSCP("FR_HDR_PROC_NEW_HDR_CNT")}, /*EPE_HDR_EDIT_STATS_FR_HDR_PROC_NEW_HDR_CNT*/
                { 16,   1,   0 STR_DSCP("LOOPBACK_CNT")}, /*EPE_HDR_EDIT_STATS_LOOPBACK_CNT*/
                { 16,   0,   0 STR_DSCP("PKT_INFO_DISCARD_CNT")}, /*EPE_HDR_EDIT_STATS_PKT_INFO_DISCARD_CNT*/
};

static fields_t epe_hdr_edit_misc_ctl_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CRC_REPLACE_EN")}, /*EPE_HDR_EDIT_MISC_CTL_CRC_REPLACE_EN*/
                {  1,   0,   8 STR_DSCP("DISCARD_TYPE_STATS_RA_INIT_DONE")}, /*EPE_HDR_EDIT_MISC_CTL_DISCARD_TYPE_STATS_RA_INIT_DONE*/
};

static fields_t epe_hdr_edit_parity_fail_record_reg_field[] = {
                {  1,   0,  24 STR_DSCP("DS_L2_EDIT_LPBK_MEM_PARITY_FAIL")}, /*EPE_HDR_EDIT_PARITY_FAIL_RECORD_DS_L2_EDIT_LPBK_MEM_PARITY_FAIL*/
                {  8,   0,  16 STR_DSCP("DS_L2_EDIT_LPBK_MEM_PARITY_FAIL_ADDR")}, /*EPE_HDR_EDIT_PARITY_FAIL_RECORD_DS_L2_EDIT_LPBK_MEM_PARITY_FAIL_ADDR*/
                {  1,   0,   8 STR_DSCP("EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_PARITY_FAIL")}, /*EPE_HDR_EDIT_PARITY_FAIL_RECORD_EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_PARITY_FAIL*/
                {  8,   0,   0 STR_DSCP("EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_PARITY_FAIL_ADDR")}, /*EPE_HDR_EDIT_PARITY_FAIL_RECORD_EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_PARITY_FAIL_ADDR*/
};

static fields_t epe_hdr_edit_state_reg_field[] = {
                {  3,   0,   0 STR_DSCP("CUR_ST")}, /*EPE_HDR_EDIT_STATE_CUR_ST*/
};

static fields_t epe_l2_ether_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("EPE_L2_ETHER_TYPE0")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE0*/
                { 16,   1,   0 STR_DSCP("EPE_L2_ETHER_TYPE1")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE1*/
                { 16,   2,   0 STR_DSCP("EPE_L2_ETHER_TYPE2")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE2*/
                { 16,   3,   0 STR_DSCP("EPE_L2_ETHER_TYPE3")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE3*/
                { 16,   4,   0 STR_DSCP("EPE_L2_ETHER_TYPE4")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE4*/
                { 16,   5,   0 STR_DSCP("EPE_L2_ETHER_TYPE5")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE5*/
                { 16,   6,   0 STR_DSCP("EPE_L2_ETHER_TYPE6")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE6*/
                { 16,   7,   0 STR_DSCP("EPE_L2_ETHER_TYPE7")}, /*EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE7*/
};

static fields_t epe_l2_router_mac_sa_reg_field[] = {
                { 24,   1,   8 STR_DSCP("EPE_L2_ROUTER_MAC_SA0_LOWER")}, /*EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA0_LOWER*/
                { 16,   0,   0 STR_DSCP("EPE_L2_ROUTER_MAC_SA0_UPPER")}, /*EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA0_UPPER*/
                { 24,   3,   8 STR_DSCP("EPE_L2_ROUTER_MAC_SA1_LOWER")}, /*EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA1_LOWER*/
                { 16,   2,   0 STR_DSCP("EPE_L2_ROUTER_MAC_SA1_UPPER")}, /*EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA1_UPPER*/
                { 24,   5,   8 STR_DSCP("EPE_L2_ROUTER_MAC_SA2_LOWER")}, /*EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA2_LOWER*/
                { 16,   4,   0 STR_DSCP("EPE_L2_ROUTER_MAC_SA2_UPPER")}, /*EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA2_UPPER*/
};

static fields_t epe_l2_snap_ctl_reg_field[] = {
                { 24,   0,   0 STR_DSCP("EPE_L2_SNAP_CTL_OUI_VALUE")}, /*EPE_L2_SNAP_CTL_EPE_L2_SNAP_CTL_OUI_VALUE*/
};

static fields_t epe_l3_ip_identification_reg_field[] = {
                { 16,   0,  16 STR_DSCP("EPE_L3_IP_IDENTIFICATION0")}, /*EPE_L3_IP_IDENTIFICATION_EPE_L3_IP_IDENTIFICATION0*/
                { 16,   0,   0 STR_DSCP("EPE_L3_IP_IDENTIFICATION1")}, /*EPE_L3_IP_IDENTIFICATION_EPE_L3_IP_IDENTIFICATION1*/
};

static fields_t epe_hdr_proc_debug_reg_field[] = {
                {  8,   0,   0 STR_DSCP("HDR_PROCPR_FIFOA_FULL_THRD")}, /*EPE_HDR_PROC_DEBUG_HDR_PROCPR_FIFOA_FULL_THRD*/
                {  7,   1,  16 STR_DSCP("HDR_PROC_DS_EDIT_INTF_FIFOA_FULL_THRD")}, /*EPE_HDR_PROC_DEBUG_HDR_PROC_DS_EDIT_INTF_FIFOA_FULL_THRD*/
                {  7,   0,  16 STR_DSCP("HDR_PROC_PKT_INFO_FIFOA_FULL_THRD")}, /*EPE_HDR_PROC_DEBUG_HDR_PROC_PKT_INFO_FIFOA_FULL_THRD*/
                {  5,   1,   0 STR_DSCP("HDR_PROC_STP_STATE_INTF_FIFOA_FULL_THRD")}, /*EPE_HDR_PROC_DEBUG_HDR_PROC_STP_STATE_INTF_FIFOA_FULL_THRD*/
                {  5,   1,   8 STR_DSCP("HDR_PROC_VLAN_STATUS_INTF_FIFOA_FULL_THRD")}, /*EPE_HDR_PROC_DEBUG_HDR_PROC_VLAN_STATUS_INTF_FIFOA_FULL_THRD*/
};

static fields_t epe_hdr_proc_cnt_reg_field[] = {
                {  4,   6,   0 STR_DSCP("DS_EDIT_SEQ_MISMATCH_CNT")}, /*EPE_HDR_PROC_CNT_DS_EDIT_SEQ_MISMATCH_CNT*/
                {  4,   1,   0 STR_DSCP("DS_L2_CNT")}, /*EPE_HDR_PROC_CNT_DS_L2_CNT*/
                {  4,   4,   0 STR_DSCP("DS_L2_EDIT_ERR_CNT")}, /*EPE_HDR_PROC_CNT_DS_L2_EDIT_ERR_CNT*/
                {  4,   1,  16 STR_DSCP("DS_L3_CNT")}, /*EPE_HDR_PROC_CNT_DS_L3_CNT*/
                {  4,   4,  16 STR_DSCP("DS_L3_EDIT_ERR_CNT")}, /*EPE_HDR_PROC_CNT_DS_L3_EDIT_ERR_CNT*/
                {  4,   3,   0 STR_DSCP("DS_STP_STATE_CNT")}, /*EPE_HDR_PROC_CNT_DS_STP_STATE_CNT*/
                {  4,   5,   0 STR_DSCP("DS_STP_STATE_ERR_CNT")}, /*EPE_HDR_PROC_CNT_DS_STP_STATE_ERR_CNT*/
                {  4,   3,  16 STR_DSCP("DS_VLAN_STATUS_CNT")}, /*EPE_HDR_PROC_CNT_DS_VLAN_STATUS_CNT*/
                {  4,   5,  16 STR_DSCP("DS_VLAN_STATUS_ERR_CNT")}, /*EPE_HDR_PROC_CNT_DS_VLAN_STATUS_ERR_CNT*/
                {  4,   2,  16 STR_DSCP("IN_PKT_INFO_DISCARD_CNT")}, /*EPE_HDR_PROC_CNT_IN_PKT_INFO_DISCARD_CNT*/
                {  4,   2,   0 STR_DSCP("OUT_PKT_INFO_DISCARD_CNT")}, /*EPE_HDR_PROC_CNT_OUT_PKT_INFO_DISCARD_CNT*/
                {  4,   0,   0 STR_DSCP("PARSER_RESULT_CNT")}, /*EPE_HDR_PROC_CNT_PARSER_RESULT_CNT*/
                {  4,   0,  16 STR_DSCP("PKT_INFO_CNT")}, /*EPE_HDR_PROC_CNT_PKT_INFO_CNT*/
                {  4,   6,  16 STR_DSCP("PKT_INFO_SEQ_MISMATCH_CNT")}, /*EPE_HDR_PROC_CNT_PKT_INFO_SEQ_MISMATCH_CNT*/
                {  4,   7,   0 STR_DSCP("TB_INFO_ARB_ERR_CNT")}, /*EPE_HDR_PROC_CNT_TB_INFO_ARB_ERR_CNT*/
};

static fields_t epe_hdr_proc_intr_value_set_reg_field[] = {
                { 11,   0,   0 STR_DSCP("VALUE_SET")}, /*EPE_HDR_PROC_INTR_VALUE_SET_VALUE_SET*/
};

static fields_t epe_hdr_proc_intr_value_reset_reg_field[] = {
                { 11,   0,   0 STR_DSCP("VALUE_RESET")}, /*EPE_HDR_PROC_INTR_VALUE_RESET_VALUE_RESET*/
};

static fields_t epe_hdr_proc_intr_mask_set_reg_field[] = {
                { 11,   0,   0 STR_DSCP("MASK_SET")}, /*EPE_HDR_PROC_INTR_MASK_SET_MASK_SET*/
};

static fields_t epe_hdr_proc_intr_mask_reset_reg_field[] = {
                { 11,   0,   0 STR_DSCP("MASK_RESET")}, /*EPE_HDR_PROC_INTR_MASK_RESET_MASK_RESET*/
};

static fields_t epe_hdr_proc_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("EPE_HDR_PROC_DRAIN_ENABLE")}, /*EPE_HDR_PROC_DRAIN_ENABLE_EPE_HDR_PROC_DRAIN_ENABLE*/
};

static fields_t epe_pkt_proc_ctl_reg_field[] = {
                {  1,   2,   8 STR_DSCP("BFD_EN")}, /*EPE_PKT_PROC_CTL_BFD_EN*/
                { 16,   1,   0 STR_DSCP("BFD_UDP_PORT0")}, /*EPE_PKT_PROC_CTL_BFD_UDP_PORT0*/
                { 16,   1,  16 STR_DSCP("BFD_UDP_PORT1")}, /*EPE_PKT_PROC_CTL_BFD_UDP_PORT1*/
                {  1,   0,   8 STR_DSCP("CBP_TCI_RES2_CHECK_EN")}, /*EPE_PKT_PROC_CTL_CBP_TCI_RES2_CHECK_EN*/
                {  8,   2,   0 STR_DSCP("CPU_PORT")}, /*EPE_PKT_PROC_CTL_CPU_PORT*/
                {  1,   0,   2 STR_DSCP("DISCARD_MPLS_TAG_TTL0")}, /*EPE_PKT_PROC_CTL_DISCARD_MPLS_TAG_TTL0*/
                {  1,   0,   1 STR_DSCP("DISCARD_MPLS_TTL0")}, /*EPE_PKT_PROC_CTL_DISCARD_MPLS_TTL0*/
                {  1,   0,   0 STR_DSCP("DISCARD_ROUTE_TTL0")}, /*EPE_PKT_PROC_CTL_DISCARD_ROUTE_TTL0*/
                {  1,   0,  15 STR_DSCP("DISCARD_SAME_IP_ADDR")}, /*EPE_PKT_PROC_CTL_DISCARD_SAME_IP_ADDR*/
                {  1,   0,  14 STR_DSCP("DISCARD_SAME_MAC_ADDR")}, /*EPE_PKT_PROC_CTL_DISCARD_SAME_MAC_ADDR*/
                {  1,   0,   3 STR_DSCP("DISCARD_TUNNEL_TTL0")}, /*EPE_PKT_PROC_CTL_DISCARD_TUNNEL_TTL0*/
                {  3,   0,  16 STR_DSCP("GLOBAL_CTAG_COS")}, /*EPE_PKT_PROC_CTL_GLOBAL_CTAG_COS*/
                {  1,   0,   7 STR_DSCP("MIRROR_ESCAPE_CAM_EN")}, /*EPE_PKT_PROC_CTL_MIRROR_ESCAPE_CAM_EN*/
                {  1,   0,   4 STR_DSCP("OAM_BYPASS_EGRESS_FILTER")}, /*EPE_PKT_PROC_CTL_OAM_BYPASS_EGRESS_FILTER*/
                {  1,   0,   6 STR_DSCP("OAM_BYPASS_EGRESS_STP")}, /*EPE_PKT_PROC_CTL_OAM_BYPASS_EGRESS_STP*/
                {  2,   0,   9 STR_DSCP("PARSER_LENGTH_ERROR_MODE")}, /*EPE_PKT_PROC_CTL_PARSER_LENGTH_ERROR_MODE*/
                {  1,   0,  21 STR_DSCP("PBB_BSI_OAM_ON_EGS_CBP_EN")}, /*EPE_PKT_PROC_CTL_PBB_BSI_OAM_ON_EGS_CBP_EN*/
                {  1,   0,  22 STR_DSCP("PBB_BV_OAM_ON_EGS_PIP_EN")}, /*EPE_PKT_PROC_CTL_PBB_BV_OAM_ON_EGS_PIP_EN*/
                {  1,   0,  11 STR_DSCP("PT_MULTICAST_ADDRESS_EN")}, /*EPE_PKT_PROC_CTL_PT_MULTICAST_ADDRESS_EN*/
                {  1,   0,  12 STR_DSCP("PT_UDP_CHECKSUM_EN")}, /*EPE_PKT_PROC_CTL_PT_UDP_CHECKSUM_EN*/
                {  1,   0,   5 STR_DSCP("ROUTE_OBEY_STP")}, /*EPE_PKT_PROC_CTL_ROUTE_OBEY_STP*/
                {  1,   0,  20 STR_DSCP("TERMINATE_PBB_BV_OAM_ON_EGS_PIP")}, /*EPE_PKT_PROC_CTL_TERMINATE_PBB_BV_OAM_ON_EGS_PIP*/
                {  1,   0,  19 STR_DSCP("USE_GLOBAL_CTAG_COS")}, /*EPE_PKT_PROC_CTL_USE_GLOBAL_CTAG_COS*/
};

static fields_t epe_hdr_proc_stall_reg_field[] = {
                {  1,   0,   0 STR_DSCP("HDR_EDIT_L2_STALL")}, /*EPE_HDR_PROC_STALL_HDR_EDIT_L2_STALL*/
                {  1,   0,   1 STR_DSCP("HDR_EDIT_L3_STALL")}, /*EPE_HDR_PROC_STALL_HDR_EDIT_L3_STALL*/
                {  1,   0,   2 STR_DSCP("HDR_EDIT_PKT_INFO_STALL")}, /*EPE_HDR_PROC_STALL_HDR_EDIT_PKT_INFO_STALL*/
                {  1,   0,   3 STR_DSCP("TCAM_ARB_STALL")}, /*EPE_HDR_PROC_STALL_TCAM_ARB_STALL*/
};

static fields_t epe_hdr_proc_state_reg_field[] = {
                {  2,   0,   0 STR_DSCP("CUR_POP_ST")}, /*EPE_HDR_PROC_STATE_CUR_POP_ST*/
                {  3,   0,   4 STR_DSCP("CUR_TB_INFO_PREP_ST")}, /*EPE_HDR_PROC_STATE_CUR_TB_INFO_PREP_ST*/
};

static fields_t epe_l2_tpid_ctl_reg_field[] = {
                { 16,   1,   0 STR_DSCP("BVLAN_TPID")}, /*EPE_L2_TPID_CTL_BVLAN_TPID*/
                { 16,   0,  16 STR_DSCP("CVLAN_TPID")}, /*EPE_L2_TPID_CTL_CVLAN_TPID*/
                { 16,   1,  16 STR_DSCP("I_TAG_TPID")}, /*EPE_L2_TPID_CTL_I_TAG_TPID*/
                { 16,   2,  16 STR_DSCP("SVLAN_TPID0")}, /*EPE_L2_TPID_CTL_SVLAN_TPID0*/
                { 16,   2,   0 STR_DSCP("SVLAN_TPID1")}, /*EPE_L2_TPID_CTL_SVLAN_TPID1*/
                { 16,   3,  16 STR_DSCP("SVLAN_TPID2")}, /*EPE_L2_TPID_CTL_SVLAN_TPID2*/
                { 16,   3,   0 STR_DSCP("SVLAN_TPID3")}, /*EPE_L2_TPID_CTL_SVLAN_TPID3*/
};

static fields_t epe_l3_mpls_seq_num_reg_field[] = {
                { 16,   0,  16 STR_DSCP("EPE_L3_MPLS_SEQ_NUM0")}, /*EPE_L3_MPLS_SEQ_NUM_EPE_L3_MPLS_SEQ_NUM0*/
                { 16,   0,   0 STR_DSCP("EPE_L3_MPLS_SEQ_NUM1")}, /*EPE_L3_MPLS_SEQ_NUM_EPE_L3_MPLS_SEQ_NUM1*/
};

static fields_t epe_pbb_ctl_reg_field[] = {
                { 24,   0,   8 STR_DSCP("PBB_OUI_VALUE")}, /*EPE_PBB_CTL_PBB_OUI_VALUE*/
                { 32,   1,   0 STR_DSCP("PIP_MAC_SA39_TO8")}, /*EPE_PBB_CTL_PIP_MAC_SA39_TO8*/
                {  8,   0,   0 STR_DSCP("PIP_MAC_SA47_TO40")}, /*EPE_PBB_CTL_PIP_MAC_SA47_TO40*/
};

static fields_t ds_l3_edit_mpls_seq_num_mem_ctrl_reg_field[] = {
                {  1,   1,   0 STR_DSCP("DS_L3_EDIT_SEQ_NUM_MEM_INIT")}, /*DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_DS_L3_EDIT_SEQ_NUM_MEM_INIT*/
                {  1,   0,   0 STR_DSCP("DS_L3_EDIT_SEQ_NUM_MEM_INIT_DONE")}, /*DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_DS_L3_EDIT_SEQ_NUM_MEM_INIT_DONE*/
};

static fields_t ds_l3_edit_tunnel_v6_ip_mem_parity_ctl_reg_field[] = {
                {  1,   0,   8 STR_DSCP("DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_FAIL")}, /*DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_FAIL*/
                {  8,   0,   0 STR_DSCP("DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_FAIL_ADDR")}, /*DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_FAIL_ADDR*/
};

static fields_t ds_l3_edit_tunnel_v4_ip_sa_parity_ctl_reg_field[] = {
                {  1,   0,   8 STR_DSCP("DS_L3_EDIT_TUNNEL_V4_IP_SA_MEM_PARITY_FAIL")}, /*DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_DS_L3_EDIT_TUNNEL_V4_IP_SA_MEM_PARITY_FAIL*/
                {  6,   0,   0 STR_DSCP("DS_L3_EDIT_TUNNEL_V4_IP_SA_MEM_PARITY_FAIL_ADDR")}, /*DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_DS_L3_EDIT_TUNNEL_V4_IP_SA_MEM_PARITY_FAIL_ADDR*/
};

static fields_t epe_mirror_escape_cam_reg_field[] = {
                { 32,   3,   0 STR_DSCP("MAC_DA_MASK00")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK00*/
                { 16,   2,   0 STR_DSCP("MAC_DA_MASK01")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK01*/
                { 32,   7,   0 STR_DSCP("MAC_DA_MASK10")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK10*/
                { 16,   6,   0 STR_DSCP("MAC_DA_MASK11")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK11*/
                { 32,   1,   0 STR_DSCP("MAC_DA_VALUE00")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE00*/
                { 16,   0,   0 STR_DSCP("MAC_DA_VALUE01")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE01*/
                { 32,   5,   0 STR_DSCP("MAC_DA_VALUE10")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE10*/
                { 16,   4,   0 STR_DSCP("MAC_DA_VALUE11")}, /*EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE11*/
};

static fields_t epe_next_hop_config_reg_field[] = {
                {  4,   0,   8 STR_DSCP("DS_AGGREGATE_CREDIT_VALUE")}, /*EPE_NEXT_HOP_CONFIG_DS_AGGREGATE_CREDIT_VALUE*/
                {  5,   0,   0 STR_DSCP("INFO_CREDIT_VALUE")}, /*EPE_NEXT_HOP_CONFIG_INFO_CREDIT_VALUE*/
};

static fields_t epe_next_hop_debug_reg_field[] = {
                {  5,   0,   0 STR_DSCP("DS_NEXT_HOP_PKT_INFO_FIFOA_FULL_THRD")}, /*EPE_NEXT_HOP_DEBUG_DS_NEXT_HOP_PKT_INFO_FIFOA_FULL_THRD*/
                {  4,   0,   8 STR_DSCP("DS_VLAN_PKT_INFO_FIFOA_FULL_THRD")}, /*EPE_NEXT_HOP_DEBUG_DS_VLAN_PKT_INFO_FIFOA_FULL_THRD*/
                {  4,   3,   0 STR_DSCP("FR_HDR_ADJ_DISCARD_CNT")}, /*EPE_NEXT_HOP_DEBUG_FR_HDR_ADJ_DISCARD_CNT*/
                {  4,   1,  24 STR_DSCP("FR_SHARE_DS_AGGREGATE_RD_VALID_CNT")}, /*EPE_NEXT_HOP_DEBUG_FR_SHARE_DS_AGGREGATE_RD_VALID_CNT*/
                {  4,   1,  20 STR_DSCP("FR_SHARE_DS_VLAN_RD_VALID_CNT")}, /*EPE_NEXT_HOP_DEBUG_FR_SHARE_DS_VLAN_RD_VALID_CNT*/
                {  4,   1,  16 STR_DSCP("FR_TB_INFO_ARB_NEXT_HOP_RD_VALID_CNT")}, /*EPE_NEXT_HOP_DEBUG_FR_TB_INFO_ARB_NEXT_HOP_RD_VALID_CNT*/
                {  4,   3,  16 STR_DSCP("TO_HDR_PROC_DISCARD_CNT")}, /*EPE_NEXT_HOP_DEBUG_TO_HDR_PROC_DISCARD_CNT*/
                {  4,   1,   4 STR_DSCP("TO_SHARE_DS_VLAN_REQ_CNT")}, /*EPE_NEXT_HOP_DEBUG_TO_SHARE_DS_VLAN_REQ_CNT*/
                {  4,   2,   4 STR_DSCP("TO_SHARE_DS_VLAN_STATUS_REQ_CNT")}, /*EPE_NEXT_HOP_DEBUG_TO_SHARE_DS_VLAN_STATUS_REQ_CNT*/
                {  4,   2,   0 STR_DSCP("TO_TB_INFO_ARB_ACCESS_EDIT_CNT")}, /*EPE_NEXT_HOP_DEBUG_TO_TB_INFO_ARB_ACCESS_EDIT_CNT*/
                {  4,   1,   0 STR_DSCP("TO_TB_INFO_ARB_NEXT_HOP_REQ_CNT")}, /*EPE_NEXT_HOP_DEBUG_TO_TB_INFO_ARB_NEXT_HOP_REQ_CNT*/
};

static fields_t epe_next_hop_ctl_reg_field[] = {
                {  1,   0,  25 STR_DSCP("DENY_DUPLICATE_MIRROR")}, /*EPE_NEXT_HOP_CTL_DENY_DUPLICATE_MIRROR*/
                {  1,   0,  17 STR_DSCP("DISCARD_BRIDGE_L2_MATCH")}, /*EPE_NEXT_HOP_CTL_DISCARD_BRIDGE_L2_MATCH*/
                {  1,   0,  18 STR_DSCP("DISCARD_VPLS_TUNNEL_MATCH")}, /*EPE_NEXT_HOP_CTL_DISCARD_VPLS_TUNNEL_MATCH*/
                { 12,   2,   0 STR_DSCP("DS_L2_EDIT_TABLE_BASE")}, /*EPE_NEXT_HOP_CTL_DS_L2_EDIT_TABLE_BASE*/
                { 12,   2,  16 STR_DSCP("DS_L3_EDIT_TABLE_BASE")}, /*EPE_NEXT_HOP_CTL_DS_L3_EDIT_TABLE_BASE*/
                { 18,   3,  12 STR_DSCP("DS_NEXT_HOP_INTERNAL_BASE")}, /*EPE_NEXT_HOP_CTL_DS_NEXT_HOP_INTERNAL_BASE*/
                { 12,   1,  16 STR_DSCP("DS_NEXT_HOP_TABLE_BASE")}, /*EPE_NEXT_HOP_CTL_DS_NEXT_HOP_TABLE_BASE*/
                {  2,   0,  10 STR_DSCP("DS_STP_STATE_SHIFT")}, /*EPE_NEXT_HOP_CTL_DS_STP_STATE_SHIFT*/
                { 12,   1,   0 STR_DSCP("DS_VLAN_STATUS_TABLE_BASE")}, /*EPE_NEXT_HOP_CTL_DS_VLAN_STATUS_TABLE_BASE*/
                { 12,   3,   0 STR_DSCP("DS_VLAN_TABLE_BASE")}, /*EPE_NEXT_HOP_CTL_DS_VLAN_TABLE_BASE*/
                {  4,   0,   0 STR_DSCP("EDIT_PTR_BITS_NUM")}, /*EPE_NEXT_HOP_CTL_EDIT_PTR_BITS_NUM*/
                {  1,   0,  16 STR_DSCP("FORCE_BRIDGE_L3_MATCH")}, /*EPE_NEXT_HOP_CTL_FORCE_BRIDGE_L3_MATCH*/
                {  1,   0,  19 STR_DSCP("MIRROR_OBEY_DISCARD")}, /*EPE_NEXT_HOP_CTL_MIRROR_OBEY_DISCARD*/
                {  1,   0,  20 STR_DSCP("NEXT_HOP_SRC_VLAN_EN")}, /*EPE_NEXT_HOP_CTL_NEXT_HOP_SRC_VLAN_EN*/
                {  1,   0,  21 STR_DSCP("OAM_BYPASS_PORT_TX")}, /*EPE_NEXT_HOP_CTL_OAM_BYPASS_PORT_TX*/
                {  1,   0,  27 STR_DSCP("OAM_BYPASS_VLAN_TX")}, /*EPE_NEXT_HOP_CTL_OAM_BYPASS_VLAN_TX*/
                {  1,   0,  22 STR_DSCP("OAM_OBEY_L2_MATCH")}, /*EPE_NEXT_HOP_CTL_OAM_OBEY_L2_MATCH*/
                {  1,   0,  23 STR_DSCP("ROUTE_OBEY_ISOLATE")}, /*EPE_NEXT_HOP_CTL_ROUTE_OBEY_ISOLATE*/
                {  2,   0,  28 STR_DSCP("VLAN_PTR_BITS_NUM")}, /*EPE_NEXT_HOP_CTL_VLAN_PTR_BITS_NUM*/
};

static fields_t next_hop_intr_value_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*NEXT_HOP_INTR_VALUE_SET_VALUE_SET*/
};

static fields_t next_hop_intr_value_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*NEXT_HOP_INTR_VALUE_RESET_VALUE_RESET*/
};

static fields_t next_hop_intr_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*NEXT_HOP_INTR_MASK_SET_MASK_SET*/
};

static fields_t next_hop_intr_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*NEXT_HOP_INTR_MASK_RESET_MASK_RESET*/
};

static fields_t drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("EPE_NEXT_HOP_DRAIN_ENABLE")}, /*DRAIN_ENABLE_EPE_NEXT_HOP_DRAIN_ENABLE*/
};

static fields_t running_credit_reg_field[] = {
                {  4,   0,   8 STR_DSCP("DS_LINK_AGGREGATE_GROUP_CREDIT")}, /*RUNNING_CREDIT_DS_LINK_AGGREGATE_GROUP_CREDIT*/
                {  5,   0,   0 STR_DSCP("RUNNING_CREDIT")}, /*RUNNING_CREDIT_RUNNING_CREDIT*/
};

static fields_t parity_check_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_CHECK_EN")}, /*PARITY_CHECK_EN_PARITY_CHECK_EN*/
};

static fields_t parity_fail_record_reg_field[] = {
                {  1,   1,  15 STR_DSCP("DS_DEST_INTERFACE_MEM_PARITY_FAIL")}, /*PARITY_FAIL_RECORD_DS_DEST_INTERFACE_MEM_PARITY_FAIL*/
                { 10,   1,   0 STR_DSCP("DS_DEST_INTERFACE_MEM_PARITY_FAIL_ADDR")}, /*PARITY_FAIL_RECORD_DS_DEST_INTERFACE_MEM_PARITY_FAIL_ADDR*/
                {  1,   0,  31 STR_DSCP("DS_DEST_PORT_MEM_PARITY_FAIL")}, /*PARITY_FAIL_RECORD_DS_DEST_PORT_MEM_PARITY_FAIL*/
                {  8,   0,  16 STR_DSCP("DS_DEST_PORT_MEM_PARITY_FAIL_ADDR")}, /*PARITY_FAIL_RECORD_DS_DEST_PORT_MEM_PARITY_FAIL_ADDR*/
                {  1,   2,  15 STR_DSCP("DS_VPLS_PORT_MEM_PARITY_FAIL")}, /*PARITY_FAIL_RECORD_DS_VPLS_PORT_MEM_PARITY_FAIL*/
                {  8,   2,   0 STR_DSCP("DS_VPLS_PORT_MEM_PARITY_FAIL_ADDR")}, /*PARITY_FAIL_RECORD_DS_VPLS_PORT_MEM_PARITY_FAIL_ADDR*/
                {  1,   0,  15 STR_DSCP("EDIT_PRIORITY_MAP_MEM_PARITY_FAIL")}, /*PARITY_FAIL_RECORD_EDIT_PRIORITY_MAP_MEM_PARITY_FAIL*/
                { 11,   0,   0 STR_DSCP("EDIT_PRIORITY_MAP_MEM_PARITY_FAIL_ADDR")}, /*PARITY_FAIL_RECORD_EDIT_PRIORITY_MAP_MEM_PARITY_FAIL_ADDR*/
};

static fields_t epe_stats_ctl_epe_phb_intf_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLEAR_ON_READ_EPE_PHB_INTF")}, /*EPE_STATS_CTL_EPE_PHB_INTF_CLEAR_ON_READ_EPE_PHB_INTF*/
                {  1,   0,  18 STR_DSCP("SATURATE_EN_EPE_PHB_INTF")}, /*EPE_STATS_CTL_EPE_PHB_INTF_SATURATE_EN_EPE_PHB_INTF*/
                { 16,   0,   0 STR_DSCP("STATS_BASE_PTR_EPE_PHB_INTF")}, /*EPE_STATS_CTL_EPE_PHB_INTF_STATS_BASE_PTR_EPE_PHB_INTF*/
                {  1,   0,  17 STR_DSCP("STATS_HOLD_EPE_PHB_INTF")}, /*EPE_STATS_CTL_EPE_PHB_INTF_STATS_HOLD_EPE_PHB_INTF*/
};

static fields_t epe_stats_init_epe_phb_intf_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_EPE_PHB_INTF")}, /*EPE_STATS_INIT_EPE_PHB_INTF_INIT_EPE_PHB_INTF*/
};

static fields_t epe_stats_init_done_epe_phb_intf_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_DONE_EPE_PHB_INTF")}, /*EPE_STATS_INIT_DONE_EPE_PHB_INTF_INIT_DONE_EPE_PHB_INTF*/
};

static fields_t epe_stats_ctl_epe_overall_fwd_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLEAR_ON_READ_EPE_OVERALL_FWD")}, /*EPE_STATS_CTL_EPE_OVERALL_FWD_CLEAR_ON_READ_EPE_OVERALL_FWD*/
                {  1,   0,  18 STR_DSCP("SATURATE_EN_EPE_OVERALL_FWD")}, /*EPE_STATS_CTL_EPE_OVERALL_FWD_SATURATE_EN_EPE_OVERALL_FWD*/
                { 16,   0,   0 STR_DSCP("STATS_BASE_PTR_EPE_OVERALL_FWD")}, /*EPE_STATS_CTL_EPE_OVERALL_FWD_STATS_BASE_PTR_EPE_OVERALL_FWD*/
                {  1,   0,  17 STR_DSCP("STATS_HOLD_EPE_OVERALL_FWD")}, /*EPE_STATS_CTL_EPE_OVERALL_FWD_STATS_HOLD_EPE_OVERALL_FWD*/
};

static fields_t epe_stats_init_epe_overall_fwd_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_EPE_OVERALL_FWD")}, /*EPE_STATS_INIT_EPE_OVERALL_FWD_INIT_EPE_OVERALL_FWD*/
};

static fields_t epe_stats_init_done_epe_overall_fwd_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_DONE_EPE_OVERALL_FWD")}, /*EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_INIT_DONE_EPE_OVERALL_FWD*/
};

static fields_t epe_stats_intr_value_set_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*EPE_STATS_INTR_VALUE_SET_INTR_VALUE_SET*/
};

static fields_t epe_stats_intr_value_reset_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*EPE_STATS_INTR_VALUE_RESET_INTR_VALUE_RESET*/
};

static fields_t epe_stats_intr_mask_set_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*EPE_STATS_INTR_MASK_SET_INTR_MASK_SET*/
};

static fields_t epe_stats_intr_mask_reset_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*EPE_STATS_INTR_MASK_RESET_INTR_MASK_RESET*/
};

static fields_t epe_stats_debug_stats_reg_field[] = {
                {  4,   0,  16 STR_DSCP("FWD_DROP_CNT")}, /*EPE_STATS_DEBUG_STATS_FWD_DROP_CNT*/
                {  4,   0,   8 STR_DSCP("INTF_DROP_CNT")}, /*EPE_STATS_DEBUG_STATS_INTF_DROP_CNT*/
                {  4,   0,   0 STR_DSCP("PHB_DROP_CNT")}, /*EPE_STATS_DEBUG_STATS_PHB_DROP_CNT*/
                {  4,   0,  24 STR_DSCP("PORT_LOG_DROP_CNT")}, /*EPE_STATS_DEBUG_STATS_PORT_LOG_DROP_CNT*/
};

static fields_t epe_stats_ctl_epe_port_log_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLEAR_ON_READ_EPE_PORT_LOG")}, /*EPE_STATS_CTL_EPE_PORT_LOG_CLEAR_ON_READ_EPE_PORT_LOG*/
                {  1,   0,  18 STR_DSCP("SATURATE_EN_EPE_PORT_LOG")}, /*EPE_STATS_CTL_EPE_PORT_LOG_SATURATE_EN_EPE_PORT_LOG*/
                { 16,   0,   0 STR_DSCP("STATS_BASE_PTR_EPE_PORT_LOG")}, /*EPE_STATS_CTL_EPE_PORT_LOG_STATS_BASE_PTR_EPE_PORT_LOG*/
                {  1,   0,  17 STR_DSCP("STATS_HOLD_EPE_PORT_LOG")}, /*EPE_STATS_CTL_EPE_PORT_LOG_STATS_HOLD_EPE_PORT_LOG*/
};

static fields_t epe_stats_init_epe_port_log_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_EPE_PORT_LOG")}, /*EPE_STATS_INIT_EPE_PORT_LOG_INIT_EPE_PORT_LOG*/
};

static fields_t epe_stats_init_done_epe_port_log_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_DONE_EPE_PORT_LOG")}, /*EPE_STATS_INIT_DONE_EPE_PORT_LOG_INIT_DONE_EPE_PORT_LOG*/
};

static fields_t fabric_cas_intr_ram_reg_field[] = {
                {  9,   0,   0 STR_DSCP("INTR_RD_PTR")}, /*FABRIC_CAS_INTR_RAM_INTR_RD_PTR*/
                {  9,   0,  16 STR_DSCP("INTR_WR_PTR")}, /*FABRIC_CAS_INTR_RAM_INTR_WR_PTR*/
};

static fields_t fabric_cas_ctl_reg_field[] = {
                {  2,   0,   0 STR_DSCP("HEADER_VERSION")}, /*FABRIC_CAS_CTL_HEADER_VERSION*/
                { 10,   0,   4 STR_DSCP("MAXIMUM_SLICE_NUM")}, /*FABRIC_CAS_CTL_MAXIMUM_SLICE_NUM*/
                {  3,   0,  16 STR_DSCP("WR_PTR_DELTA")}, /*FABRIC_CAS_CTL_WR_PTR_DELTA*/
};

static fields_t fabric_cas_link_stall_select_reg_field[] = {
                {  4,   0,   0 STR_DSCP("LINK_STALL_SELECT")}, /*FABRIC_CAS_LINK_STALL_SELECT_LINK_STALL_SELECT*/
};

static fields_t buf_store_stall_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RUNNING_BUF_STORE_STALL")}, /*BUF_STORE_STALL_RUNNING_BUF_STORE_STALL*/
};

static fields_t fabric_cas_cell_ptr_debug_reg_field[] = {
                {  3,   0,   0 STR_DSCP("CELL_RD_SEQ_AT_FIRST_WR")}, /*FABRIC_CAS_CELL_PTR_DEBUG_CELL_RD_SEQ_AT_FIRST_WR*/
};

static fields_t fabric_cas_misc_ctl_reg_field[] = {
                {  7,   0,   0 STR_DSCP("VOQ_DATA_FIFOA_FULL_THRD")}, /*FABRIC_CAS_MISC_CTL_VOQ_DATA_FIFOA_FULL_THRD*/
};

static fields_t fabric_cas_interrupt_reg_field[] = {
                { 32,   1,   0 STR_DSCP("MASK_RESET0")}, /*FABRIC_CAS_INTERRUPT_MASK_RESET0*/
                {  4,   5,   0 STR_DSCP("MASK_RESET1")}, /*FABRIC_CAS_INTERRUPT_MASK_RESET1*/
                { 32,   0,   0 STR_DSCP("MASK_SET0")}, /*FABRIC_CAS_INTERRUPT_MASK_SET0*/
                {  4,   4,   0 STR_DSCP("MASK_SET1")}, /*FABRIC_CAS_INTERRUPT_MASK_SET1*/
                { 32,   3,   0 STR_DSCP("VALUE_RESET0")}, /*FABRIC_CAS_INTERRUPT_VALUE_RESET0*/
                {  4,   7,   0 STR_DSCP("VALUE_RESET1")}, /*FABRIC_CAS_INTERRUPT_VALUE_RESET1*/
                { 32,   2,   0 STR_DSCP("VALUE_SET0")}, /*FABRIC_CAS_INTERRUPT_VALUE_SET0*/
                {  4,   6,   0 STR_DSCP("VALUE_SET1")}, /*FABRIC_CAS_INTERRUPT_VALUE_SET1*/
};

static fields_t fabric_cas_rxq_stall_reg_field[] = {
                {  1,   0,   1 STR_DSCP("RUNNING_RXQ_CAS_STALL_ALL")}, /*FABRIC_CAS_RXQ_STALL_RUNNING_RXQ_CAS_STALL_ALL*/
                {  1,   0,   0 STR_DSCP("RUNNING_RXQ_CAS_STALL_LP")}, /*FABRIC_CAS_RXQ_STALL_RUNNING_RXQ_CAS_STALL_LP*/
};

static fields_t fabric_cas_cell_stall_cfg_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRE_CELL_STALL_CFG")}, /*FABRIC_CAS_CELL_STALL_CFG_PRE_CELL_STALL_CFG*/
};

static fields_t fabric_cas_stall_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_LOG")}, /*FABRIC_CAS_STALL_STATS_BUF_STORE_STALL_LOG*/
                {  4,   1,   0 STR_DSCP("RXQ_CAS_STALL_ALL_PULSE_CNT")}, /*FABRIC_CAS_STALL_STATS_RXQ_CAS_STALL_ALL_PULSE_CNT*/
                {  4,   2,   0 STR_DSCP("RXQ_CAS_STALL_LP_PULSE_CNT")}, /*FABRIC_CAS_STALL_STATS_RXQ_CAS_STALL_LP_PULSE_CNT*/
};

static fields_t fabric_crb_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CELL_REORDER_DISABLE")}, /*FABRIC_CRB_CTL_CELL_REORDER_DISABLE*/
                {  1,   0,   1 STR_DSCP("DRAIN_ENABLE")}, /*FABRIC_CRB_CTL_DRAIN_ENABLE*/
};

static fields_t fabric_crb_input_stats_reg_field[] = {
                {  4,   0,  16 STR_DSCP("INPUT_IDLE_CELL_CNT")}, /*FABRIC_CRB_INPUT_STATS_INPUT_IDLE_CELL_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_VALID_CELL_CNT")}, /*FABRIC_CRB_INPUT_STATS_INPUT_VALID_CELL_CNT*/
};

static fields_t fabric_crb_output_stats_reg_field[] = {
                {  4,   0,  16 STR_DSCP("OUTPUT_IDLE_CELL_CNT")}, /*FABRIC_CRB_OUTPUT_STATS_OUTPUT_IDLE_CELL_CNT*/
                {  4,   0,   0 STR_DSCP("OUTPUT_VALID_CELL_CNT")}, /*FABRIC_CRB_OUTPUT_STATS_OUTPUT_VALID_CELL_CNT*/
};

static fields_t fabric_crb_input_soc_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_SOC_CNT")}, /*FABRIC_CRB_INPUT_SOC_CNT_INPUT_SOC_CNT*/
};

static fields_t fabric_crb_input_eoc_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_EOC_CNT")}, /*FABRIC_CRB_INPUT_EOC_CNT_INPUT_EOC_CNT*/
};

static fields_t fabric_crb_output_soc_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_SOC_CNT")}, /*FABRIC_CRB_OUTPUT_SOC_CNT_OUTPUT_SOC_CNT*/
};

static fields_t fabric_crb_output_eoc_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_EOC_CNT")}, /*FABRIC_CRB_OUTPUT_EOC_CNT_OUTPUT_EOC_CNT*/
};

static fields_t fabric_crb_input_slice_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_SLICE_CNT")}, /*FABRIC_CRB_INPUT_SLICE_CNT_INPUT_SLICE_CNT*/
};

static fields_t fabric_crb_interrupt_reg_field[] = {
                {  1,   3,   0 STR_DSCP("MASK_RESET")}, /*FABRIC_CRB_INTERRUPT_MASK_RESET*/
                {  1,   2,   0 STR_DSCP("MASK_SET")}, /*FABRIC_CRB_INTERRUPT_MASK_SET*/
                {  1,   1,   0 STR_DSCP("VALUE_RESET")}, /*FABRIC_CRB_INTERRUPT_VALUE_RESET*/
                {  1,   0,   0 STR_DSCP("VALUE_SET")}, /*FABRIC_CRB_INTERRUPT_VALUE_SET*/
};

static fields_t fabric_crb_output_slice_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_SLICE_CNT")}, /*FABRIC_CRB_OUTPUT_SLICE_CNT_OUTPUT_SLICE_CNT*/
};

static fields_t fabric_crb_state_reg_field[] = {
                {  3,   0,   0 STR_DSCP("CELL_GEN_STATE")}, /*FABRIC_CRB_STATE_CELL_GEN_STATE*/
};

static fields_t fabric_dsf_link_ctrl_reg_field[] = {
                {  8,   3,   0 STR_DSCP("CELL_TO_CELL_TIMER_EXPIRE_VALUE")}, /*FABRIC_DSF_LINK_CTRL_CELL_TO_CELL_TIMER_EXPIRE_VALUE*/
                {  8,   3,  16 STR_DSCP("CELL_TO_CELL_TIMER_START_TO_CHECK_VALUE")}, /*FABRIC_DSF_LINK_CTRL_CELL_TO_CELL_TIMER_START_TO_CHECK_VALUE*/
                { 16,   0,   0 STR_DSCP("LINK_ENABLE")}, /*FABRIC_DSF_LINK_CTRL_LINK_ENABLE*/
                { 12,   2,   0 STR_DSCP("LINK_SKEW_TIMER_EXPIRE_VALUE")}, /*FABRIC_DSF_LINK_CTRL_LINK_SKEW_TIMER_EXPIRE_VALUE*/
                { 12,   1,   0 STR_DSCP("LOOK_FOR_FIRST_CELL_TIMER_EXPIRE_VALUE")}, /*FABRIC_DSF_LINK_CTRL_LOOK_FOR_FIRST_CELL_TIMER_EXPIRE_VALUE*/
};

static fields_t fabric_dsf_misc_ctrl_reg_field[] = {
                {  5,   1,  24 STR_DSCP("CELL_STALL_CHIP_ID_AT_LOOPBACK_MODE")}, /*FABRIC_DSF_MISC_CTRL_CELL_STALL_CHIP_ID_AT_LOOPBACK_MODE*/
                {  1,   1,   0 STR_DSCP("LOOPBACK_MODE")}, /*FABRIC_DSF_MISC_CTRL_LOOPBACK_MODE*/
                {  1,   1,   8 STR_DSCP("LOOPBACK_TEST_MODE")}, /*FABRIC_DSF_MISC_CTRL_LOOPBACK_TEST_MODE*/
                { 10,   0,   0 STR_DSCP("MAXIMUM_SLICE_NUM")}, /*FABRIC_DSF_MISC_CTRL_MAXIMUM_SLICE_NUM*/
                {  1,   2,   0 STR_DSCP("PARITY_ENABLE")}, /*FABRIC_DSF_MISC_CTRL_PARITY_ENABLE*/
                {  5,   1,  16 STR_DSCP("SRC_CHIP_ID_AT_LOOPBACK_MODE")}, /*FABRIC_DSF_MISC_CTRL_SRC_CHIP_ID_AT_LOOPBACK_MODE*/
};

static fields_t fabric_dsf_interrupt_reg_field[] = {
                { 32,   1,   0 STR_DSCP("MASK_RESET0")}, /*FABRIC_DSF_INTERRUPT_MASK_RESET0*/
                { 32,   5,   0 STR_DSCP("MASK_RESET1")}, /*FABRIC_DSF_INTERRUPT_MASK_RESET1*/
                { 21,   9,   0 STR_DSCP("MASK_RESET2")}, /*FABRIC_DSF_INTERRUPT_MASK_RESET2*/
                { 32,   0,   0 STR_DSCP("MASK_SET0")}, /*FABRIC_DSF_INTERRUPT_MASK_SET0*/
                { 32,   4,   0 STR_DSCP("MASK_SET1")}, /*FABRIC_DSF_INTERRUPT_MASK_SET1*/
                { 21,   8,   0 STR_DSCP("MASK_SET2")}, /*FABRIC_DSF_INTERRUPT_MASK_SET2*/
                { 32,   3,   0 STR_DSCP("VALUE_RESET0")}, /*FABRIC_DSF_INTERRUPT_VALUE_RESET0*/
                { 32,   7,   0 STR_DSCP("VALUE_RESET1")}, /*FABRIC_DSF_INTERRUPT_VALUE_RESET1*/
                { 21,  11,   0 STR_DSCP("VALUE_RESET2")}, /*FABRIC_DSF_INTERRUPT_VALUE_RESET2*/
                { 32,   2,   0 STR_DSCP("VALUE_SET0")}, /*FABRIC_DSF_INTERRUPT_VALUE_SET0*/
                { 32,   6,   0 STR_DSCP("VALUE_SET1")}, /*FABRIC_DSF_INTERRUPT_VALUE_SET1*/
                { 21,  10,   0 STR_DSCP("VALUE_SET2")}, /*FABRIC_DSF_INTERRUPT_VALUE_SET2*/
};

static fields_t fabric_dsf_cell_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK0")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK0*/
                {  4,   1,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK1")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK1*/
                {  4,   2,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK2")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK2*/
                {  4,   3,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK3")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK3*/
                {  4,   4,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK4")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK4*/
                {  4,   5,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK5")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK5*/
                {  4,   6,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK6")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK6*/
                {  4,   7,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK7")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK7*/
                {  4,   8,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK8")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK8*/
                {  4,   9,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK9")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK9*/
                {  4,  10,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK10")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK10*/
                {  4,  11,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK11")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK11*/
                {  4,  12,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK12")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK12*/
                {  4,  13,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK13")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK13*/
                {  4,  14,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK14")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK14*/
                {  4,  15,   0 STR_DSCP("FR_FABRIC_LRX_CELL_COUNT_LINK15")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK15*/
                {  4,  32,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK0")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK0*/
                {  4,  33,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK1")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK1*/
                {  4,  34,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK2")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK2*/
                {  4,  35,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK3")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK3*/
                {  4,  36,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK4")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK4*/
                {  4,  37,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK5")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK5*/
                {  4,  38,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK6")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK6*/
                {  4,  39,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK7")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK7*/
                {  4,  40,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK8")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK8*/
                {  4,  41,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK9")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK9*/
                {  4,  42,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK10")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK10*/
                {  4,  43,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK11")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK11*/
                {  4,  44,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK12")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK12*/
                {  4,  45,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK13")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK13*/
                {  4,  46,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK14")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK14*/
                {  4,  47,   0 STR_DSCP("FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK15")}, /*FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK15*/
                {  4,  16,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK0")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK0*/
                {  4,  17,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK1")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK1*/
                {  4,  18,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK2")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK2*/
                {  4,  19,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK3")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK3*/
                {  4,  20,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK4")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK4*/
                {  4,  21,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK5")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK5*/
                {  4,  22,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK6")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK6*/
                {  4,  23,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK7")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK7*/
                {  4,  24,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK8")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK8*/
                {  4,  25,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK9")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK9*/
                {  4,  26,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK10")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK10*/
                {  4,  27,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK11")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK11*/
                {  4,  28,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK12")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK12*/
                {  4,  29,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK13")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK13*/
                {  4,  30,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK14")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK14*/
                {  4,  31,   0 STR_DSCP("TO_FABRIC_CRB_CELL_COUNT_LINK15")}, /*FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK15*/
};

static fields_t fabric_dsf_state_reg_field[] = {
                {  8,   0,   0 STR_DSCP("RCV_FIFO_FSM_PS0")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS0*/
                {  8,   1,   0 STR_DSCP("RCV_FIFO_FSM_PS1")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS1*/
                {  8,   2,   0 STR_DSCP("RCV_FIFO_FSM_PS2")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS2*/
                {  8,   3,   0 STR_DSCP("RCV_FIFO_FSM_PS3")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS3*/
                {  8,   4,   0 STR_DSCP("RCV_FIFO_FSM_PS4")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS4*/
                {  8,   5,   0 STR_DSCP("RCV_FIFO_FSM_PS5")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS5*/
                {  8,   6,   0 STR_DSCP("RCV_FIFO_FSM_PS6")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS6*/
                {  8,   7,   0 STR_DSCP("RCV_FIFO_FSM_PS7")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS7*/
                {  8,   8,   0 STR_DSCP("RCV_FIFO_FSM_PS8")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS8*/
                {  8,   9,   0 STR_DSCP("RCV_FIFO_FSM_PS9")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS9*/
                {  8,  10,   0 STR_DSCP("RCV_FIFO_FSM_PS10")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS10*/
                {  8,  11,   0 STR_DSCP("RCV_FIFO_FSM_PS11")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS11*/
                {  8,  12,   0 STR_DSCP("RCV_FIFO_FSM_PS12")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS12*/
                {  8,  13,   0 STR_DSCP("RCV_FIFO_FSM_PS13")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS13*/
                {  8,  14,   0 STR_DSCP("RCV_FIFO_FSM_PS14")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS14*/
                {  8,  15,   0 STR_DSCP("RCV_FIFO_FSM_PS15")}, /*FABRIC_DSF_STATE_RCV_FIFO_FSM_PS15*/
                {  6,  16,   0 STR_DSCP("RD_CTRL_FSM_PS")}, /*FABRIC_DSF_STATE_RD_CTRL_FSM_PS*/
};

static fields_t fabric_dsf_src_link_num_chg_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SRC_LINK_NUM_CHG_ENABLE")}, /*FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_SRC_LINK_NUM_CHG_ENABLE*/
};

static fields_t fabric_gts_intr_ram_reg_field[] = {
                { 11,   0,  16 STR_DSCP("INTR_CAS_PTR")}, /*FABRIC_GTS_INTR_RAM_INTR_CAS_PTR*/
                { 11,   1,   0 STR_DSCP("INTR_DSF_PTR")}, /*FABRIC_GTS_INTR_RAM_INTR_DSF_PTR*/
                { 11,   0,   0 STR_DSCP("INTR_EXPIRED_PTR")}, /*FABRIC_GTS_INTR_RAM_INTR_EXPIRED_PTR*/
};

static fields_t fabric_gts_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("LOOPBACK_MODE")}, /*FABRIC_GTS_CTL_LOOPBACK_MODE*/
                { 10,   0,   4 STR_DSCP("MAXIMUM_SLICE_NUM")}, /*FABRIC_GTS_CTL_MAXIMUM_SLICE_NUM*/
                {  7,   0,  16 STR_DSCP("TIME_OUT_SLICE_NUM")}, /*FABRIC_GTS_CTL_TIME_OUT_SLICE_NUM*/
};

static fields_t fabric_gts_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT")}, /*FABRIC_GTS_INIT_INIT*/
};

static fields_t fabric_gts_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT")}, /*FABRIC_GTS_INIT_DONE_INIT*/
};

static fields_t fabric_gts_intr_value_set_reg_field[] = {
                { 11,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*FABRIC_GTS_INTR_VALUE_SET_INTR_VALUE_SET*/
};

static fields_t fabric_gts_intr_value_reset_reg_field[] = {
                { 11,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*FABRIC_GTS_INTR_VALUE_RESET_INTR_VALUE_RESET*/
};

static fields_t fabric_gts_intr_mask_set_reg_field[] = {
                { 11,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*FABRIC_GTS_INTR_MASK_SET_INTR_MASK_SET*/
};

static fields_t fabric_gts_intr_mask_reset_reg_field[] = {
                { 11,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*FABRIC_GTS_INTR_MASK_RESET_INTR_MASK_RESET*/
};

static fields_t fabric_gts_intr_status_reg_field[] = {
                {  6,   0,   0 STR_DSCP("INTR_STATUS")}, /*FABRIC_GTS_INTR_STATUS_INTR_STATUS*/
};

static fields_t fabric_gts_time_out_flag_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRIORITY_TIME_OUT_FLAG")}, /*FABRIC_GTS_TIME_OUT_FLAG_PRIORITY_TIME_OUT_FLAG*/
};

static fields_t fabric_gts_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TO_VOQ_GRANT_CNT")}, /*FABRIC_GTS_STATS_TO_VOQ_GRANT_CNT*/
};

static fields_t fabric_rts_chan_ctrl_reg_field[] = {
                { 32,   0,   0 STR_DSCP("CHANNEL_ENABLE0")}, /*FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE0*/
                { 32,   1,   0 STR_DSCP("CHANNEL_ENABLE1")}, /*FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE1*/
                { 32,   2,   0 STR_DSCP("CHANNEL_ENABLE2")}, /*FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE2*/
                { 32,   3,   0 STR_DSCP("CHANNEL_ENABLE3")}, /*FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE3*/
};

static fields_t fabric_rts_weight_ctrl_reg_field[] = {
                { 10,   0,   0 STR_DSCP("RTS_WSP_CFG0")}, /*FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG0*/
                { 10,   1,   0 STR_DSCP("RTS_WSP_CFG1")}, /*FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG1*/
                { 10,   2,   0 STR_DSCP("RTS_WSP_CFG2")}, /*FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG2*/
                { 10,   3,   0 STR_DSCP("RTS_WSP_CFG3")}, /*FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG3*/
};

static fields_t fabric_rts_both_rts_valid_reg_field[] = {
                {  1,   0,   0 STR_DSCP("RTS_CAS_BOTH_RTS_VALID")}, /*FABRIC_RTS_BOTH_RTS_VALID_RTS_CAS_BOTH_RTS_VALID*/
};

static fields_t fabric_rts_loopback_mode_reg_field[] = {
                {  5,   0,  16 STR_DSCP("LOOPBACK_CELL_STALL_CHIP_ID")}, /*FABRIC_RTS_LOOPBACK_MODE_LOOPBACK_CELL_STALL_CHIP_ID*/
                {  1,   0,   0 STR_DSCP("LOOPBACK_MODE")}, /*FABRIC_RTS_LOOPBACK_MODE_LOOPBACK_MODE*/
};

static fields_t fabric_rts_random_seed_reg_field[] = {
                { 24,   0,   0 STR_DSCP("RANDOM_SEED")}, /*FABRIC_RTS_RANDOM_SEED_RANDOM_SEED*/
};

static fields_t fabric_rts_cfg_wsp_type_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CFG_WSP_TYPE")}, /*FABRIC_RTS_CFG_WSP_TYPE_CFG_WSP_TYPE*/
};

static fields_t fabric_rts_interrupt_fatal_reg_field[] = {
                {  4,   1,   0 STR_DSCP("MASK_RESET")}, /*FABRIC_RTS_INTERRUPT_FATAL_MASK_RESET*/
                {  4,   0,   0 STR_DSCP("MASK_SET")}, /*FABRIC_RTS_INTERRUPT_FATAL_MASK_SET*/
                {  4,   3,   0 STR_DSCP("VALUE_RESET")}, /*FABRIC_RTS_INTERRUPT_FATAL_VALUE_RESET*/
                {  4,   2,   0 STR_DSCP("VALUE_SET")}, /*FABRIC_RTS_INTERRUPT_FATAL_VALUE_SET*/
};

static fields_t fabric_rts_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*FABRIC_RTS_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t fabric_rxq_chan_ctrl_reg_field[] = {
                { 32,   0,   0 STR_DSCP("CHAN_ENABLE0")}, /*FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE0*/
                { 32,   1,   0 STR_DSCP("CHAN_ENABLE1")}, /*FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE1*/
                { 32,   2,   0 STR_DSCP("CHAN_ENABLE2")}, /*FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE2*/
                { 32,   3,   0 STR_DSCP("CHAN_ENABLE3")}, /*FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE3*/
};

static fields_t fabric_rxq_cell_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("IN_CELL_COUNT_PRIORITY0")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY0*/
                {  4,   0,  16 STR_DSCP("IN_CELL_COUNT_PRIORITY1")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY1*/
                {  4,   1,   0 STR_DSCP("IN_CELL_COUNT_PRIORITY2")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY2*/
                {  4,   1,  16 STR_DSCP("IN_CELL_COUNT_PRIORITY3")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY3*/
                {  4,   3,  16 STR_DSCP("IN_CELL_COUNT_TOTAL_DROP")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_TOTAL_DROP*/
                {  4,   2,   0 STR_DSCP("IN_CELL_COUNT_TOTAL_GOOD")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_TOTAL_GOOD*/
                {  4,   3,   0 STR_DSCP("IN_CELL_COUNT_TOTAL_IDLE")}, /*FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_TOTAL_IDLE*/
                {  4,   4,   0 STR_DSCP("OUT_CELL_COUNT_PRIORITY0")}, /*FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY0*/
                {  4,   4,  16 STR_DSCP("OUT_CELL_COUNT_PRIORITY1")}, /*FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY1*/
                {  4,   5,   0 STR_DSCP("OUT_CELL_COUNT_PRIORITY2")}, /*FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY2*/
                {  4,   5,  16 STR_DSCP("OUT_CELL_COUNT_PRIORITY3")}, /*FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY3*/
                {  4,   6,   0 STR_DSCP("OUT_CELL_COUNT_TOTAL")}, /*FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_TOTAL*/
};

static fields_t fabric_rxq_pkt_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("OUT_EOP_COUNT_PRIORITY0")}, /*FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY0*/
                {  4,   3,  16 STR_DSCP("OUT_EOP_COUNT_PRIORITY1")}, /*FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY1*/
                {  4,   4,   0 STR_DSCP("OUT_EOP_COUNT_PRIORITY2")}, /*FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY2*/
                {  4,   4,  16 STR_DSCP("OUT_EOP_COUNT_PRIORITY3")}, /*FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY3*/
                {  4,   5,   0 STR_DSCP("OUT_EOP_COUNT_TOTAL")}, /*FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_TOTAL*/
                {  4,   0,   0 STR_DSCP("OUT_SOP_COUNT_PRIORITY0")}, /*FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY0*/
                {  4,   0,  16 STR_DSCP("OUT_SOP_COUNT_PRIORITY1")}, /*FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY1*/
                {  4,   1,   0 STR_DSCP("OUT_SOP_COUNT_PRIORITY2")}, /*FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY2*/
                {  4,   1,  16 STR_DSCP("OUT_SOP_COUNT_PRIORITY3")}, /*FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY3*/
                {  4,   2,   0 STR_DSCP("OUT_SOP_COUNT_TOTAL")}, /*FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_TOTAL*/
};

static fields_t fabric_rxq_interrupt_fatal_reg_field[] = {
                {  8,   1,   0 STR_DSCP("MASK_RESET")}, /*FABRIC_RXQ_INTERRUPT_FATAL_MASK_RESET*/
                {  8,   0,   0 STR_DSCP("MASK_SET")}, /*FABRIC_RXQ_INTERRUPT_FATAL_MASK_SET*/
                {  8,   3,   0 STR_DSCP("VALUE_RESET")}, /*FABRIC_RXQ_INTERRUPT_FATAL_VALUE_RESET*/
                {  8,   2,   0 STR_DSCP("VALUE_SET")}, /*FABRIC_RXQ_INTERRUPT_FATAL_VALUE_SET*/
};

static fields_t fabric_rxq_misc_ctrl_reg_field[] = {
                {  4,   2,   0 STR_DSCP("BUF_STORE_CREDIT_VALUE")}, /*FABRIC_RXQ_MISC_CTRL_BUF_STORE_CREDIT_VALUE*/
                {  1,   5,   0 STR_DSCP("DRAIN_ENABLE")}, /*FABRIC_RXQ_MISC_CTRL_DRAIN_ENABLE*/
                {  1,   1,   0 STR_DSCP("GARB_CLEAN_DISABLE")}, /*FABRIC_RXQ_MISC_CTRL_GARB_CLEAN_DISABLE*/
                { 10,   3,   0 STR_DSCP("PKT_DATA_FIFOA_FULL_THRD_ALL")}, /*FABRIC_RXQ_MISC_CTRL_PKT_DATA_FIFOA_FULL_THRD_ALL*/
                { 10,   3,  16 STR_DSCP("PKT_DATA_FIFOA_FULL_THRD_LP")}, /*FABRIC_RXQ_MISC_CTRL_PKT_DATA_FIFOA_FULL_THRD_LP*/
                { 10,   4,   0 STR_DSCP("PKT_DATA_FIFO_FULL_THRESHOLD")}, /*FABRIC_RXQ_MISC_CTRL_PKT_DATA_FIFO_FULL_THRESHOLD*/
                {  1,   0,   0 STR_DSCP("SEQ_CHECK_DISABLE")}, /*FABRIC_RXQ_MISC_CTRL_SEQ_CHECK_DISABLE*/
};

static fields_t fabric_rxq_wr_ctrl_res_word_mem_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("WR_CTRL_RES_WORD_MEM_INIT")}, /*FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_WR_CTRL_RES_WORD_MEM_INIT*/
                {  1,   0,   8 STR_DSCP("WR_CTRL_RES_WORD_MEM_INIT_DONE")}, /*FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_WR_CTRL_RES_WORD_MEM_INIT_DONE*/
};

static fields_t fabric_rxq_parity_fail_record_reg_field[] = {
                {  1,   0,  31 STR_DSCP("RD_CTRL_RES_WORD_MEM_PARITY_FAIL")}, /*FABRIC_RXQ_PARITY_FAIL_RECORD_RD_CTRL_RES_WORD_MEM_PARITY_FAIL*/
                {  7,   0,  16 STR_DSCP("RD_CTRL_RES_WORD_MEM_PARITY_FAIL_ADDR")}, /*FABRIC_RXQ_PARITY_FAIL_RECORD_RD_CTRL_RES_WORD_MEM_PARITY_FAIL_ADDR*/
                {  1,   0,   8 STR_DSCP("WR_CTRL_RES_WORD_MEM_PARITY_FAIL")}, /*FABRIC_RXQ_PARITY_FAIL_RECORD_WR_CTRL_RES_WORD_MEM_PARITY_FAIL*/
                {  7,   0,   0 STR_DSCP("WR_CTRL_RES_WORD_MEM_PARITY_FAIL_ADDR")}, /*FABRIC_RXQ_PARITY_FAIL_RECORD_WR_CTRL_RES_WORD_MEM_PARITY_FAIL_ADDR*/
};

static fields_t fabric_ser_ltx_link_enable_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LTX_ENABLE")}, /*FABRIC_SER_LTX_LINK_ENABLE_FABRIC_LTX_ENABLE*/
};

static fields_t fabric_ser_ltx_prbs_enable_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LTX_PRBS_ENABLE")}, /*FABRIC_SER_LTX_PRBS_ENABLE_FABRIC_LTX_PRBS_ENABLE*/
};

static fields_t fabric_ser_ltx_prbs_rst_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LTX_PRBS_RST")}, /*FABRIC_SER_LTX_PRBS_RST_FABRIC_LTX_PRBS_RST*/
};

static fields_t fabric_ser_ltx_frame_sync_symbol_reg_field[] = {
                { 18,   0,   0 STR_DSCP("FRAME_SYNC_SYMBOL")}, /*FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_FRAME_SYNC_SYMBOL*/
};

static fields_t fabric_ser_ltx_idle_symbol1_reg_field[] = {
                { 18,   0,   0 STR_DSCP("FABRIC_IDLE_SYMBOL1")}, /*FABRIC_SER_LTX_IDLE_SYMBOL1_FABRIC_IDLE_SYMBOL1*/
};

static fields_t fabric_ser_ltx_fifo_threshold_reg_field[] = {
                {  5,   0,   0 STR_DSCP("TX_FIFOA_FULL_THRESHOLD")}, /*FABRIC_SER_LTX_FIFO_THRESHOLD_TX_FIFOA_FULL_THRESHOLD*/
};

static fields_t fabric_ser_lrx_link_enable_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_ENABLE")}, /*FABRIC_SER_LRX_LINK_ENABLE_FABRIC_LRX_ENABLE*/
};

static fields_t fabric_ser_lrx_loopback_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_LOOPBACK")}, /*FABRIC_SER_LRX_LOOPBACK_FABRIC_LRX_LOOPBACK*/
};

static fields_t fabric_ser_lrx_crc_check_disable_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_CRC_CHECK_DISABLE")}, /*FABRIC_SER_LRX_CRC_CHECK_DISABLE_FABRIC_LRX_CRC_CHECK_DISABLE*/
};

static fields_t fabric_ser_lrx_reset_prbs_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_RESET_PRBS")}, /*FABRIC_SER_LRX_RESET_PRBS_FABRIC_LRX_RESET_PRBS*/
};

static fields_t fabric_ser_lrx_bit_order_invert_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_BIT_ORDER_INVERT")}, /*FABRIC_SER_LRX_BIT_ORDER_INVERT_FABRIC_LRX_BIT_ORDER_INVERT*/
};

static fields_t fabric_ser_lrx_force_sync_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_FORCE_SYNC")}, /*FABRIC_SER_LRX_FORCE_SYNC_FABRIC_LRX_FORCE_SYNC*/
};

static fields_t fabric_ser_lrx_bit_polarity_invert_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_BIT_POLARITY_INVERT")}, /*FABRIC_SER_LRX_BIT_POLARITY_INVERT_FABRIC_LRX_BIT_POLARITY_INVERT*/
};

static fields_t fabric_ser_lrx_frame_boundary_idle_cnt_reg_field[] = {
                { 10,   0,   0 STR_DSCP("FRAME_BOUNDARY_IDLE_CNT")}, /*FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_FRAME_BOUNDARY_IDLE_CNT*/
};

static fields_t fabric_ser_lrx_prbs_enable_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FABRIC_LRX_PRBS_ENABLE")}, /*FABRIC_SER_LRX_PRBS_ENABLE_FABRIC_LRX_PRBS_ENABLE*/
};

static fields_t fabric_ser_lrx_prbs_err_count_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_COUNT0")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT0*/
                {  8,   0,  16 STR_DSCP("PRBS_ERR_COUNT1")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT1*/
                {  8,   1,   0 STR_DSCP("PRBS_ERR_COUNT2")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT2*/
                {  8,   1,  16 STR_DSCP("PRBS_ERR_COUNT3")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT3*/
                {  8,   2,   0 STR_DSCP("PRBS_ERR_COUNT4")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT4*/
                {  8,   2,  16 STR_DSCP("PRBS_ERR_COUNT5")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT5*/
                {  8,   3,   0 STR_DSCP("PRBS_ERR_COUNT6")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT6*/
                {  8,   3,  16 STR_DSCP("PRBS_ERR_COUNT7")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT7*/
                {  8,   4,   0 STR_DSCP("PRBS_ERR_COUNT8")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT8*/
                {  8,   4,  16 STR_DSCP("PRBS_ERR_COUNT9")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT9*/
                {  8,   5,   0 STR_DSCP("PRBS_ERR_COUNT10")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT10*/
                {  8,   5,  16 STR_DSCP("PRBS_ERR_COUNT11")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT11*/
                {  8,   6,   0 STR_DSCP("PRBS_ERR_COUNT12")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT12*/
                {  8,   6,  16 STR_DSCP("PRBS_ERR_COUNT13")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT13*/
                {  8,   7,   0 STR_DSCP("PRBS_ERR_COUNT14")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT14*/
                {  8,   7,  16 STR_DSCP("PRBS_ERR_COUNT15")}, /*FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT15*/
};

static fields_t fabric_ser_syn_sync_pulse_gen_timer_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_SYNC_PULSE_GEN_TIMER")}, /*FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_CFG_SYNC_PULSE_GEN_TIMER*/
};

static fields_t fabric_ser_syn_sync_mask_timer_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CFG_SYNC_MASK_TIMER")}, /*FABRIC_SER_SYN_SYNC_MASK_TIMER_CFG_SYNC_MASK_TIMER*/
};

static fields_t fabric_ser_syn_maximum_slice_num_reg_field[] = {
                { 10,   0,   0 STR_DSCP("MAXIMUM_SLICE_NUM")}, /*FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_MAXIMUM_SLICE_NUM*/
};

static fields_t fabric_ser_syn_cell_slot_cycle_count_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_CELL_SLOT_CYCLE_COUNT")}, /*FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_CFG_CELL_SLOT_CYCLE_COUNT*/
};

static fields_t fabric_ser_syn_cpu_auto_sync_pulse_timer_reg_field[] = {
                { 24,   0,   0 STR_DSCP("CFG_CPU_AUTO_SYNC_PULSE_TIMER")}, /*FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_CFG_CPU_AUTO_SYNC_PULSE_TIMER*/
};

static fields_t fabric_ser_syn_cpu_sync_pulse_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_CPU_SYNC_PULSE_ENABLE")}, /*FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_CFG_CPU_SYNC_PULSE_ENABLE*/
};

static fields_t fabric_ser_syn_cpu_sync_pulse_step_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_CPU_SYNC_PULSE_STEP")}, /*FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_CFG_CPU_SYNC_PULSE_STEP*/
};

static fields_t fabric_ser_syn_master_mode_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_SYNC_MASTER_MODE")}, /*FABRIC_SER_SYN_MASTER_MODE_CFG_SYNC_MASTER_MODE*/
};

static fields_t fabric_ser_syn_force_first_sync_reg_field[] = {
                {  1,   0,  24 STR_DSCP("CFG_FORCE_FIRST_SYNC_ENABLE")}, /*FABRIC_SER_SYN_FORCE_FIRST_SYNC_CFG_FORCE_FIRST_SYNC_ENABLE*/
                { 16,   0,   0 STR_DSCP("CFG_FORCE_FIRST_SYNC_TIMER")}, /*FABRIC_SER_SYN_FORCE_FIRST_SYNC_CFG_FORCE_FIRST_SYNC_TIMER*/
};

static fields_t fabric_ser_force_signal_detect_reg_field[] = {
                { 16,   0,   0 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*FABRIC_SER_FORCE_SIGNAL_DETECT_FORCE_SIGNAL_DETECT*/
};

static fields_t fabric_ser_soft_reset_ltx_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SOFT_RESET_LTX")}, /*FABRIC_SER_SOFT_RESET_LTX_SOFT_RESET_LTX*/
};

static fields_t fabric_ser_soft_reset_lrx_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SOFT_RESET_LRX")}, /*FABRIC_SER_SOFT_RESET_LRX_SOFT_RESET_LRX*/
};

static fields_t fabric_ser_soft_reset_syn_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SOFT_RESET_SYN")}, /*FABRIC_SER_SOFT_RESET_SYN_SOFT_RESET_SYN*/
};

static fields_t fabric_ser_ltx_pop_threshold_reg_field[] = {
                {  5,   0,   0 STR_DSCP("FABRIC_LTX_POP_THRESHOLD")}, /*FABRIC_SER_LTX_POP_THRESHOLD_FABRIC_LTX_POP_THRESHOLD*/
};

static fields_t fabric_ser_ltx_idle_symbol2_reg_field[] = {
                { 18,   0,   0 STR_DSCP("FABRIC_IDLE_SYMBOL2")}, /*FABRIC_SER_LTX_IDLE_SYMBOL2_FABRIC_IDLE_SYMBOL2*/
};

static fields_t fabric_ser_ltx_use_prbs7_reg_field[] = {
                {  1,   0,   0 STR_DSCP("FABRIC_LTX_USE_PRBS7")}, /*FABRIC_SER_LTX_USE_PRBS7_FABRIC_LTX_USE_PRBS7*/
};

static fields_t fabric_ser_ltx_test_pattern_reg_field[] = {
                {  2,   0,   0 STR_DSCP("FABRIC_LTX_TEST_PATTERN")}, /*FABRIC_SER_LTX_TEST_PATTERN_FABRIC_LTX_TEST_PATTERN*/
};

static fields_t fabric_ser_lrx_cell_boundary_idle_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CELL_BOUNDARY_IDLE_CNT")}, /*FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_CELL_BOUNDARY_IDLE_CNT*/
};

static fields_t fabric_ser_lrx_sig_det_active_value_reg_field[] = {
                {  1,   0,   0 STR_DSCP("FABRIC_LRX_SIG_DET_ACTIVE_VALUE")}, /*FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_FABRIC_LRX_SIG_DET_ACTIVE_VALUE*/
};

static fields_t fabric_ser_ltx_fsm_state_reg_field[] = {
                {  3,   0,   0 STR_DSCP("LTX_FSM_STATE0")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE0*/
                {  3,   0,   4 STR_DSCP("LTX_FSM_STATE1")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE1*/
                {  3,   0,   8 STR_DSCP("LTX_FSM_STATE2")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE2*/
                {  3,   0,  12 STR_DSCP("LTX_FSM_STATE3")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE3*/
                {  3,   0,  16 STR_DSCP("LTX_FSM_STATE4")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE4*/
                {  3,   0,  20 STR_DSCP("LTX_FSM_STATE5")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE5*/
                {  3,   0,  24 STR_DSCP("LTX_FSM_STATE6")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE6*/
                {  3,   0,  28 STR_DSCP("LTX_FSM_STATE7")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE7*/
                {  3,   1,   0 STR_DSCP("LTX_FSM_STATE8")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE8*/
                {  3,   1,   4 STR_DSCP("LTX_FSM_STATE9")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE9*/
                {  3,   1,   8 STR_DSCP("LTX_FSM_STATE10")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE10*/
                {  3,   1,  12 STR_DSCP("LTX_FSM_STATE11")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE11*/
                {  3,   1,  16 STR_DSCP("LTX_FSM_STATE12")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE12*/
                {  3,   1,  20 STR_DSCP("LTX_FSM_STATE13")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE13*/
                {  3,   1,  24 STR_DSCP("LTX_FSM_STATE14")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE14*/
                {  3,   1,  28 STR_DSCP("LTX_FSM_STATE15")}, /*FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE15*/
};

static fields_t fabric_ser_lrx_fsm_state_reg_field[] = {
                {  3,   0,   0 STR_DSCP("LRX_FSM_STATE0")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE0*/
                {  3,   0,   4 STR_DSCP("LRX_FSM_STATE1")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE1*/
                {  3,   0,   8 STR_DSCP("LRX_FSM_STATE2")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE2*/
                {  3,   0,  12 STR_DSCP("LRX_FSM_STATE3")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE3*/
                {  3,   0,  16 STR_DSCP("LRX_FSM_STATE4")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE4*/
                {  3,   0,  20 STR_DSCP("LRX_FSM_STATE5")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE5*/
                {  3,   0,  24 STR_DSCP("LRX_FSM_STATE6")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE6*/
                {  3,   0,  28 STR_DSCP("LRX_FSM_STATE7")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE7*/
                {  3,   1,   0 STR_DSCP("LRX_FSM_STATE8")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE8*/
                {  3,   1,   4 STR_DSCP("LRX_FSM_STATE9")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE9*/
                {  3,   1,   8 STR_DSCP("LRX_FSM_STATE10")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE10*/
                {  3,   1,  12 STR_DSCP("LRX_FSM_STATE11")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE11*/
                {  3,   1,  16 STR_DSCP("LRX_FSM_STATE12")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE12*/
                {  3,   1,  20 STR_DSCP("LRX_FSM_STATE13")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE13*/
                {  3,   1,  24 STR_DSCP("LRX_FSM_STATE14")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE14*/
                {  3,   1,  28 STR_DSCP("LRX_FSM_STATE15")}, /*FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE15*/
};

static fields_t fabric_ser_interrupt_reg_field[] = {
                { 32,   1,   0 STR_DSCP("MASK_RESET0")}, /*FABRIC_SER_INTERRUPT_MASK_RESET0*/
                { 32,   5,   0 STR_DSCP("MASK_RESET1")}, /*FABRIC_SER_INTERRUPT_MASK_RESET1*/
                { 32,   0,   0 STR_DSCP("MASK_SET0")}, /*FABRIC_SER_INTERRUPT_MASK_SET0*/
                { 32,   4,   0 STR_DSCP("MASK_SET1")}, /*FABRIC_SER_INTERRUPT_MASK_SET1*/
                { 32,   3,   0 STR_DSCP("VALUE_RESET0")}, /*FABRIC_SER_INTERRUPT_VALUE_RESET0*/
                { 32,   7,   0 STR_DSCP("VALUE_RESET1")}, /*FABRIC_SER_INTERRUPT_VALUE_RESET1*/
                { 32,   2,   0 STR_DSCP("VALUE_SET0")}, /*FABRIC_SER_INTERRUPT_VALUE_SET0*/
                { 32,   6,   0 STR_DSCP("VALUE_SET1")}, /*FABRIC_SER_INTERRUPT_VALUE_SET1*/
};

static fields_t fabric_ser_syn_received_count_reg_field[] = {
                {  4,   0,   0 STR_DSCP("SYN_RECEIVED_COUNT0")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT0*/
                {  4,   0,   8 STR_DSCP("SYN_RECEIVED_COUNT1")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT1*/
                {  4,   0,  16 STR_DSCP("SYN_RECEIVED_COUNT2")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT2*/
                {  4,   0,  24 STR_DSCP("SYN_RECEIVED_COUNT3")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT3*/
                {  4,   1,   0 STR_DSCP("SYN_RECEIVED_COUNT4")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT4*/
                {  4,   1,   8 STR_DSCP("SYN_RECEIVED_COUNT5")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT5*/
                {  4,   1,  16 STR_DSCP("SYN_RECEIVED_COUNT6")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT6*/
                {  4,   1,  24 STR_DSCP("SYN_RECEIVED_COUNT7")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT7*/
                {  4,   2,   0 STR_DSCP("SYN_RECEIVED_COUNT8")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT8*/
                {  4,   2,   8 STR_DSCP("SYN_RECEIVED_COUNT9")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT9*/
                {  4,   2,  16 STR_DSCP("SYN_RECEIVED_COUNT10")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT10*/
                {  4,   2,  24 STR_DSCP("SYN_RECEIVED_COUNT11")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT11*/
                {  4,   3,   0 STR_DSCP("SYN_RECEIVED_COUNT12")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT12*/
                {  4,   3,   8 STR_DSCP("SYN_RECEIVED_COUNT13")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT13*/
                {  4,   3,  16 STR_DSCP("SYN_RECEIVED_COUNT14")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT14*/
                {  4,   3,  24 STR_DSCP("SYN_RECEIVED_COUNT15")}, /*FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT15*/
};

static fields_t to_dsf_link_status_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TO_DSF_LINK_STATUS")}, /*TO_DSF_LINK_STATUS_TO_DSF_LINK_STATUS*/
};

static fields_t fabric_voq_chan_ctrl_reg_field[] = {
                { 32,   0,   0 STR_DSCP("CHAN_ENABLE0")}, /*FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE0*/
                { 32,   1,   0 STR_DSCP("CHAN_ENABLE1")}, /*FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE1*/
                { 32,   2,   0 STR_DSCP("CHAN_ENABLE2")}, /*FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE2*/
                { 32,   3,   0 STR_DSCP("CHAN_ENABLE3")}, /*FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE3*/
                {  1,   4,   0 STR_DSCP("CHAN_INFO_INIT")}, /*FABRIC_VOQ_CHAN_CTRL_CHAN_INFO_INIT*/
                {  1,   5,   0 STR_DSCP("CHAN_INFO_INIT_DONE")}, /*FABRIC_VOQ_CHAN_CTRL_CHAN_INFO_INIT_DONE*/
};

static fields_t fabric_voq_free_cell_ctrl_reg_field[] = {
                { 10,   2,   0 STR_DSCP("FREE_CELL_COUNT")}, /*FABRIC_VOQ_FREE_CELL_CTRL_FREE_CELL_COUNT*/
                {  9,   0,   0 STR_DSCP("FREE_CELL_HEAD_PTR")}, /*FABRIC_VOQ_FREE_CELL_CTRL_FREE_CELL_HEAD_PTR*/
                {  9,   1,   0 STR_DSCP("FREE_CELL_TAIL_PTR")}, /*FABRIC_VOQ_FREE_CELL_CTRL_FREE_CELL_TAIL_PTR*/
                {  4,   3,   0 STR_DSCP("PRE_FREE_FIFO_DEPTH")}, /*FABRIC_VOQ_FREE_CELL_CTRL_PRE_FREE_FIFO_DEPTH*/
};

static fields_t fabric_voq_cell_table_ctrl_reg_field[] = {
                {  1,   1,   0 STR_DSCP("CELL_TABLE_INIT")}, /*FABRIC_VOQ_CELL_TABLE_CTRL_CELL_TABLE_INIT*/
                {  1,   2,   0 STR_DSCP("CELL_TABLE_INIT_DONE")}, /*FABRIC_VOQ_CELL_TABLE_CTRL_CELL_TABLE_INIT_DONE*/
                {  9,   0,   0 STR_DSCP("CELL_TABLE_INIT_END_ADDR")}, /*FABRIC_VOQ_CELL_TABLE_CTRL_CELL_TABLE_INIT_END_ADDR*/
};

static fields_t fabric_voq_cell_buffer_ctrl_reg_field[] = {
                {  1,   1,   0 STR_DSCP("CELL_BUFFER_INIT")}, /*FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_INIT*/
                {  1,   2,   0 STR_DSCP("CELL_BUFFER_INIT_DONE")}, /*FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_INIT_DONE*/
                { 10,   3,   0 STR_DSCP("CELL_BUFFER_INIT_WR_ADDR_END")}, /*FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_INIT_WR_ADDR_END*/
                { 10,   0,   0 STR_DSCP("CELL_BUFFER_THRESHOLD")}, /*FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_THRESHOLD*/
};

static fields_t fabric_voq_cell_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("IN_CELL_COUNT_PRIORITY0")}, /*FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY0*/
                {  4,   0,   8 STR_DSCP("IN_CELL_COUNT_PRIORITY1")}, /*FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY1*/
                {  4,   0,  16 STR_DSCP("IN_CELL_COUNT_PRIORITY2")}, /*FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY2*/
                {  4,   0,  24 STR_DSCP("IN_CELL_COUNT_PRIORITY3")}, /*FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY3*/
                {  4,   1,   0 STR_DSCP("IN_CELL_COUNT_TOTAL")}, /*FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_TOTAL*/
                {  4,   2,   0 STR_DSCP("OUT_CELL_COUNT_GOOD_PRIORITY0")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY0*/
                {  4,   2,   8 STR_DSCP("OUT_CELL_COUNT_GOOD_PRIORITY1")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY1*/
                {  4,   2,  16 STR_DSCP("OUT_CELL_COUNT_GOOD_PRIORITY2")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY2*/
                {  4,   2,  24 STR_DSCP("OUT_CELL_COUNT_GOOD_PRIORITY3")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY3*/
                {  4,   4,   0 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE001")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE001*/
                {  4,   4,   8 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE010")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE010*/
                {  4,   4,  16 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE011")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE011*/
                {  4,   4,  24 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE100")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE100*/
                {  4,   5,   0 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE101")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE101*/
                {  4,   5,   8 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE110")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE110*/
                {  4,   5,  16 STR_DSCP("OUT_CELL_COUNT_IDLE_CASE111")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE111*/
                {  4,   3,   0 STR_DSCP("OUT_CELL_COUNT_TOTAL_GOOD")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_TOTAL_GOOD*/
                {  4,   6,   0 STR_DSCP("OUT_CELL_COUNT_TOTAL_IDLE")}, /*FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_TOTAL_IDLE*/
};

static fields_t fabric_voq_pkt_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("IN_EOP_COUNT_PRIORITY0")}, /*FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY0*/
                {  4,   3,  16 STR_DSCP("IN_EOP_COUNT_PRIORITY1")}, /*FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY1*/
                {  4,   4,   0 STR_DSCP("IN_EOP_COUNT_PRIORITY2")}, /*FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY2*/
                {  4,   4,  16 STR_DSCP("IN_EOP_COUNT_PRIORITY3")}, /*FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY3*/
                {  4,   5,   0 STR_DSCP("IN_EOP_COUNT_TOTAL")}, /*FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_TOTAL*/
                {  4,   0,   0 STR_DSCP("IN_SOP_COUNT_PRIORITY0")}, /*FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY0*/
                {  4,   0,  16 STR_DSCP("IN_SOP_COUNT_PRIORITY1")}, /*FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY1*/
                {  4,   1,   0 STR_DSCP("IN_SOP_COUNT_PRIORITY2")}, /*FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY2*/
                {  4,   1,  16 STR_DSCP("IN_SOP_COUNT_PRIORITY3")}, /*FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY3*/
                {  4,   2,   0 STR_DSCP("IN_SOP_COUNT_TOTAL")}, /*FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_TOTAL*/
};

static fields_t fabric_voq_interrupt_reg_field[] = {
                { 15,   1,   0 STR_DSCP("MASK_RESET")}, /*FABRIC_VOQ_INTERRUPT_MASK_RESET*/
                { 15,   0,   0 STR_DSCP("MASK_SET")}, /*FABRIC_VOQ_INTERRUPT_MASK_SET*/
                { 15,   3,   0 STR_DSCP("VALUE_RESET")}, /*FABRIC_VOQ_INTERRUPT_VALUE_RESET*/
                { 15,   2,   0 STR_DSCP("VALUE_SET")}, /*FABRIC_VOQ_INTERRUPT_VALUE_SET*/
};

static fields_t gmac0_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC0_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac0_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac0_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac0_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac0_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac0_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC0_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC0_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC0_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC0_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac0_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac0_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac0_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC0_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC0_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac0_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC0_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC0_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC0_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC0_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC0_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC0_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC0_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC0_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac0_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC0_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC0_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac0_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC0_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac0_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC0_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac0_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC0_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC0_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac0_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC0_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC0_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC0_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC0_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac0_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC0_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC0_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac0_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC0_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC0_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac0_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC0_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac0_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC0_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC0_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac0_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC0_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC0_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC0_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC0_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac1_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC1_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac1_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac1_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac1_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac1_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac1_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC1_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC1_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC1_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC1_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac1_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac1_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac1_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC1_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC1_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac1_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC1_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC1_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC1_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC1_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC1_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC1_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC1_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC1_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac1_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC1_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC1_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac1_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC1_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac1_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC1_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac1_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC1_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC1_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac1_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC1_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC1_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC1_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC1_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac1_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC1_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC1_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac1_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC1_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC1_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac1_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC1_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac1_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC1_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC1_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac1_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC1_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC1_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC1_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC1_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac2_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC2_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac2_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac2_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac2_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac2_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac2_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC2_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC2_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC2_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC2_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac2_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac2_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac2_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC2_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC2_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac2_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC2_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC2_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC2_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC2_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC2_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC2_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC2_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC2_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac2_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC2_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC2_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac2_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC2_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac2_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC2_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac2_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC2_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC2_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac2_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC2_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC2_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC2_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC2_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac2_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC2_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC2_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac2_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC2_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC2_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac2_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC2_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac2_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC2_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC2_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac2_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC2_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC2_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC2_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC2_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac3_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC3_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac3_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac3_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac3_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac3_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac3_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC3_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC3_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC3_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC3_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac3_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac3_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac3_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC3_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC3_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac3_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC3_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC3_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC3_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC3_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC3_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC3_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC3_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC3_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac3_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC3_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC3_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac3_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC3_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac3_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC3_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac3_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC3_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC3_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac3_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC3_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC3_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC3_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC3_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac3_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC3_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC3_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac3_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC3_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC3_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac3_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC3_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac3_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC3_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC3_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac3_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC3_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC3_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC3_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC3_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac4_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC4_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac4_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac4_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac4_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac4_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac4_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC4_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC4_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC4_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC4_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac4_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac4_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac4_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC4_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC4_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac4_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC4_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC4_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC4_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC4_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC4_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC4_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC4_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC4_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac4_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC4_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC4_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac4_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC4_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac4_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC4_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac4_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC4_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC4_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac4_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC4_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC4_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC4_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC4_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac4_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC4_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC4_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac4_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC4_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC4_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac4_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC4_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac4_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC4_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC4_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac4_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC4_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC4_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC4_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC4_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac5_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC5_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac5_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac5_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac5_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac5_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac5_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC5_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC5_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC5_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC5_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac5_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac5_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac5_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC5_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC5_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac5_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC5_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC5_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC5_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC5_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC5_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC5_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC5_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC5_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac5_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC5_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC5_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac5_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC5_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac5_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC5_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac5_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC5_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC5_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac5_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC5_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC5_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC5_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC5_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac5_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC5_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC5_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac5_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC5_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC5_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac5_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC5_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac5_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC5_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC5_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac5_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC5_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC5_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC5_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC5_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac6_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC6_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac6_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac6_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac6_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac6_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac6_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC6_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC6_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC6_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC6_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac6_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac6_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac6_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC6_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC6_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac6_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC6_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC6_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC6_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC6_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC6_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC6_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC6_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC6_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac6_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC6_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC6_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac6_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC6_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac6_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC6_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac6_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC6_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC6_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac6_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC6_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC6_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC6_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC6_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac6_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC6_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC6_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac6_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC6_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC6_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac6_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC6_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac6_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC6_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC6_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac6_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC6_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC6_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC6_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC6_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac7_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC7_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac7_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac7_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac7_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac7_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac7_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC7_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC7_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC7_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC7_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac7_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac7_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac7_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC7_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC7_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac7_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC7_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC7_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC7_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC7_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC7_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC7_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC7_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC7_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac7_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC7_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC7_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac7_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC7_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac7_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC7_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac7_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC7_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC7_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac7_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC7_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC7_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC7_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC7_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac7_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC7_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC7_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac7_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC7_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC7_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac7_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC7_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac7_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC7_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC7_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac7_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC7_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC7_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC7_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC7_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac8_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC8_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac8_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac8_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac8_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac8_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac8_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC8_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC8_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC8_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC8_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac8_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac8_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac8_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC8_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC8_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac8_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC8_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC8_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC8_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC8_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC8_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC8_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC8_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC8_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac8_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC8_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC8_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac8_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC8_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac8_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC8_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac8_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC8_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC8_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac8_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC8_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC8_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC8_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC8_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac8_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC8_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC8_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac8_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC8_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC8_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac8_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC8_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac8_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC8_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC8_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac8_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC8_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC8_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC8_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC8_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac9_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC9_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac9_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac9_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac9_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac9_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac9_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC9_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC9_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC9_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC9_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac9_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac9_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac9_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC9_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC9_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac9_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC9_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC9_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC9_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC9_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC9_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC9_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC9_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC9_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac9_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC9_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC9_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac9_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC9_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac9_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC9_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac9_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC9_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC9_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac9_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC9_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC9_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC9_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC9_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac9_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC9_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC9_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac9_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC9_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC9_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac9_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC9_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac9_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC9_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC9_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac9_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC9_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC9_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC9_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC9_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac10_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC10_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac10_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac10_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac10_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac10_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac10_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC10_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC10_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC10_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC10_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac10_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac10_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac10_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC10_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC10_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac10_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC10_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC10_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC10_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC10_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC10_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC10_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC10_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC10_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac10_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC10_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC10_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac10_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC10_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac10_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC10_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac10_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC10_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC10_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac10_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC10_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC10_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC10_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC10_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac10_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC10_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC10_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac10_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC10_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC10_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac10_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC10_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac10_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC10_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC10_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac10_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC10_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC10_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC10_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC10_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac11_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC11_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac11_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac11_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac11_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac11_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac11_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC11_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC11_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC11_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC11_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac11_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac11_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac11_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC11_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC11_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac11_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC11_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC11_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC11_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC11_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC11_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC11_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC11_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC11_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac11_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC11_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC11_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac11_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC11_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac11_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC11_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac11_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC11_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC11_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac11_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC11_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC11_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC11_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC11_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac11_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC11_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC11_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac11_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC11_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC11_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac11_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC11_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac11_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC11_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC11_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac11_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC11_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC11_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC11_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC11_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac12_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC12_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac12_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac12_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac12_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac12_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac12_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC12_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC12_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC12_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC12_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac12_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac12_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac12_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC12_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC12_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac12_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC12_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC12_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC12_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC12_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC12_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC12_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC12_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC12_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac12_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC12_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC12_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac12_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC12_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac12_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC12_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac12_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC12_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC12_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac12_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC12_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC12_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC12_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC12_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac12_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC12_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC12_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac12_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC12_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC12_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac12_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC12_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac12_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC12_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC12_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac12_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC12_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC12_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC12_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC12_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac13_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC13_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac13_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac13_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac13_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac13_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac13_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC13_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC13_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC13_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC13_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac13_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac13_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac13_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC13_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC13_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac13_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC13_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC13_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC13_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC13_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC13_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC13_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC13_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC13_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac13_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC13_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC13_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac13_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC13_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac13_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC13_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac13_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC13_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC13_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac13_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC13_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC13_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC13_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC13_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac13_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC13_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC13_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac13_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC13_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC13_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac13_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC13_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac13_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC13_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC13_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac13_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC13_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC13_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC13_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC13_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac14_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC14_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac14_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac14_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac14_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac14_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac14_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC14_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC14_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC14_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC14_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac14_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac14_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac14_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC14_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC14_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac14_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC14_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC14_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC14_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC14_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC14_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC14_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC14_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC14_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac14_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC14_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC14_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac14_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC14_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac14_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC14_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac14_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC14_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC14_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac14_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC14_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC14_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC14_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC14_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac14_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC14_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC14_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac14_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC14_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC14_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac14_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC14_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac14_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC14_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC14_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac14_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC14_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC14_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC14_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC14_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac15_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC15_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac15_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac15_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac15_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac15_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac15_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC15_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC15_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC15_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC15_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac15_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac15_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac15_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC15_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC15_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac15_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC15_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC15_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC15_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC15_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC15_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC15_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC15_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC15_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac15_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC15_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC15_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac15_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC15_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac15_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC15_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac15_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC15_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC15_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac15_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC15_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC15_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC15_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC15_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac15_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC15_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC15_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac15_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC15_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC15_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac15_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC15_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac15_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC15_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC15_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac15_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC15_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC15_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC15_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC15_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac16_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC16_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac16_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac16_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac16_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac16_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac16_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC16_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC16_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC16_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC16_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac16_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac16_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac16_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC16_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC16_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac16_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC16_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC16_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC16_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC16_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC16_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC16_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC16_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC16_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac16_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC16_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC16_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac16_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC16_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac16_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC16_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac16_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC16_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC16_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac16_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC16_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC16_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC16_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC16_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac16_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC16_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC16_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac16_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC16_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC16_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac16_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC16_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac16_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC16_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC16_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac16_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC16_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC16_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC16_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC16_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac17_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC17_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac17_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac17_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac17_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac17_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac17_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC17_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC17_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC17_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC17_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac17_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac17_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac17_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC17_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC17_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac17_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC17_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC17_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC17_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC17_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC17_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC17_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC17_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC17_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac17_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC17_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC17_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac17_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC17_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac17_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC17_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac17_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC17_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC17_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac17_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC17_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC17_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC17_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC17_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac17_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC17_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC17_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac17_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC17_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC17_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac17_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC17_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac17_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC17_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC17_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac17_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC17_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC17_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC17_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC17_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac18_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC18_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac18_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac18_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac18_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac18_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac18_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC18_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC18_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC18_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC18_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac18_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac18_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac18_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC18_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC18_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac18_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC18_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC18_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC18_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC18_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC18_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC18_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC18_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC18_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac18_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC18_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC18_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac18_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC18_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac18_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC18_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac18_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC18_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC18_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac18_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC18_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC18_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC18_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC18_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac18_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC18_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC18_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac18_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC18_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC18_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac18_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC18_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac18_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC18_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC18_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac18_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC18_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC18_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC18_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC18_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac19_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC19_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac19_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac19_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac19_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac19_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac19_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC19_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC19_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC19_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC19_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac19_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac19_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac19_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC19_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC19_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac19_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC19_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC19_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC19_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC19_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC19_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC19_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC19_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC19_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac19_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC19_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC19_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac19_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC19_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac19_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC19_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac19_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC19_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC19_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac19_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC19_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC19_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC19_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC19_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac19_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC19_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC19_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac19_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC19_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC19_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac19_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC19_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac19_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC19_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC19_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac19_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC19_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC19_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC19_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC19_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac20_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC20_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac20_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac20_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac20_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac20_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac20_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC20_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC20_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC20_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC20_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac20_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac20_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac20_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC20_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC20_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac20_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC20_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC20_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC20_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC20_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC20_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC20_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC20_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC20_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac20_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC20_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC20_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac20_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC20_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac20_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC20_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac20_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC20_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC20_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac20_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC20_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC20_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC20_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC20_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac20_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC20_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC20_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac20_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC20_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC20_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac20_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC20_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac20_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC20_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC20_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac20_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC20_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC20_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC20_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC20_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac21_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC21_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac21_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac21_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac21_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac21_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac21_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC21_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC21_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC21_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC21_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac21_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac21_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac21_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC21_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC21_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac21_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC21_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC21_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC21_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC21_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC21_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC21_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC21_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC21_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac21_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC21_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC21_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac21_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC21_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac21_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC21_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac21_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC21_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC21_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac21_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC21_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC21_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC21_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC21_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac21_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC21_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC21_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac21_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC21_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC21_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac21_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC21_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac21_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC21_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC21_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac21_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC21_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC21_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC21_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC21_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac22_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC22_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac22_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac22_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac22_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac22_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac22_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC22_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC22_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC22_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC22_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac22_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac22_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac22_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC22_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC22_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac22_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC22_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC22_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC22_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC22_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC22_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC22_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC22_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC22_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac22_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC22_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC22_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac22_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC22_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac22_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC22_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac22_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC22_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC22_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac22_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC22_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC22_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC22_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC22_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac22_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC22_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC22_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac22_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC22_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC22_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac22_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC22_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac22_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC22_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC22_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac22_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC22_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC22_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC22_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC22_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac23_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC23_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac23_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac23_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac23_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac23_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac23_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC23_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC23_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC23_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC23_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac23_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac23_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac23_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC23_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC23_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac23_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC23_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC23_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC23_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC23_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC23_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC23_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC23_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC23_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac23_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC23_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC23_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac23_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC23_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac23_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC23_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac23_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC23_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC23_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac23_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC23_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC23_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC23_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC23_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac23_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC23_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC23_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac23_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC23_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC23_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac23_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC23_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac23_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC23_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC23_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac23_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC23_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC23_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC23_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC23_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac24_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC24_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac24_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac24_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac24_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac24_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac24_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC24_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC24_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC24_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC24_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac24_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac24_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac24_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC24_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC24_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac24_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC24_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC24_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC24_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC24_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC24_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC24_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC24_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC24_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac24_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC24_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC24_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac24_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC24_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac24_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC24_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac24_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC24_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC24_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac24_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC24_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC24_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC24_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC24_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac24_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC24_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC24_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac24_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC24_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC24_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac24_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC24_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac24_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC24_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC24_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac24_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC24_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC24_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC24_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC24_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac25_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC25_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac25_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac25_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac25_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac25_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac25_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC25_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC25_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC25_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC25_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac25_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac25_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac25_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC25_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC25_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac25_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC25_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC25_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC25_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC25_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC25_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC25_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC25_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC25_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac25_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC25_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC25_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac25_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC25_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac25_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC25_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac25_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC25_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC25_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac25_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC25_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC25_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC25_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC25_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac25_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC25_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC25_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac25_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC25_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC25_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac25_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC25_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac25_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC25_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC25_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac25_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC25_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC25_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC25_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC25_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac26_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC26_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac26_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac26_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac26_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac26_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac26_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC26_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC26_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC26_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC26_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac26_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac26_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac26_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC26_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC26_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac26_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC26_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC26_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC26_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC26_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC26_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC26_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC26_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC26_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac26_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC26_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC26_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac26_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC26_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac26_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC26_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac26_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC26_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC26_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac26_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC26_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC26_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC26_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC26_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac26_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC26_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC26_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac26_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC26_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC26_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac26_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC26_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac26_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC26_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC26_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac26_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC26_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC26_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC26_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC26_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac27_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC27_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac27_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac27_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac27_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac27_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac27_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC27_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC27_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC27_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC27_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac27_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac27_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac27_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC27_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC27_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac27_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC27_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC27_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC27_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC27_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC27_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC27_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC27_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC27_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac27_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC27_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC27_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac27_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC27_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac27_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC27_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac27_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC27_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC27_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac27_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC27_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC27_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC27_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC27_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac27_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC27_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC27_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac27_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC27_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC27_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac27_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC27_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac27_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC27_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC27_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac27_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC27_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC27_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC27_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC27_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac28_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC28_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac28_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac28_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac28_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac28_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac28_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC28_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC28_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC28_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC28_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac28_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac28_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac28_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC28_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC28_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac28_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC28_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC28_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC28_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC28_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC28_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC28_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC28_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC28_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac28_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC28_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC28_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac28_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC28_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac28_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC28_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac28_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC28_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC28_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac28_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC28_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC28_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC28_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC28_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac28_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC28_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC28_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac28_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC28_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC28_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac28_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC28_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac28_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC28_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC28_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac28_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC28_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC28_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC28_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC28_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac29_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC29_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac29_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac29_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac29_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac29_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac29_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC29_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC29_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC29_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC29_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac29_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac29_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac29_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC29_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC29_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac29_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC29_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC29_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC29_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC29_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC29_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC29_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC29_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC29_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac29_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC29_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC29_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac29_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC29_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac29_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC29_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac29_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC29_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC29_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac29_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC29_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC29_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC29_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC29_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac29_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC29_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC29_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac29_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC29_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC29_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac29_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC29_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac29_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC29_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC29_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac29_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC29_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC29_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC29_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC29_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac30_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC30_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac30_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac30_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac30_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac30_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac30_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC30_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC30_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC30_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC30_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac30_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac30_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac30_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC30_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC30_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac30_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC30_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC30_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC30_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC30_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC30_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC30_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC30_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC30_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac30_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC30_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC30_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac30_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC30_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac30_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC30_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac30_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC30_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC30_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac30_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC30_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC30_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC30_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC30_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac30_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC30_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC30_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac30_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC30_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC30_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac30_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC30_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac30_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC30_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC30_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac30_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC30_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC30_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC30_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC30_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac31_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC31_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac31_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac31_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac31_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac31_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac31_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC31_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC31_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC31_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC31_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac31_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac31_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac31_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC31_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC31_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac31_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC31_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC31_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC31_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC31_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC31_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC31_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC31_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC31_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac31_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC31_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC31_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac31_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC31_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac31_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC31_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac31_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC31_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC31_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac31_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC31_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC31_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC31_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC31_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac31_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC31_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC31_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac31_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC31_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC31_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac31_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC31_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac31_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC31_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC31_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac31_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC31_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC31_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC31_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC31_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac32_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC32_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac32_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac32_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac32_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac32_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac32_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC32_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC32_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC32_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC32_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac32_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac32_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac32_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC32_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC32_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac32_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC32_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC32_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC32_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC32_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC32_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC32_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC32_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC32_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac32_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC32_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC32_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac32_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC32_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac32_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC32_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac32_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC32_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC32_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac32_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC32_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC32_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC32_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC32_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac32_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC32_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC32_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac32_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC32_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC32_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac32_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC32_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac32_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC32_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC32_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac32_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC32_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC32_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC32_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC32_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac33_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC33_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac33_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac33_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac33_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac33_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac33_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC33_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC33_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC33_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC33_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac33_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac33_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac33_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC33_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC33_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac33_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC33_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC33_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC33_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC33_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC33_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC33_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC33_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC33_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac33_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC33_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC33_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac33_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC33_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac33_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC33_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac33_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC33_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC33_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac33_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC33_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC33_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC33_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC33_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac33_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC33_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC33_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac33_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC33_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC33_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac33_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC33_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac33_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC33_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC33_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac33_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC33_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC33_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC33_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC33_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac34_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC34_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac34_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac34_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac34_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac34_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac34_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC34_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC34_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC34_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC34_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac34_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac34_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac34_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC34_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC34_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac34_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC34_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC34_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC34_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC34_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC34_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC34_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC34_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC34_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac34_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC34_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC34_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac34_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC34_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac34_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC34_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac34_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC34_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC34_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac34_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC34_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC34_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC34_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC34_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac34_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC34_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC34_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac34_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC34_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC34_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac34_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC34_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac34_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC34_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC34_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac34_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC34_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC34_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC34_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC34_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac35_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC35_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac35_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac35_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac35_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac35_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac35_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC35_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC35_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC35_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC35_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac35_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac35_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac35_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC35_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC35_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac35_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC35_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC35_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC35_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC35_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC35_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC35_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC35_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC35_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac35_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC35_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC35_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac35_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC35_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac35_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC35_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac35_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC35_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC35_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac35_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC35_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC35_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC35_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC35_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac35_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC35_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC35_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac35_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC35_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC35_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac35_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC35_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac35_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC35_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC35_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac35_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC35_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC35_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC35_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC35_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac36_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC36_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac36_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac36_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac36_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac36_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac36_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC36_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC36_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC36_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC36_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac36_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac36_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac36_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC36_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC36_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac36_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC36_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC36_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC36_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC36_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC36_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC36_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC36_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC36_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac36_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC36_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC36_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac36_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC36_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac36_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC36_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac36_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC36_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC36_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac36_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC36_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC36_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC36_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC36_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac36_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC36_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC36_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac36_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC36_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC36_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac36_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC36_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac36_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC36_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC36_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac36_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC36_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC36_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC36_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC36_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac37_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC37_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac37_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac37_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac37_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac37_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac37_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC37_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC37_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC37_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC37_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac37_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac37_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac37_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC37_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC37_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac37_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC37_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC37_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC37_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC37_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC37_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC37_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC37_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC37_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac37_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC37_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC37_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac37_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC37_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac37_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC37_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac37_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC37_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC37_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac37_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC37_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC37_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC37_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC37_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac37_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC37_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC37_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac37_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC37_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC37_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac37_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC37_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac37_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC37_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC37_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac37_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC37_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC37_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC37_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC37_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac38_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC38_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac38_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac38_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac38_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac38_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac38_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC38_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC38_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC38_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC38_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac38_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac38_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac38_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC38_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC38_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac38_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC38_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC38_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC38_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC38_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC38_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC38_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC38_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC38_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac38_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC38_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC38_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac38_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC38_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac38_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC38_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac38_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC38_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC38_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac38_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC38_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC38_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC38_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC38_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac38_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC38_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC38_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac38_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC38_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC38_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac38_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC38_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac38_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC38_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC38_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac38_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC38_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC38_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC38_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC38_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac39_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC39_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac39_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac39_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac39_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac39_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac39_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC39_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC39_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC39_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC39_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac39_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac39_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac39_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC39_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC39_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac39_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC39_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC39_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC39_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC39_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC39_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC39_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC39_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC39_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac39_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC39_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC39_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac39_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC39_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac39_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC39_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac39_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC39_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC39_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac39_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC39_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC39_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC39_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC39_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac39_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC39_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC39_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac39_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC39_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC39_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac39_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC39_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac39_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC39_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC39_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac39_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC39_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC39_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC39_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC39_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac40_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC40_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac40_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac40_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac40_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac40_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac40_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC40_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC40_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC40_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC40_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac40_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac40_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac40_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC40_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC40_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac40_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC40_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC40_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC40_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC40_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC40_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC40_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC40_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC40_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac40_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC40_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC40_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac40_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC40_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac40_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC40_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac40_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC40_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC40_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac40_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC40_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC40_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC40_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC40_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac40_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC40_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC40_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac40_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC40_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC40_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac40_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC40_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac40_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC40_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC40_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac40_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC40_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC40_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC40_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC40_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac41_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC41_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac41_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac41_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac41_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac41_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac41_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC41_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC41_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC41_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC41_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac41_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac41_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac41_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC41_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC41_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac41_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC41_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC41_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC41_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC41_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC41_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC41_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC41_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC41_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac41_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC41_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC41_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac41_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC41_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac41_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC41_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac41_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC41_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC41_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac41_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC41_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC41_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC41_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC41_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac41_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC41_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC41_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac41_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC41_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC41_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac41_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC41_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac41_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC41_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC41_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac41_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC41_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC41_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC41_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC41_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac42_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC42_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac42_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac42_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac42_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac42_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac42_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC42_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC42_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC42_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC42_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac42_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac42_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac42_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC42_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC42_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac42_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC42_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC42_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC42_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC42_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC42_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC42_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC42_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC42_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac42_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC42_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC42_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac42_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC42_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac42_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC42_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac42_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC42_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC42_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac42_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC42_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC42_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC42_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC42_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac42_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC42_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC42_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac42_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC42_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC42_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac42_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC42_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac42_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC42_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC42_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac42_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC42_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC42_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC42_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC42_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac43_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC43_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac43_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac43_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac43_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac43_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac43_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC43_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC43_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC43_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC43_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac43_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac43_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac43_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC43_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC43_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac43_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC43_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC43_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC43_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC43_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC43_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC43_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC43_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC43_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac43_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC43_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC43_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac43_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC43_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac43_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC43_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac43_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC43_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC43_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac43_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC43_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC43_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC43_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC43_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac43_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC43_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC43_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac43_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC43_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC43_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac43_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC43_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac43_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC43_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC43_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac43_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC43_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC43_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC43_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC43_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac44_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC44_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac44_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac44_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac44_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac44_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac44_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC44_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC44_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC44_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC44_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac44_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac44_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac44_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC44_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC44_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac44_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC44_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC44_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC44_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC44_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC44_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC44_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC44_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC44_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac44_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC44_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC44_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac44_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC44_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac44_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC44_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac44_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC44_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC44_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac44_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC44_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC44_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC44_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC44_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac44_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC44_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC44_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac44_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC44_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC44_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac44_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC44_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac44_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC44_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC44_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac44_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC44_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC44_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC44_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC44_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac45_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC45_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac45_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac45_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac45_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac45_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac45_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC45_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC45_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC45_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC45_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac45_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac45_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac45_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC45_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC45_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac45_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC45_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC45_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC45_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC45_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC45_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC45_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC45_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC45_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac45_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC45_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC45_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac45_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC45_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac45_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC45_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac45_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC45_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC45_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac45_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC45_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC45_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC45_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC45_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac45_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC45_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC45_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac45_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC45_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC45_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac45_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC45_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac45_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC45_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC45_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac45_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC45_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC45_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC45_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC45_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac46_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC46_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac46_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac46_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac46_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac46_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac46_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC46_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC46_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC46_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC46_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac46_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac46_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac46_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC46_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC46_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac46_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC46_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC46_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC46_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC46_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC46_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC46_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC46_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC46_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac46_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC46_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC46_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac46_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC46_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac46_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC46_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac46_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC46_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC46_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac46_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC46_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC46_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC46_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC46_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac46_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC46_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC46_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac46_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC46_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC46_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac46_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC46_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac46_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC46_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC46_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac46_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC46_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC46_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC46_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC46_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};
static fields_t gmac47_gmacwrapper_gmac_mac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("SPEED_MODE")}, /*GMAC47_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE*/
};
static fields_t gmac47_gmacwrapper_gmac_tx_ctrl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("APPEND_CRC_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE*/
                {  7,   0,  13 STR_DSCP("FULL_THRESHOLD")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD*/
                {  1,   0,   3 STR_DSCP("PAD_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE*/
                {  1,   0,   0 STR_DSCP("TX_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE*/
                {  1,   0,   5 STR_DSCP("TX_ERR_MASK")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK*/
                {  1,   0,   1 STR_DSCP("TX_FLOW_CTRL_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE*/
                {  1,   0,   2 STR_DSCP("TX_FORCE_SEND_PAUSE")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE*/
                {  7,   0,   6 STR_DSCP("TX_THRESHOLD")}, /*GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD*/
};
static fields_t gmac47_gmacwrapper_gmac_rx_ctrl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("CRC_CHK_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK*/
                {  1,   0,   4 STR_DSCP("LEN_FIELD_CHK_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE*/
                {  1,   0,   5 STR_DSCP("RUNT_RCV_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE*/
                {  1,   0,   2 STR_DSCP("RX_FLOW_CTRL_ENABLE")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE*/
                {  1,   0,   1 STR_DSCP("RX_PAUSE_BYPASS")}, /*GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS*/
};
static fields_t gmac47_gmacwrapper_gmac_pre_length_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PRE_LENGTH")}, /*GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH*/
};
static fields_t gmac47_gmacwrapper_gmac_pkt_length_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MIN_PKT_LEN")}, /*GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN*/
};
static fields_t gmac47_gmacwrapper_gmac_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*GMAC47_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*GMAC47_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*GMAC47_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*GMAC47_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET*/
};
static fields_t gmac47_gmacwrapper_gmac_pause_ctrl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("PAUSE_QUANTA")}, /*GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA*/
};
static fields_t gmac47_gmacwrapper_gmac_vlan_type_reg_field[] = {
                { 16,   0,   0 STR_DSCP("VLAN_TYPE")}, /*GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE*/
};
static fields_t gmac47_gmac_pcs_config1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMII1G_MODE_CFG")}, /*GMAC47_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG*/
                {  1,   0,   1 STR_DSCP("SGMII100M_MODE_CFG")}, /*GMAC47_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG*/
};
static fields_t gmac47_gmac_pcs_config2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("BIT_ORDER_INVERT")}, /*GMAC47_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT*/
                {  1,   0,   5 STR_DSCP("BIT_POLARITY_INVERT")}, /*GMAC47_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT*/
                {  1,   0,   6 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*GMAC47_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT*/
                {  1,   0,   7 STR_DSCP("FORCE_SYNC")}, /*GMAC47_GMAC_PCS_CONFIG2_FORCE_SYNC*/
                {  1,   0,   3 STR_DSCP("LPBK_ENABLE")}, /*GMAC47_GMAC_PCS_CONFIG2_LPBK_ENABLE*/
                {  1,   0,   1 STR_DSCP("SGMII_ENDIAN_MODE_CFG")}, /*GMAC47_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG*/
                {  1,   0,   2 STR_DSCP("SGMII_NIBBLE_REPEAT_CFG")}, /*GMAC47_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG*/
                {  1,   0,   0 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*GMAC47_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE*/
};
static fields_t gmac47_gmac_prbs_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*GMAC47_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_RST")}, /*GMAC47_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
};
static fields_t gmac47_gmac_prbs_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("PRBS_ERR_CNT_HIGH")}, /*GMAC47_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH*/
};
static fields_t gmac47_gmac_8_b10b_err_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CODE_ERR_CNT")}, /*GMAC47_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT*/
};
static fields_t gmac47_gmac_pcs_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SIGNAL_DETECT")}, /*GMAC47_GMAC_PCS_STATUS_SIGNAL_DETECT*/
                {  1,   0,   1 STR_DSCP("SYNC_STATUS")}, /*GMAC47_GMAC_PCS_STATUS_SYNC_STATUS*/
};
static fields_t gmac47_gmac_pcs_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("GMII_RX_SOFT_RST")}, /*GMAC47_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST*/
                {  1,   0,   3 STR_DSCP("GMII_TX_SOFT_RST")}, /*GMAC47_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_RX_SOFT_RST")}, /*GMAC47_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_TX_SOFT_RST")}, /*GMAC47_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST*/
};
static fields_t gmac47_gmac_clk_divider_reg_field[] = {
                {  2,   0,   1 STR_DSCP("CLK_DIVIDER")}, /*GMAC47_GMAC_CLK_DIVIDER_CLK_DIVIDER*/
                {  1,   0,   0 STR_DSCP("RST_CLK_DIVIDER")}, /*GMAC47_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER*/
};
static fields_t gmac47_gmac_oam_test_master_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("NON_OAM_DISCARD")}, /*GMAC47_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD*/
                {  1,   0,   0 STR_DSCP("OAM_TEST_EN")}, /*GMAC47_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN*/
};
static fields_t gmac47_gmac_oam_test_slave_cfg_reg_field[] = {
                {  1,   0,   0 STR_DSCP("REMOTE_LOOPBACK_EN")}, /*GMAC47_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN*/
};
static fields_t gmac47_gmac_ptp_en_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PTP_EN")}, /*GMAC47_GMAC_PTP_EN_PTP_EN*/
                {  1,   0,   0 STR_DSCP("TX_PTP_ERROR_EN")}, /*GMAC47_GMAC_PTP_EN_TX_PTP_ERROR_EN*/
};
static fields_t gmac47_gmac_ptp_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*GMAC47_GMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*GMAC47_GMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*GMAC47_GMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*GMAC47_GMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};

static fields_t hash_ds_ctl_lookup_ctl_reg_field[] = {
                {  3,   3,  16 STR_DSCP("IPV4_MCAST_BITS_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV4_MCAST_BITS_NUM*/
                {  7,   3,   0 STR_DSCP("IPV4_MCAST_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV4_MCAST_TABLE_BASE*/
                {  3,   2,  16 STR_DSCP("IPV4_UCAST_BITS_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_BITS_NUM*/
                {  3,   6,  16 STR_DSCP("IPV4_UCAST_RPF_BIT_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_RPF_BIT_NUM*/
                {  7,   6,   0 STR_DSCP("IPV4_UCAST_RPF_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_RPF_TABLE_BASE*/
                {  7,   2,   0 STR_DSCP("IPV4_UCAST_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_TABLE_BASE*/
                {  3,   5,  16 STR_DSCP("IPV6_MCAST_BITS_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV6_MCAST_BITS_NUM*/
                {  7,   5,   0 STR_DSCP("IPV6_MCAST_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV6_MCAST_TABLE_BASE*/
                {  3,   4,  16 STR_DSCP("IPV6_UCAST_BITS_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_BITS_NUM*/
                {  3,   7,  16 STR_DSCP("IPV6_UCAST_RPF_BIT_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_RPF_BIT_NUM*/
                {  7,   7,   0 STR_DSCP("IPV6_UCAST_RPF_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_RPF_TABLE_BASE*/
                {  7,   4,   0 STR_DSCP("IPV6_UCAST_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_TABLE_BASE*/
                {  3,   0,  16 STR_DSCP("MAC_DA_BITS_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_MAC_DA_BITS_NUM*/
                {  7,   0,   0 STR_DSCP("MAC_DA_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_MAC_DA_TABLE_BASE*/
                {  3,   1,  16 STR_DSCP("MAC_SA_BITS_NUM")}, /*HASH_DS_CTL_LOOKUP_CTL_MAC_SA_BITS_NUM*/
                {  7,   1,   0 STR_DSCP("MAC_SA_TABLE_BASE")}, /*HASH_DS_CTL_LOOKUP_CTL_MAC_SA_TABLE_BASE*/
};

static fields_t hash_ds_ctl_interrupt_fatal_reg_field[] = {
                { 10,   1,   0 STR_DSCP("MASK_RESET")}, /*HASH_DS_CTL_INTERRUPT_FATAL_MASK_RESET*/
                { 10,   0,   0 STR_DSCP("MASK_SET")}, /*HASH_DS_CTL_INTERRUPT_FATAL_MASK_SET*/
                { 10,   3,   0 STR_DSCP("VALUE_RESET")}, /*HASH_DS_CTL_INTERRUPT_FATAL_VALUE_RESET*/
                { 10,   2,   0 STR_DSCP("VALUE_SET")}, /*HASH_DS_CTL_INTERRUPT_FATAL_VALUE_SET*/
};

static fields_t hash_ds_ctl_parity_record_reg_field[] = {
                {  1,   1,  24 STR_DSCP("HASH_TABLE50K_PARITY_FAIL")}, /*HASH_DS_CTL_PARITY_RECORD_HASH_TABLE50K_PARITY_FAIL*/
                { 16,   1,   0 STR_DSCP("HASH_TABLE50K_PARITY_FAIL_ADDR")}, /*HASH_DS_CTL_PARITY_RECORD_HASH_TABLE50K_PARITY_FAIL_ADDR*/
                {  1,   0,  24 STR_DSCP("HASH_TABLE98K_PARITY_FAIL")}, /*HASH_DS_CTL_PARITY_RECORD_HASH_TABLE98K_PARITY_FAIL*/
                { 17,   0,   0 STR_DSCP("HASH_TABLE98K_PARITY_FAIL_ADDR")}, /*HASH_DS_CTL_PARITY_RECORD_HASH_TABLE98K_PARITY_FAIL_ADDR*/
};

static fields_t hash_ds_ctl_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("FR_TB_INFO_RD_CNT")}, /*HASH_DS_CTL_STATS_FR_TB_INFO_RD_CNT*/
                {  4,   0,   8 STR_DSCP("FR_TCAM_ARB_EXT_KEY_CNT")}, /*HASH_DS_CTL_STATS_FR_TCAM_ARB_EXT_KEY_CNT*/
                {  4,   0,   0 STR_DSCP("FR_TCAM_ARB_INT_KEY_CNT")}, /*HASH_DS_CTL_STATS_FR_TCAM_ARB_INT_KEY_CNT*/
                {  4,   1,   8 STR_DSCP("TO_TB_INFO_RD_VALID_CNT")}, /*HASH_DS_CTL_STATS_TO_TB_INFO_RD_VALID_CNT*/
                {  4,   0,  24 STR_DSCP("TO_TCAM_ARB_EXT_INDEX_CNT")}, /*HASH_DS_CTL_STATS_TO_TCAM_ARB_EXT_INDEX_CNT*/
                {  4,   0,  16 STR_DSCP("TO_TCAM_ARB_INT_INDEX_CNT")}, /*HASH_DS_CTL_STATS_TO_TCAM_ARB_INT_INDEX_CNT*/
};

static fields_t hash_ds_ctl_init_ctl_reg_field[] = {
                {  1,   3,   0 STR_DSCP("HASH_TAB_INIT_DONE")}, /*HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_DONE*/
                { 17,   1,   0 STR_DSCP("HASH_TAB_INIT_END_ADDR")}, /*HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_END_ADDR*/
                {  1,   2,   0 STR_DSCP("HASH_TAB_INIT_EN")}, /*HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_EN*/
                { 17,   0,   0 STR_DSCP("HASH_TAB_INIT_START_ADDR")}, /*HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_START_ADDR*/
};

static fields_t hash_ds_ctl_misc_ctl_reg_field[] = {
                {  1,   1,   0 STR_DSCP("HASH_TAB_INIT_VALUE_SEL")}, /*HASH_DS_CTL_MISC_CTL_HASH_TAB_INIT_VALUE_SEL*/
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*HASH_DS_CTL_MISC_CTL_PARITY_ENABLE*/
};

static fields_t hash_ds_ctl_cpu_key_req_reg_field[] = {
                { 32,   5,   0 STR_DSCP("CPU_IP31_TO0")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_IP31_TO0*/
                { 32,   4,   0 STR_DSCP("CPU_IP63_TO32")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_IP63_TO32*/
                { 32,   3,   0 STR_DSCP("CPU_IP95_TO64")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_IP95_TO64*/
                { 32,   2,   0 STR_DSCP("CPU_IP127_TO96")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_IP127_TO96*/
                {  1,   0,   0 STR_DSCP("CPU_KEY_REQ_DEL")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_DEL*/
                {  1,   0,   8 STR_DSCP("CPU_KEY_REQ_LU")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_LU*/
                {  1,   0,  31 STR_DSCP("CPU_KEY_REQ_VALID")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_VALID*/
                {  1,   0,  16 STR_DSCP("CPU_KEY_REQ_WR")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_WR*/
                {  3,   1,  16 STR_DSCP("CPU_KEY_TYPE")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_TYPE*/
                { 16,   1,   0 STR_DSCP("CPU_VRF_ID")}, /*HASH_DS_CTL_CPU_KEY_REQ_CPU_VRF_ID*/
};

static fields_t hash_ds_ctl_cpu_key_status_reg_field[] = {
                {  1,   0,  31 STR_DSCP("CPU_KEY_HIT")}, /*HASH_DS_CTL_CPU_KEY_STATUS_CPU_KEY_HIT*/
                { 17,   0,   0 STR_DSCP("CPU_LU_INDEX")}, /*HASH_DS_CTL_CPU_KEY_STATUS_CPU_LU_INDEX*/
};

static fields_t sup_if_control_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_PARITY_CHECK_EN")}, /*SUP_IF_CONTROL_CFG_PARITY_CHECK_EN*/
};

static fields_t sup_if_parity_error_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CFG_PARITY_ERROR_COUNT")}, /*SUP_IF_PARITY_ERROR_CFG_PARITY_ERROR_COUNT*/
};

static fields_t device_id_reg_field[] = {
                {  8,   0,   8 STR_DSCP("DEVICE_ID_CORE")}, /*DEVICE_ID_DEVICE_ID_CORE*/
                {  4,   0,   0 STR_DSCP("DEVICE_REV_CORE")}, /*DEVICE_ID_DEVICE_REV_CORE*/
};

static fields_t pll_lock_out_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CORE_PLL_LOCK")}, /*PLL_LOCK_OUT_CORE_PLL_LOCK*/
                {  1,   0,  12 STR_DSCP("IF4G_PLL_LOCK")}, /*PLL_LOCK_OUT_IF4G_PLL_LOCK*/
                {  1,   0,  16 STR_DSCP("IF6G_PLL_LOCK")}, /*PLL_LOCK_OUT_IF6G_PLL_LOCK*/
                {  1,   0,   8 STR_DSCP("QDR_PLL_LOCK")}, /*PLL_LOCK_OUT_QDR_PLL_LOCK*/
                {  1,   0,   4 STR_DSCP("TCAM_PLL_LOCK")}, /*PLL_LOCK_OUT_TCAM_PLL_LOCK*/
};

static fields_t pll_lock_dbg_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MON_CORE_PLL_LOCK_ERR_CNT")}, /*PLL_LOCK_DBG_MON_CORE_PLL_LOCK_ERR_CNT*/
                {  8,   1,   0 STR_DSCP("MON_IF4G_PLL_LOCK_ERR_CNT")}, /*PLL_LOCK_DBG_MON_IF4G_PLL_LOCK_ERR_CNT*/
                {  8,   1,   8 STR_DSCP("MON_IF6G_PLL_LOCK_ERR_CNT")}, /*PLL_LOCK_DBG_MON_IF6G_PLL_LOCK_ERR_CNT*/
                {  8,   0,  16 STR_DSCP("MON_QDR_PLL_LOCK_ERR_CNT")}, /*PLL_LOCK_DBG_MON_QDR_PLL_LOCK_ERR_CNT*/
                {  8,   0,   8 STR_DSCP("MON_TCAM_PLL_LOCK_ERR_CNT")}, /*PLL_LOCK_DBG_MON_TCAM_PLL_LOCK_ERR_CNT*/
};

static fields_t reset_int_related_reg_field[] = {
                {  1,   3,  28 STR_DSCP("RESET_SUPE_LOOP")}, /*RESET_INT_RELATED_RESET_SUPE_LOOP*/
                {  1,   4,   6 STR_DSCP("RESET_SUPQ_MGR")}, /*RESET_INT_RELATED_RESET_SUPQ_MGR*/
                {  1,   3,  27 STR_DSCP("RESET_SUP_BUF_RETRV")}, /*RESET_INT_RELATED_RESET_SUP_BUF_RETRV*/
                {  1,   3,  26 STR_DSCP("RESET_SUP_BUF_STORE")}, /*RESET_INT_RELATED_RESET_SUP_BUF_STORE*/
                {  1,   3,  24 STR_DSCP("RESET_SUP_CPU_MAC")}, /*RESET_INT_RELATED_RESET_SUP_CPU_MAC*/
                {  1,   3,  29 STR_DSCP("RESET_SUP_EPE")}, /*RESET_INT_RELATED_RESET_SUP_EPE*/
                {  1,   4,  15 STR_DSCP("RESET_SUP_EXT_DDR_CTL")}, /*RESET_INT_RELATED_RESET_SUP_EXT_DDR_CTL*/
                {  1,   3,  30 STR_DSCP("RESET_SUP_FABRIC_INTERFACE")}, /*RESET_INT_RELATED_RESET_SUP_FABRIC_INTERFACE*/
                {  1,   0,   0 STR_DSCP("RESET_SUP_GMAC0")}, /*RESET_INT_RELATED_RESET_SUP_GMAC0*/
                {  1,   0,   2 STR_DSCP("RESET_SUP_GMAC1")}, /*RESET_INT_RELATED_RESET_SUP_GMAC1*/
                {  1,   0,   4 STR_DSCP("RESET_SUP_GMAC2")}, /*RESET_INT_RELATED_RESET_SUP_GMAC2*/
                {  1,   0,   6 STR_DSCP("RESET_SUP_GMAC3")}, /*RESET_INT_RELATED_RESET_SUP_GMAC3*/
                {  1,   0,   8 STR_DSCP("RESET_SUP_GMAC4")}, /*RESET_INT_RELATED_RESET_SUP_GMAC4*/
                {  1,   0,  10 STR_DSCP("RESET_SUP_GMAC5")}, /*RESET_INT_RELATED_RESET_SUP_GMAC5*/
                {  1,   0,  12 STR_DSCP("RESET_SUP_GMAC6")}, /*RESET_INT_RELATED_RESET_SUP_GMAC6*/
                {  1,   0,  14 STR_DSCP("RESET_SUP_GMAC7")}, /*RESET_INT_RELATED_RESET_SUP_GMAC7*/
                {  1,   0,  16 STR_DSCP("RESET_SUP_GMAC8")}, /*RESET_INT_RELATED_RESET_SUP_GMAC8*/
                {  1,   0,  18 STR_DSCP("RESET_SUP_GMAC9")}, /*RESET_INT_RELATED_RESET_SUP_GMAC9*/
                {  1,   0,  20 STR_DSCP("RESET_SUP_GMAC10")}, /*RESET_INT_RELATED_RESET_SUP_GMAC10*/
                {  1,   0,  22 STR_DSCP("RESET_SUP_GMAC11")}, /*RESET_INT_RELATED_RESET_SUP_GMAC11*/
                {  1,   0,  24 STR_DSCP("RESET_SUP_GMAC12")}, /*RESET_INT_RELATED_RESET_SUP_GMAC12*/
                {  1,   0,  26 STR_DSCP("RESET_SUP_GMAC13")}, /*RESET_INT_RELATED_RESET_SUP_GMAC13*/
                {  1,   0,  28 STR_DSCP("RESET_SUP_GMAC14")}, /*RESET_INT_RELATED_RESET_SUP_GMAC14*/
                {  1,   0,  30 STR_DSCP("RESET_SUP_GMAC15")}, /*RESET_INT_RELATED_RESET_SUP_GMAC15*/
                {  1,   1,   0 STR_DSCP("RESET_SUP_GMAC16")}, /*RESET_INT_RELATED_RESET_SUP_GMAC16*/
                {  1,   1,   2 STR_DSCP("RESET_SUP_GMAC17")}, /*RESET_INT_RELATED_RESET_SUP_GMAC17*/
                {  1,   1,   4 STR_DSCP("RESET_SUP_GMAC18")}, /*RESET_INT_RELATED_RESET_SUP_GMAC18*/
                {  1,   1,   6 STR_DSCP("RESET_SUP_GMAC19")}, /*RESET_INT_RELATED_RESET_SUP_GMAC19*/
                {  1,   1,   8 STR_DSCP("RESET_SUP_GMAC20")}, /*RESET_INT_RELATED_RESET_SUP_GMAC20*/
                {  1,   1,  10 STR_DSCP("RESET_SUP_GMAC21")}, /*RESET_INT_RELATED_RESET_SUP_GMAC21*/
                {  1,   1,  12 STR_DSCP("RESET_SUP_GMAC22")}, /*RESET_INT_RELATED_RESET_SUP_GMAC22*/
                {  1,   1,  14 STR_DSCP("RESET_SUP_GMAC23")}, /*RESET_INT_RELATED_RESET_SUP_GMAC23*/
                {  1,   1,  16 STR_DSCP("RESET_SUP_GMAC24")}, /*RESET_INT_RELATED_RESET_SUP_GMAC24*/
                {  1,   1,  18 STR_DSCP("RESET_SUP_GMAC25")}, /*RESET_INT_RELATED_RESET_SUP_GMAC25*/
                {  1,   1,  20 STR_DSCP("RESET_SUP_GMAC26")}, /*RESET_INT_RELATED_RESET_SUP_GMAC26*/
                {  1,   1,  22 STR_DSCP("RESET_SUP_GMAC27")}, /*RESET_INT_RELATED_RESET_SUP_GMAC27*/
                {  1,   1,  24 STR_DSCP("RESET_SUP_GMAC28")}, /*RESET_INT_RELATED_RESET_SUP_GMAC28*/
                {  1,   1,  26 STR_DSCP("RESET_SUP_GMAC29")}, /*RESET_INT_RELATED_RESET_SUP_GMAC29*/
                {  1,   1,  28 STR_DSCP("RESET_SUP_GMAC30")}, /*RESET_INT_RELATED_RESET_SUP_GMAC30*/
                {  1,   1,  30 STR_DSCP("RESET_SUP_GMAC31")}, /*RESET_INT_RELATED_RESET_SUP_GMAC31*/
                {  1,   2,   0 STR_DSCP("RESET_SUP_GMAC32")}, /*RESET_INT_RELATED_RESET_SUP_GMAC32*/
                {  1,   2,   2 STR_DSCP("RESET_SUP_GMAC33")}, /*RESET_INT_RELATED_RESET_SUP_GMAC33*/
                {  1,   2,   4 STR_DSCP("RESET_SUP_GMAC34")}, /*RESET_INT_RELATED_RESET_SUP_GMAC34*/
                {  1,   2,   6 STR_DSCP("RESET_SUP_GMAC35")}, /*RESET_INT_RELATED_RESET_SUP_GMAC35*/
                {  1,   2,   8 STR_DSCP("RESET_SUP_GMAC36")}, /*RESET_INT_RELATED_RESET_SUP_GMAC36*/
                {  1,   2,  10 STR_DSCP("RESET_SUP_GMAC37")}, /*RESET_INT_RELATED_RESET_SUP_GMAC37*/
                {  1,   2,  12 STR_DSCP("RESET_SUP_GMAC38")}, /*RESET_INT_RELATED_RESET_SUP_GMAC38*/
                {  1,   2,  14 STR_DSCP("RESET_SUP_GMAC39")}, /*RESET_INT_RELATED_RESET_SUP_GMAC39*/
                {  1,   2,  16 STR_DSCP("RESET_SUP_GMAC40")}, /*RESET_INT_RELATED_RESET_SUP_GMAC40*/
                {  1,   2,  18 STR_DSCP("RESET_SUP_GMAC41")}, /*RESET_INT_RELATED_RESET_SUP_GMAC41*/
                {  1,   2,  20 STR_DSCP("RESET_SUP_GMAC42")}, /*RESET_INT_RELATED_RESET_SUP_GMAC42*/
                {  1,   2,  22 STR_DSCP("RESET_SUP_GMAC43")}, /*RESET_INT_RELATED_RESET_SUP_GMAC43*/
                {  1,   2,  24 STR_DSCP("RESET_SUP_GMAC44")}, /*RESET_INT_RELATED_RESET_SUP_GMAC44*/
                {  1,   2,  26 STR_DSCP("RESET_SUP_GMAC45")}, /*RESET_INT_RELATED_RESET_SUP_GMAC45*/
                {  1,   2,  28 STR_DSCP("RESET_SUP_GMAC46")}, /*RESET_INT_RELATED_RESET_SUP_GMAC46*/
                {  1,   2,  30 STR_DSCP("RESET_SUP_GMAC47")}, /*RESET_INT_RELATED_RESET_SUP_GMAC47*/
                {  1,   0,   1 STR_DSCP("RESET_SUP_GMAC_REG0")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG0*/
                {  1,   0,   3 STR_DSCP("RESET_SUP_GMAC_REG1")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG1*/
                {  1,   0,   5 STR_DSCP("RESET_SUP_GMAC_REG2")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG2*/
                {  1,   0,   7 STR_DSCP("RESET_SUP_GMAC_REG3")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG3*/
                {  1,   0,   9 STR_DSCP("RESET_SUP_GMAC_REG4")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG4*/
                {  1,   0,  11 STR_DSCP("RESET_SUP_GMAC_REG5")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG5*/
                {  1,   0,  13 STR_DSCP("RESET_SUP_GMAC_REG6")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG6*/
                {  1,   0,  15 STR_DSCP("RESET_SUP_GMAC_REG7")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG7*/
                {  1,   0,  17 STR_DSCP("RESET_SUP_GMAC_REG8")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG8*/
                {  1,   0,  19 STR_DSCP("RESET_SUP_GMAC_REG9")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG9*/
                {  1,   0,  21 STR_DSCP("RESET_SUP_GMAC_REG10")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG10*/
                {  1,   0,  23 STR_DSCP("RESET_SUP_GMAC_REG11")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG11*/
                {  1,   0,  25 STR_DSCP("RESET_SUP_GMAC_REG12")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG12*/
                {  1,   0,  27 STR_DSCP("RESET_SUP_GMAC_REG13")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG13*/
                {  1,   0,  29 STR_DSCP("RESET_SUP_GMAC_REG14")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG14*/
                {  1,   0,  31 STR_DSCP("RESET_SUP_GMAC_REG15")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG15*/
                {  1,   1,   1 STR_DSCP("RESET_SUP_GMAC_REG16")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG16*/
                {  1,   1,   3 STR_DSCP("RESET_SUP_GMAC_REG17")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG17*/
                {  1,   1,   5 STR_DSCP("RESET_SUP_GMAC_REG18")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG18*/
                {  1,   1,   7 STR_DSCP("RESET_SUP_GMAC_REG19")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG19*/
                {  1,   1,   9 STR_DSCP("RESET_SUP_GMAC_REG20")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG20*/
                {  1,   1,  11 STR_DSCP("RESET_SUP_GMAC_REG21")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG21*/
                {  1,   1,  13 STR_DSCP("RESET_SUP_GMAC_REG22")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG22*/
                {  1,   1,  15 STR_DSCP("RESET_SUP_GMAC_REG23")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG23*/
                {  1,   1,  17 STR_DSCP("RESET_SUP_GMAC_REG24")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG24*/
                {  1,   1,  19 STR_DSCP("RESET_SUP_GMAC_REG25")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG25*/
                {  1,   1,  21 STR_DSCP("RESET_SUP_GMAC_REG26")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG26*/
                {  1,   1,  23 STR_DSCP("RESET_SUP_GMAC_REG27")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG27*/
                {  1,   1,  25 STR_DSCP("RESET_SUP_GMAC_REG28")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG28*/
                {  1,   1,  27 STR_DSCP("RESET_SUP_GMAC_REG29")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG29*/
                {  1,   1,  29 STR_DSCP("RESET_SUP_GMAC_REG30")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG30*/
                {  1,   1,  31 STR_DSCP("RESET_SUP_GMAC_REG31")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG31*/
                {  1,   2,   1 STR_DSCP("RESET_SUP_GMAC_REG32")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG32*/
                {  1,   2,   3 STR_DSCP("RESET_SUP_GMAC_REG33")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG33*/
                {  1,   2,   5 STR_DSCP("RESET_SUP_GMAC_REG34")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG34*/
                {  1,   2,   7 STR_DSCP("RESET_SUP_GMAC_REG35")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG35*/
                {  1,   2,   9 STR_DSCP("RESET_SUP_GMAC_REG36")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG36*/
                {  1,   2,  11 STR_DSCP("RESET_SUP_GMAC_REG37")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG37*/
                {  1,   2,  13 STR_DSCP("RESET_SUP_GMAC_REG38")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG38*/
                {  1,   2,  15 STR_DSCP("RESET_SUP_GMAC_REG39")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG39*/
                {  1,   2,  17 STR_DSCP("RESET_SUP_GMAC_REG40")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG40*/
                {  1,   2,  19 STR_DSCP("RESET_SUP_GMAC_REG41")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG41*/
                {  1,   2,  21 STR_DSCP("RESET_SUP_GMAC_REG42")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG42*/
                {  1,   2,  23 STR_DSCP("RESET_SUP_GMAC_REG43")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG43*/
                {  1,   2,  25 STR_DSCP("RESET_SUP_GMAC_REG44")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG44*/
                {  1,   2,  27 STR_DSCP("RESET_SUP_GMAC_REG45")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG45*/
                {  1,   2,  29 STR_DSCP("RESET_SUP_GMAC_REG46")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG46*/
                {  1,   2,  31 STR_DSCP("RESET_SUP_GMAC_REG47")}, /*RESET_INT_RELATED_RESET_SUP_GMAC_REG47*/
                {  1,   4,  19 STR_DSCP("RESET_SUP_HASH_CTL")}, /*RESET_INT_RELATED_RESET_SUP_HASH_CTL*/
                {  1,   3,  31 STR_DSCP("RESET_SUP_IPE")}, /*RESET_INT_RELATED_RESET_SUP_IPE*/
                {  1,   4,   0 STR_DSCP("RESET_SUP_MAC_MUX")}, /*RESET_INT_RELATED_RESET_SUP_MAC_MUX*/
                {  1,   4,   1 STR_DSCP("RESET_SUP_MET_FIFO")}, /*RESET_INT_RELATED_RESET_SUP_MET_FIFO*/
                {  1,   3,  12 STR_DSCP("RESET_SUP_MUX_AGG0")}, /*RESET_INT_RELATED_RESET_SUP_MUX_AGG0*/
                {  1,   3,  13 STR_DSCP("RESET_SUP_MUX_AGG1")}, /*RESET_INT_RELATED_RESET_SUP_MUX_AGG1*/
                {  1,   3,  14 STR_DSCP("RESET_SUP_MUX_AGG2")}, /*RESET_INT_RELATED_RESET_SUP_MUX_AGG2*/
                {  1,   3,  15 STR_DSCP("RESET_SUP_MUX_AGG3")}, /*RESET_INT_RELATED_RESET_SUP_MUX_AGG3*/
                {  1,   4,   2 STR_DSCP("RESET_SUP_NET_RX")}, /*RESET_INT_RELATED_RESET_SUP_NET_RX*/
                {  1,   4,   3 STR_DSCP("RESET_SUP_NET_TX")}, /*RESET_INT_RELATED_RESET_SUP_NET_TX*/
                {  1,   3,  25 STR_DSCP("RESET_SUP_OAM")}, /*RESET_INT_RELATED_RESET_SUP_OAM*/
                {  1,   4,   4 STR_DSCP("RESET_SUP_PARSER")}, /*RESET_INT_RELATED_RESET_SUP_PARSER*/
                {  1,   4,  17 STR_DSCP("RESET_SUP_PB_CTL")}, /*RESET_INT_RELATED_RESET_SUP_PB_CTL*/
                {  1,   4,   5 STR_DSCP("RESET_SUP_POLICING")}, /*RESET_INT_RELATED_RESET_SUP_POLICING*/
                {  1,   4,  18 STR_DSCP("RESET_SUP_PTP_ENGINE")}, /*RESET_INT_RELATED_RESET_SUP_PTP_ENGINE*/
                {  1,   4,  12 STR_DSCP("RESET_SUP_QDR_ARB")}, /*RESET_INT_RELATED_RESET_SUP_QDR_ARB*/
                {  1,   4,  16 STR_DSCP("RESET_SUP_QDR_CTL")}, /*RESET_INT_RELATED_RESET_SUP_QDR_CTL*/
                {  1,   3,   0 STR_DSCP("RESET_SUP_QUAD_MAC_APP0")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP0*/
                {  1,   3,   1 STR_DSCP("RESET_SUP_QUAD_MAC_APP1")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP1*/
                {  1,   3,   2 STR_DSCP("RESET_SUP_QUAD_MAC_APP2")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP2*/
                {  1,   3,   3 STR_DSCP("RESET_SUP_QUAD_MAC_APP3")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP3*/
                {  1,   3,   4 STR_DSCP("RESET_SUP_QUAD_MAC_APP4")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP4*/
                {  1,   3,   5 STR_DSCP("RESET_SUP_QUAD_MAC_APP5")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP5*/
                {  1,   3,   6 STR_DSCP("RESET_SUP_QUAD_MAC_APP6")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP6*/
                {  1,   3,   7 STR_DSCP("RESET_SUP_QUAD_MAC_APP7")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP7*/
                {  1,   3,   8 STR_DSCP("RESET_SUP_QUAD_MAC_APP8")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP8*/
                {  1,   3,   9 STR_DSCP("RESET_SUP_QUAD_MAC_APP9")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP9*/
                {  1,   3,  10 STR_DSCP("RESET_SUP_QUAD_MAC_APP10")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP10*/
                {  1,   3,  11 STR_DSCP("RESET_SUP_QUAD_MAC_APP11")}, /*RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP11*/
                {  1,   4,  25 STR_DSCP("RESET_SUP_REG_DECODE_BSR_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_BSR_GRP*/
                {  1,   4,  20 STR_DSCP("RESET_SUP_REG_DECODE_CORE")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_CORE*/
                {  1,   4,  22 STR_DSCP("RESET_SUP_REG_DECODE_FABRIC_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_FABRIC_GRP*/
                {  1,   4,  24 STR_DSCP("RESET_SUP_REG_DECODE_GMAC_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_GMAC_GRP*/
                {  1,   4,  27 STR_DSCP("RESET_SUP_REG_DECODE_IPE_EPE_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_IPE_EPE_GRP*/
                {  1,   4,  23 STR_DSCP("RESET_SUP_REG_DECODE_NET_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_NET_GRP*/
                {  1,   4,  26 STR_DSCP("RESET_SUP_REG_DECODE_SHARE_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_SHARE_GRP*/
                {  1,   4,  21 STR_DSCP("RESET_SUP_REG_DECODE_XGMAC_GRP")}, /*RESET_INT_RELATED_RESET_SUP_REG_DECODE_XGMAC_GRP*/
                {  1,   3,  20 STR_DSCP("RESET_SUP_SG_MAC0")}, /*RESET_INT_RELATED_RESET_SUP_SG_MAC0*/
                {  1,   3,  21 STR_DSCP("RESET_SUP_SG_MAC1")}, /*RESET_INT_RELATED_RESET_SUP_SG_MAC1*/
                {  1,   3,  22 STR_DSCP("RESET_SUP_SG_MAC2")}, /*RESET_INT_RELATED_RESET_SUP_SG_MAC2*/
                {  1,   3,  23 STR_DSCP("RESET_SUP_SG_MAC3")}, /*RESET_INT_RELATED_RESET_SUP_SG_MAC3*/
                {  1,   4,   9 STR_DSCP("RESET_SUP_SHARED_DS")}, /*RESET_INT_RELATED_RESET_SUP_SHARED_DS*/
                {  1,   4,   7 STR_DSCP("RESET_SUP_STATISTICS")}, /*RESET_INT_RELATED_RESET_SUP_STATISTICS*/
                {  1,   4,   8 STR_DSCP("RESET_SUP_STP_STATE")}, /*RESET_INT_RELATED_RESET_SUP_STP_STATE*/
                {  1,   4,  11 STR_DSCP("RESET_SUP_TB_INFO_ARB")}, /*RESET_INT_RELATED_RESET_SUP_TB_INFO_ARB*/
                {  1,   4,  10 STR_DSCP("RESET_SUP_TCAM_ARB")}, /*RESET_INT_RELATED_RESET_SUP_TCAM_ARB*/
                {  1,   4,  14 STR_DSCP("RESET_SUP_TCAM_CTL_EXT")}, /*RESET_INT_RELATED_RESET_SUP_TCAM_CTL_EXT*/
                {  1,   4,  13 STR_DSCP("RESET_SUP_TCAM_CTL_INT")}, /*RESET_INT_RELATED_RESET_SUP_TCAM_CTL_INT*/
                {  1,   3,  16 STR_DSCP("RESET_SUP_XGMAC0")}, /*RESET_INT_RELATED_RESET_SUP_XGMAC0*/
                {  1,   3,  17 STR_DSCP("RESET_SUP_XGMAC1")}, /*RESET_INT_RELATED_RESET_SUP_XGMAC1*/
                {  1,   3,  18 STR_DSCP("RESET_SUP_XGMAC2")}, /*RESET_INT_RELATED_RESET_SUP_XGMAC2*/
                {  1,   3,  19 STR_DSCP("RESET_SUP_XGMAC3")}, /*RESET_INT_RELATED_RESET_SUP_XGMAC3*/
};

static fields_t fatal_intr0_value_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR0_VALUE_SET")}, /*FATAL_INTR0_VALUE_SET_FATAL_INTR0_VALUE_SET*/
};

static fields_t fatal_intr0_value_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR0_VALUE_RESET")}, /*FATAL_INTR0_VALUE_RESET_FATAL_INTR0_VALUE_RESET*/
};

static fields_t fatal_intr0_mask_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR0_MASK_SET")}, /*FATAL_INTR0_MASK_SET_FATAL_INTR0_MASK_SET*/
};

static fields_t fatal_intr0_mask_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR0_MASK_RESET")}, /*FATAL_INTR0_MASK_RESET_FATAL_INTR0_MASK_RESET*/
};

static fields_t fatal_intr1_value_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR1_VALUE_SET")}, /*FATAL_INTR1_VALUE_SET_FATAL_INTR1_VALUE_SET*/
};

static fields_t fatal_intr1_value_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR1_VALUE_RESET")}, /*FATAL_INTR1_VALUE_RESET_FATAL_INTR1_VALUE_RESET*/
};

static fields_t fatal_intr1_mask_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR1_MASK_SET")}, /*FATAL_INTR1_MASK_SET_FATAL_INTR1_MASK_SET*/
};

static fields_t fatal_intr1_mask_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR1_MASK_RESET")}, /*FATAL_INTR1_MASK_RESET_FATAL_INTR1_MASK_RESET*/
};

static fields_t fatal_intr2_value_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR2_VALUE_SET")}, /*FATAL_INTR2_VALUE_SET_FATAL_INTR2_VALUE_SET*/
};

static fields_t fatal_intr2_value_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR2_VALUE_RESET")}, /*FATAL_INTR2_VALUE_RESET_FATAL_INTR2_VALUE_RESET*/
};

static fields_t fatal_intr2_mask_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR2_MASK_SET")}, /*FATAL_INTR2_MASK_SET_FATAL_INTR2_MASK_SET*/
};

static fields_t fatal_intr2_mask_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR2_MASK_RESET")}, /*FATAL_INTR2_MASK_RESET_FATAL_INTR2_MASK_RESET*/
};

static fields_t fatal_intr3_value_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR3_VALUE_SET")}, /*FATAL_INTR3_VALUE_SET_FATAL_INTR3_VALUE_SET*/
};

static fields_t fatal_intr3_value_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR3_VALUE_RESET")}, /*FATAL_INTR3_VALUE_RESET_FATAL_INTR3_VALUE_RESET*/
};

static fields_t fatal_intr3_mask_set_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR3_MASK_SET")}, /*FATAL_INTR3_MASK_SET_FATAL_INTR3_MASK_SET*/
};

static fields_t fatal_intr3_mask_reset_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FATAL_INTR3_MASK_RESET")}, /*FATAL_INTR3_MASK_RESET_FATAL_INTR3_MASK_RESET*/
};

static fields_t humbersup_normal_intr_value_set_reg_field[] = {
                { 18,   0,   0 STR_DSCP("NORMAL_INTR_VALUE_SET")}, /*HUMBERSUP_NORMAL_INTR_VALUE_SET_NORMAL_INTR_VALUE_SET*/
};

static fields_t humbersup_normal_intr_value_reset_reg_field[] = {
                { 18,   0,   0 STR_DSCP("NORMAL_INTR_VALUE_RESET")}, /*HUMBERSUP_NORMAL_INTR_VALUE_RESET_NORMAL_INTR_VALUE_RESET*/
};

static fields_t humbersup_normal_intr_mask_set_reg_field[] = {
                { 18,   0,   0 STR_DSCP("NORMAL_INTR_MASK_SET")}, /*HUMBERSUP_NORMAL_INTR_MASK_SET_NORMAL_INTR_MASK_SET*/
};

static fields_t humbersup_normal_intr_mask_reset_reg_field[] = {
                { 18,   0,   0 STR_DSCP("NORMAL_INTR_MASK_RESET")}, /*HUMBERSUP_NORMAL_INTR_MASK_RESET_NORMAL_INTR_MASK_RESET*/
};

static fields_t core_pll_control_reg_field[] = {
                {  1,   2,   0 STR_DSCP("CFG_CORE_PLL_BYPASS")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_BYPASS*/
                {  1,   2,   8 STR_DSCP("CFG_CORE_PLL_INTFBK")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_INTFBK*/
                {  9,   3,   8 STR_DSCP("CFG_CORE_PLL_MULT")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_MULT*/
                {  5,   3,  24 STR_DSCP("CFG_CORE_PLL_PRE_DIV")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_PRE_DIV*/
                {  4,   3,   0 STR_DSCP("CFG_CORE_PLL_RANGEA")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_RANGEA*/
                {  4,   3,   4 STR_DSCP("CFG_CORE_PLL_RANGEB")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_RANGEB*/
                {  1,   0,   0 STR_DSCP("CFG_CORE_PLL_RESET")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_CORE_PLL_SLEEP")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_SLEEP*/
                {  1,   1,   0 STR_DSCP("CFG_CORE_PLL_STOP_CLKA")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_STOP_CLKA*/
                {  1,   1,   8 STR_DSCP("CFG_CORE_PLL_STOP_CLKB")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_STOP_CLKB*/
                { 10,   2,  16 STR_DSCP("CFG_CORE_PLL_TUNE")}, /*CORE_PLL_CONTROL_CFG_CORE_PLL_TUNE*/
};

static fields_t hss4g_pll_control_reg_field[] = {
                {  8,   2,   0 STR_DSCP("CFG_HSS4G_PLLC")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLLC*/
                {  6,   2,   8 STR_DSCP("CFG_HSS4G_PLLM")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLLM*/
                {  3,   3,   0 STR_DSCP("CFG_HSS4G_PLLP")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLLP*/
                {  4,   3,   8 STR_DSCP("CFG_HSS4G_PLLV")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLLV*/
                {  1,   1,   0 STR_DSCP("CFG_HSS4G_PLL_BYPASS")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_BYPASS*/
                {  1,   1,  16 STR_DSCP("CFG_HSS4G_PLL_MCENT")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_MCENT*/
                {  4,   2,  16 STR_DSCP("CFG_HSS4G_PLL_N1")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_N1*/
                {  4,   2,  24 STR_DSCP("CFG_HSS4G_PLL_N2")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_N2*/
                {  1,   1,  12 STR_DSCP("CFG_HSS4G_PLL_OUT_EN_DIF")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_OUT_EN_DIF*/
                {  1,   1,   8 STR_DSCP("CFG_HSS4G_PLL_OUT_EN_SE")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_OUT_EN_SE*/
                {  1,   0,   0 STR_DSCP("CFG_HSS4G_PLL_RESET")}, /*HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_RESET*/
};

static fields_t hss6g_pll_control_reg_field[] = {
                {  8,   2,   0 STR_DSCP("CFG_HSS6G_PLLC")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLLC*/
                {  6,   2,   8 STR_DSCP("CFG_HSS6G_PLLM")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLLM*/
                {  3,   3,   0 STR_DSCP("CFG_HSS6G_PLLP")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLLP*/
                {  4,   3,   8 STR_DSCP("CFG_HSS6G_PLLV")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLLV*/
                {  1,   1,   0 STR_DSCP("CFG_HSS6G_PLL_BYPASS")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_BYPASS*/
                {  1,   1,  16 STR_DSCP("CFG_HSS6G_PLL_MCENT")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_MCENT*/
                {  4,   2,  16 STR_DSCP("CFG_HSS6G_PLL_N1")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_N1*/
                {  4,   2,  24 STR_DSCP("CFG_HSS6G_PLL_N2")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_N2*/
                {  1,   1,  12 STR_DSCP("CFG_HSS6G_PLL_OUT_EN_DIF")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_OUT_EN_DIF*/
                {  1,   1,   8 STR_DSCP("CFG_HSS6G_PLL_OUT_EN_SE")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_OUT_EN_SE*/
                {  1,   0,   0 STR_DSCP("CFG_HSS6G_PLL_RESET")}, /*HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_RESET*/
};

static fields_t ddr_pll_control_reg_field[] = {
                {  1,   2,   0 STR_DSCP("CFG_TABLE_PLL_BYPASS")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_BYPASS*/
                {  1,   2,   8 STR_DSCP("CFG_TABLE_PLL_INTFBK")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_INTFBK*/
                {  9,   3,   8 STR_DSCP("CFG_TABLE_PLL_MULT")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_MULT*/
                {  5,   3,  24 STR_DSCP("CFG_TABLE_PLL_PRE_DIV")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_PRE_DIV*/
                {  4,   3,   0 STR_DSCP("CFG_TABLE_PLL_RANGEA")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_RANGEA*/
                {  4,   3,   4 STR_DSCP("CFG_TABLE_PLL_RANGEB")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_RANGEB*/
                {  1,   0,   0 STR_DSCP("CFG_TABLE_PLL_RESET")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_TABLE_PLL_SLEEP")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_SLEEP*/
                {  1,   1,   0 STR_DSCP("CFG_TABLE_PLL_STOP_CLKA")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_STOP_CLKA*/
                {  1,   1,   8 STR_DSCP("CFG_TABLE_PLL_STOP_CLKB")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_STOP_CLKB*/
                { 10,   2,  16 STR_DSCP("CFG_TABLE_PLL_TUNE")}, /*DDR_PLL_CONTROL_CFG_TABLE_PLL_TUNE*/
};

static fields_t tcam_pll_control_reg_field[] = {
                {  1,   2,   0 STR_DSCP("CFG_TCAM_PLL_BYPASS")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_BYPASS*/
                {  1,   2,   8 STR_DSCP("CFG_TCAM_PLL_INTFBK")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_INTFBK*/
                {  9,   3,   8 STR_DSCP("CFG_TCAM_PLL_MULT")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_MULT*/
                {  5,   3,  24 STR_DSCP("CFG_TCAM_PLL_PRE_DIV")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_PRE_DIV*/
                {  4,   3,   0 STR_DSCP("CFG_TCAM_PLL_RANGEA")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_RANGEA*/
                {  4,   3,   4 STR_DSCP("CFG_TCAM_PLL_RANGEB")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_RANGEB*/
                {  1,   0,   0 STR_DSCP("CFG_TCAM_PLL_RESET")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_TCAM_PLL_SLEEP")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_SLEEP*/
                {  1,   1,   0 STR_DSCP("CFG_TCAM_PLL_STOP_CLKA")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_STOP_CLKA*/
                {  1,   1,   8 STR_DSCP("CFG_TCAM_PLL_STOP_CLKB")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_STOP_CLKB*/
                { 10,   2,  16 STR_DSCP("CFG_TCAM_PLL_TUNE")}, /*TCAM_PLL_CONTROL_CFG_TCAM_PLL_TUNE*/
};

static fields_t fabric_syn_clk_control_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_SELECT_CLOCK_FABRIC_SYNC")}, /*FABRIC_SYN_CLK_CONTROL_CFG_SELECT_CLOCK_FABRIC_SYNC*/
};

static fields_t humber_intr_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("HUMBER_INTR_ENABLE")}, /*HUMBER_INTR_ENABLE_HUMBER_INTR_ENABLE*/
};

static fields_t clk_dbg_rst_reg_field[] = {
                {  1,   0,   4 STR_DSCP("CFG_CORE_PLL_CLK_DBG_RST")}, /*CLK_DBG_RST_CFG_CORE_PLL_CLK_DBG_RST*/
                {  1,   0,  16 STR_DSCP("CFG_HSS_CLK_DBG_RST")}, /*CLK_DBG_RST_CFG_HSS_CLK_DBG_RST*/
                {  1,   0,   0 STR_DSCP("CFG_IF_PLL_CLK_DBG_RST")}, /*CLK_DBG_RST_CFG_IF_PLL_CLK_DBG_RST*/
                {  1,   0,   8 STR_DSCP("CFG_QDR_PLL_CLK_DBG_RST")}, /*CLK_DBG_RST_CFG_QDR_PLL_CLK_DBG_RST*/
                {  1,   0,  12 STR_DSCP("CFG_TCAM_PLL_CLK_DBG_RST")}, /*CLK_DBG_RST_CFG_TCAM_PLL_CLK_DBG_RST*/
};

static fields_t hss_access_parameter_reg_field[] = {
                {  8,   0,  24 STR_DSCP("CFG_HSS_RD_OUT_VALID_CYCLES")}, /*HSS_ACCESS_PARAMETER_CFG_HSS_RD_OUT_VALID_CYCLES*/
                {  8,   0,  16 STR_DSCP("CFG_HSS_WR_HOLD_IPW_CYCLES")}, /*HSS_ACCESS_PARAMETER_CFG_HSS_WR_HOLD_IPW_CYCLES*/
                {  8,   0,   8 STR_DSCP("CFG_HSS_WR_PULSE_WIDTH_CYCLES")}, /*HSS_ACCESS_PARAMETER_CFG_HSS_WR_PULSE_WIDTH_CYCLES*/
                {  8,   0,   0 STR_DSCP("CFG_HSS_WR_SETUP_CYCLES")}, /*HSS_ACCESS_PARAMETER_CFG_HSS_WR_SETUP_CYCLES*/
};

static fields_t hss_access_reg_field[] = {
                { 10,   0,   0 STR_DSCP("HSS_ADDR")}, /*HSS_ACCESS_HSS_ADDR*/
                {  1,   0,  24 STR_DSCP("HSS_READ_DATA_VALID")}, /*HSS_ACCESS_HSS_READ_DATA_VALID*/
                {  1,   0,  31 STR_DSCP("HSS_REQ")}, /*HSS_ACCESS_HSS_REQ*/
                {  1,   0,  20 STR_DSCP("HSS_REQ_TYPE")}, /*HSS_ACCESS_HSS_REQ_TYPE*/
                {  1,   0,  16 STR_DSCP("HSS_SEL_RX")}, /*HSS_ACCESS_HSS_SEL_RX*/
};

static fields_t hss_write_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("HSS_WRITE_DATA")}, /*HSS_WRITE_DATA_HSS_WRITE_DATA*/
};

static fields_t hss_read_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("HSS_READ_DATA")}, /*HSS_READ_DATA_HSS_READ_DATA*/
};

static fields_t hss_f0_tx_mon_reg_field[] = {
                {  1,   1,   0 STR_DSCP("MON_F0_TXA_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_F0_TXA_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_F0_TXB_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_F0_TXB_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_F0_TXC_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_F0_TXC_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_F0_TXD_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_F0_TXD_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_F0_TXE_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_F0_TXE_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_F0_TXF_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_F0_TXF_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_F0_TXG_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_F0_TXG_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_F0_TXH_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_F0_TXH_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_F0_TXI_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXI_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_F0_TXI_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXI_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_F0_TXJ_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXJ_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_F0_TXJ_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXJ_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_F0_TXK_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXK_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_F0_TXK_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXK_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_F0_TXL_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXL_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_F0_TXL_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXL_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_F0_TXM_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXM_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_F0_TXM_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXM_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_F0_TXN_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXN_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_F0_TXN_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXN_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_F0_TXO_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXO_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_F0_TXO_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXO_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_F0_TXP_PRBS_ERR")}, /*HSS_F0_TX_MON_MON_F0_TXP_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_F0_TXP_PRBS_SYNC")}, /*HSS_F0_TX_MON_MON_F0_TXP_PRBS_SYNC*/
                {  1,   0,   8 STR_DSCP("MON_F0_TX_HSS_PLL_LOCK")}, /*HSS_F0_TX_MON_MON_F0_TX_HSS_PLL_LOCK*/
                {  1,   0,  16 STR_DSCP("MON_F0_TX_HSS_RESET_OUT")}, /*HSS_F0_TX_MON_MON_F0_TX_HSS_RESET_OUT*/
                {  1,   0,   0 STR_DSCP("SW_IF_F0_TX_HSS_PRT_READY")}, /*HSS_F0_TX_MON_SW_IF_F0_TX_HSS_PRT_READY*/
};

static fields_t hss_f0_rx_mon_reg_field[] = {
                {  1,   1,   0 STR_DSCP("MON_F0_RXA_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_F0_RXA_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_F0_RXB_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_F0_RXB_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_F0_RXC_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_F0_RXC_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_F0_RXD_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_F0_RXD_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_F0_RXE_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_F0_RXE_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_F0_RXF_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_F0_RXF_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_F0_RXG_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_F0_RXG_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_F0_RXH_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_F0_RXH_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_F0_RXI_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXI_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_F0_RXI_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXI_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_F0_RXJ_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXJ_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_F0_RXJ_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXJ_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_F0_RXK_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXK_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_F0_RXK_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXK_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_F0_RXL_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXL_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_F0_RXL_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXL_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_F0_RXM_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXM_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_F0_RXM_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXM_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_F0_RXN_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXN_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_F0_RXN_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXN_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_F0_RXO_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXO_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_F0_RXO_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXO_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_F0_RXP_PRBS_ERR")}, /*HSS_F0_RX_MON_MON_F0_RXP_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_F0_RXP_PRBS_SYNC")}, /*HSS_F0_RX_MON_MON_F0_RXP_PRBS_SYNC*/
                {  1,   0,   8 STR_DSCP("MON_F0_RX_HSS_PLL_LOCK")}, /*HSS_F0_RX_MON_MON_F0_RX_HSS_PLL_LOCK*/
                {  1,   0,  16 STR_DSCP("MON_F0_RX_HSS_RESET_OUT")}, /*HSS_F0_RX_MON_MON_F0_RX_HSS_RESET_OUT*/
                {  1,   0,   0 STR_DSCP("SW_IF_F0_RX_HSS_PRT_READY")}, /*HSS_F0_RX_MON_SW_IF_F0_RX_HSS_PRT_READY*/
};

static fields_t hss_f0_tx_ctl_reg_field[] = {
                {  1,   2,   0 STR_DSCP("CFG_F0_TXA_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXA_PRBS_EN*/
                {  1,   2,   1 STR_DSCP("CFG_F0_TXA_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXA_PRBS_RST*/
                {  1,   3,   0 STR_DSCP("CFG_F0_TXA_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXA_TS*/
                {  1,   2,   2 STR_DSCP("CFG_F0_TXB_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXB_PRBS_EN*/
                {  1,   2,   3 STR_DSCP("CFG_F0_TXB_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXB_PRBS_RST*/
                {  1,   3,   1 STR_DSCP("CFG_F0_TXB_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXB_TS*/
                {  1,   2,   4 STR_DSCP("CFG_F0_TXC_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXC_PRBS_EN*/
                {  1,   2,   5 STR_DSCP("CFG_F0_TXC_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXC_PRBS_RST*/
                {  1,   3,   2 STR_DSCP("CFG_F0_TXC_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXC_TS*/
                {  1,   2,   6 STR_DSCP("CFG_F0_TXD_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXD_PRBS_EN*/
                {  1,   2,   7 STR_DSCP("CFG_F0_TXD_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXD_PRBS_RST*/
                {  1,   3,   3 STR_DSCP("CFG_F0_TXD_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXD_TS*/
                {  1,   2,   8 STR_DSCP("CFG_F0_TXE_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXE_PRBS_EN*/
                {  1,   2,   9 STR_DSCP("CFG_F0_TXE_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXE_PRBS_RST*/
                {  1,   3,   4 STR_DSCP("CFG_F0_TXE_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXE_TS*/
                {  1,   2,  10 STR_DSCP("CFG_F0_TXF_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXF_PRBS_EN*/
                {  1,   2,  11 STR_DSCP("CFG_F0_TXF_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXF_PRBS_RST*/
                {  1,   3,   5 STR_DSCP("CFG_F0_TXF_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXF_TS*/
                {  1,   2,  12 STR_DSCP("CFG_F0_TXG_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXG_PRBS_EN*/
                {  1,   2,  13 STR_DSCP("CFG_F0_TXG_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXG_PRBS_RST*/
                {  1,   3,   6 STR_DSCP("CFG_F0_TXG_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXG_TS*/
                {  1,   2,  14 STR_DSCP("CFG_F0_TXH_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXH_PRBS_EN*/
                {  1,   2,  15 STR_DSCP("CFG_F0_TXH_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXH_PRBS_RST*/
                {  1,   3,   7 STR_DSCP("CFG_F0_TXH_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXH_TS*/
                {  1,   2,  16 STR_DSCP("CFG_F0_TXI_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXI_PRBS_EN*/
                {  1,   2,  17 STR_DSCP("CFG_F0_TXI_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXI_PRBS_RST*/
                {  1,   3,   8 STR_DSCP("CFG_F0_TXI_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXI_TS*/
                {  1,   2,  18 STR_DSCP("CFG_F0_TXJ_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXJ_PRBS_EN*/
                {  1,   2,  19 STR_DSCP("CFG_F0_TXJ_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXJ_PRBS_RST*/
                {  1,   3,   9 STR_DSCP("CFG_F0_TXJ_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXJ_TS*/
                {  1,   2,  20 STR_DSCP("CFG_F0_TXK_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXK_PRBS_EN*/
                {  1,   2,  21 STR_DSCP("CFG_F0_TXK_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXK_PRBS_RST*/
                {  1,   3,  10 STR_DSCP("CFG_F0_TXK_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXK_TS*/
                {  1,   2,  22 STR_DSCP("CFG_F0_TXL_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXL_PRBS_EN*/
                {  1,   2,  23 STR_DSCP("CFG_F0_TXL_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXL_PRBS_RST*/
                {  1,   3,  11 STR_DSCP("CFG_F0_TXL_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXL_TS*/
                {  1,   2,  24 STR_DSCP("CFG_F0_TXM_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXM_PRBS_EN*/
                {  1,   2,  25 STR_DSCP("CFG_F0_TXM_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXM_PRBS_RST*/
                {  1,   3,  12 STR_DSCP("CFG_F0_TXM_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXM_TS*/
                {  1,   2,  26 STR_DSCP("CFG_F0_TXN_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXN_PRBS_EN*/
                {  1,   2,  27 STR_DSCP("CFG_F0_TXN_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXN_PRBS_RST*/
                {  1,   3,  13 STR_DSCP("CFG_F0_TXN_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXN_TS*/
                {  1,   2,  28 STR_DSCP("CFG_F0_TXO_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXO_PRBS_EN*/
                {  1,   2,  29 STR_DSCP("CFG_F0_TXO_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXO_PRBS_RST*/
                {  1,   3,  14 STR_DSCP("CFG_F0_TXO_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXO_TS*/
                {  1,   2,  30 STR_DSCP("CFG_F0_TXP_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TXP_PRBS_EN*/
                {  1,   2,  31 STR_DSCP("CFG_F0_TXP_PRBS_RST")}, /*HSS_F0_TX_CTL_CFG_F0_TXP_PRBS_RST*/
                {  1,   3,  15 STR_DSCP("CFG_F0_TXP_TS")}, /*HSS_F0_TX_CTL_CFG_F0_TXP_TS*/
                {  2,   1,   0 STR_DSCP("CFG_F0_TX_HSS_DIV_SEL")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_DIV_SEL*/
                {  1,   1,   4 STR_DSCP("CFG_F0_TX_HSS_LOF_REQ")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_LOF_REQ*/
                {  1,   1,  28 STR_DSCP("CFG_F0_TX_HSS_PDWN_PLL")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_F0_TX_HSS_PLL_BYP")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_F0_TX_HSS_PRBS_EN")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_F0_TX_HSS_REC_CAL")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_REC_CAL*/
                {  1,   0,   0 STR_DSCP("CFG_F0_TX_HSS_RESET")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_F0_TX_HSS_RESYNC_CLK_IN")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_F0_TX_HSS_RST_CONFIG2")}, /*HSS_F0_TX_CTL_CFG_F0_TX_HSS_RST_CONFIG2*/
};

static fields_t hss_f0_rx_ctl_reg_field[] = {
                {  1,   2,   3 STR_DSCP("CFG_F0_RXA_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXA_DATA_SYNC*/
                {  1,   2,   0 STR_DSCP("CFG_F0_RXA_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXA_PRBS_EN*/
                {  1,   2,   2 STR_DSCP("CFG_F0_RXA_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXA_PRBS_FRC_ERR*/
                {  1,   2,   1 STR_DSCP("CFG_F0_RXA_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXA_PRBS_RST*/
                {  1,   2,   7 STR_DSCP("CFG_F0_RXB_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXB_DATA_SYNC*/
                {  1,   2,   4 STR_DSCP("CFG_F0_RXB_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXB_PRBS_EN*/
                {  1,   2,   6 STR_DSCP("CFG_F0_RXB_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXB_PRBS_FRC_ERR*/
                {  1,   2,   5 STR_DSCP("CFG_F0_RXB_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXB_PRBS_RST*/
                {  1,   2,  11 STR_DSCP("CFG_F0_RXC_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXC_DATA_SYNC*/
                {  1,   2,   8 STR_DSCP("CFG_F0_RXC_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXC_PRBS_EN*/
                {  1,   2,  10 STR_DSCP("CFG_F0_RXC_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXC_PRBS_FRC_ERR*/
                {  1,   2,   9 STR_DSCP("CFG_F0_RXC_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXC_PRBS_RST*/
                {  1,   2,  15 STR_DSCP("CFG_F0_RXD_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXD_DATA_SYNC*/
                {  1,   2,  12 STR_DSCP("CFG_F0_RXD_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXD_PRBS_EN*/
                {  1,   2,  14 STR_DSCP("CFG_F0_RXD_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXD_PRBS_FRC_ERR*/
                {  1,   2,  13 STR_DSCP("CFG_F0_RXD_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXD_PRBS_RST*/
                {  1,   2,  19 STR_DSCP("CFG_F0_RXE_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXE_DATA_SYNC*/
                {  1,   2,  16 STR_DSCP("CFG_F0_RXE_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXE_PRBS_EN*/
                {  1,   2,  18 STR_DSCP("CFG_F0_RXE_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXE_PRBS_FRC_ERR*/
                {  1,   2,  17 STR_DSCP("CFG_F0_RXE_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXE_PRBS_RST*/
                {  1,   2,  23 STR_DSCP("CFG_F0_RXF_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXF_DATA_SYNC*/
                {  1,   2,  20 STR_DSCP("CFG_F0_RXF_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXF_PRBS_EN*/
                {  1,   2,  22 STR_DSCP("CFG_F0_RXF_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXF_PRBS_FRC_ERR*/
                {  1,   2,  21 STR_DSCP("CFG_F0_RXF_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXF_PRBS_RST*/
                {  1,   2,  27 STR_DSCP("CFG_F0_RXG_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXG_DATA_SYNC*/
                {  1,   2,  24 STR_DSCP("CFG_F0_RXG_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXG_PRBS_EN*/
                {  1,   2,  26 STR_DSCP("CFG_F0_RXG_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXG_PRBS_FRC_ERR*/
                {  1,   2,  25 STR_DSCP("CFG_F0_RXG_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXG_PRBS_RST*/
                {  1,   2,  31 STR_DSCP("CFG_F0_RXH_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXH_DATA_SYNC*/
                {  1,   2,  28 STR_DSCP("CFG_F0_RXH_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXH_PRBS_EN*/
                {  1,   2,  30 STR_DSCP("CFG_F0_RXH_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXH_PRBS_FRC_ERR*/
                {  1,   2,  29 STR_DSCP("CFG_F0_RXH_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXH_PRBS_RST*/
                {  1,   3,   3 STR_DSCP("CFG_F0_RXI_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXI_DATA_SYNC*/
                {  1,   3,   0 STR_DSCP("CFG_F0_RXI_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXI_PRBS_EN*/
                {  1,   3,   2 STR_DSCP("CFG_F0_RXI_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXI_PRBS_FRC_ERR*/
                {  1,   3,   1 STR_DSCP("CFG_F0_RXI_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXI_PRBS_RST*/
                {  1,   3,   7 STR_DSCP("CFG_F0_RXJ_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXJ_DATA_SYNC*/
                {  1,   3,   4 STR_DSCP("CFG_F0_RXJ_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXJ_PRBS_EN*/
                {  1,   3,   6 STR_DSCP("CFG_F0_RXJ_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXJ_PRBS_FRC_ERR*/
                {  1,   3,   5 STR_DSCP("CFG_F0_RXJ_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXJ_PRBS_RST*/
                {  1,   3,  11 STR_DSCP("CFG_F0_RXK_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXK_DATA_SYNC*/
                {  1,   3,   8 STR_DSCP("CFG_F0_RXK_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXK_PRBS_EN*/
                {  1,   3,  10 STR_DSCP("CFG_F0_RXK_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXK_PRBS_FRC_ERR*/
                {  1,   3,   9 STR_DSCP("CFG_F0_RXK_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXK_PRBS_RST*/
                {  1,   3,  15 STR_DSCP("CFG_F0_RXL_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXL_DATA_SYNC*/
                {  1,   3,  12 STR_DSCP("CFG_F0_RXL_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXL_PRBS_EN*/
                {  1,   3,  14 STR_DSCP("CFG_F0_RXL_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXL_PRBS_FRC_ERR*/
                {  1,   3,  13 STR_DSCP("CFG_F0_RXL_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXL_PRBS_RST*/
                {  1,   3,  19 STR_DSCP("CFG_F0_RXM_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXM_DATA_SYNC*/
                {  1,   3,  16 STR_DSCP("CFG_F0_RXM_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXM_PRBS_EN*/
                {  1,   3,  18 STR_DSCP("CFG_F0_RXM_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXM_PRBS_FRC_ERR*/
                {  1,   3,  17 STR_DSCP("CFG_F0_RXM_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXM_PRBS_RST*/
                {  1,   3,  23 STR_DSCP("CFG_F0_RXN_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXN_DATA_SYNC*/
                {  1,   3,  20 STR_DSCP("CFG_F0_RXN_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXN_PRBS_EN*/
                {  1,   3,  22 STR_DSCP("CFG_F0_RXN_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXN_PRBS_FRC_ERR*/
                {  1,   3,  21 STR_DSCP("CFG_F0_RXN_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXN_PRBS_RST*/
                {  1,   3,  27 STR_DSCP("CFG_F0_RXO_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXO_DATA_SYNC*/
                {  1,   3,  24 STR_DSCP("CFG_F0_RXO_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXO_PRBS_EN*/
                {  1,   3,  26 STR_DSCP("CFG_F0_RXO_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXO_PRBS_FRC_ERR*/
                {  1,   3,  25 STR_DSCP("CFG_F0_RXO_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXO_PRBS_RST*/
                {  1,   3,  31 STR_DSCP("CFG_F0_RXP_DATA_SYNC")}, /*HSS_F0_RX_CTL_CFG_F0_RXP_DATA_SYNC*/
                {  1,   3,  28 STR_DSCP("CFG_F0_RXP_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RXP_PRBS_EN*/
                {  1,   3,  30 STR_DSCP("CFG_F0_RXP_PRBS_FRC_ERR")}, /*HSS_F0_RX_CTL_CFG_F0_RXP_PRBS_FRC_ERR*/
                {  1,   3,  29 STR_DSCP("CFG_F0_RXP_PRBS_RST")}, /*HSS_F0_RX_CTL_CFG_F0_RXP_PRBS_RST*/
                {  1,   1,   5 STR_DSCP("CFG_F0_RX_HSS_AC_MODE")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_AC_MODE*/
                {  2,   1,   0 STR_DSCP("CFG_F0_RX_HSS_DIV_SEL")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_DIV_SEL*/
                {  1,   1,   4 STR_DSCP("CFG_F0_RX_HSS_LOF_REQ")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_LOF_REQ*/
                {  1,   1,  28 STR_DSCP("CFG_F0_RX_HSS_PDWN_PLL")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_F0_RX_HSS_PLL_BYP")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_F0_RX_HSS_PRBS_EN")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_F0_RX_HSS_REC_CAL")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_REC_CAL*/
                {  1,   0,   0 STR_DSCP("CFG_F0_RX_HSS_RESET")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_F0_RX_HSS_RESYNC_CLK_IN")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_RESYNC_CLK_IN*/
                {  3,   1,   8 STR_DSCP("CFG_F0_RX_HSS_RST_CONFIG")}, /*HSS_F0_RX_CTL_CFG_F0_RX_HSS_RST_CONFIG*/
};

static fields_t hss_n0_mon_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MON_N0_HSS_EYE_DONE")}, /*HSS_N0_MON_MON_N0_HSS_EYE_DONE*/
                {  7,   0,   0 STR_DSCP("MON_N0_HSS_EYE_RESULT")}, /*HSS_N0_MON_MON_N0_HSS_EYE_RESULT*/
                {  1,   0,  12 STR_DSCP("MON_N0_HSS_PLL_LOCK")}, /*HSS_N0_MON_MON_N0_HSS_PLL_LOCK*/
                {  1,   0,  13 STR_DSCP("MON_N0_HSS_READY")}, /*HSS_N0_MON_MON_N0_HSS_READY*/
                {  1,   0,   9 STR_DSCP("MON_N0_HSS_RESET_OUT")}, /*HSS_N0_MON_MON_N0_HSS_RESET_OUT*/
                {  1,   1,   0 STR_DSCP("MON_N0_RXA_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_N0_RXA_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_N0_RXB_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_N0_RXB_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_N0_RXC_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_N0_RXC_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_N0_RXD_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_N0_RXD_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_N0_RXE_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_N0_RXE_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_N0_RXF_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_N0_RXF_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_N0_RXG_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_N0_RXG_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_N0_RXH_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_N0_RXH_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_N0_TXA_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXA_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_N0_TXA_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXA_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_N0_TXB_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXB_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_N0_TXB_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXB_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_N0_TXC_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXC_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_N0_TXC_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXC_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_N0_TXD_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXD_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_N0_TXD_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXD_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_N0_TXE_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXE_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_N0_TXE_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXE_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_N0_TXF_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXF_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_N0_TXF_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXF_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_N0_TXG_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXG_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_N0_TXG_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXG_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_N0_TXH_PRBS_ERR")}, /*HSS_N0_MON_MON_N0_TXH_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_N0_TXH_PRBS_SYNC")}, /*HSS_N0_MON_MON_N0_TXH_PRBS_SYNC*/
};

static fields_t hss_n1_mon_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MON_N1_HSS_EYE_DONE")}, /*HSS_N1_MON_MON_N1_HSS_EYE_DONE*/
                {  7,   0,   0 STR_DSCP("MON_N1_HSS_EYE_RESULT")}, /*HSS_N1_MON_MON_N1_HSS_EYE_RESULT*/
                {  1,   0,  12 STR_DSCP("MON_N1_HSS_PLL_LOCK")}, /*HSS_N1_MON_MON_N1_HSS_PLL_LOCK*/
                {  1,   0,  13 STR_DSCP("MON_N1_HSS_READY")}, /*HSS_N1_MON_MON_N1_HSS_READY*/
                {  1,   0,   9 STR_DSCP("MON_N1_HSS_RESET_OUT")}, /*HSS_N1_MON_MON_N1_HSS_RESET_OUT*/
                {  1,   1,   0 STR_DSCP("MON_N1_RXA_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_N1_RXA_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_N1_RXB_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_N1_RXB_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_N1_RXC_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_N1_RXC_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_N1_RXD_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_N1_RXD_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_N1_RXE_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_N1_RXE_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_N1_RXF_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_N1_RXF_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_N1_RXG_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_N1_RXG_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_N1_RXH_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_N1_RXH_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_N1_TXA_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXA_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_N1_TXA_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXA_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_N1_TXB_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXB_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_N1_TXB_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXB_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_N1_TXC_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXC_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_N1_TXC_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXC_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_N1_TXD_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXD_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_N1_TXD_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXD_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_N1_TXE_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXE_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_N1_TXE_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXE_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_N1_TXF_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXF_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_N1_TXF_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXF_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_N1_TXG_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXG_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_N1_TXG_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXG_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_N1_TXH_PRBS_ERR")}, /*HSS_N1_MON_MON_N1_TXH_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_N1_TXH_PRBS_SYNC")}, /*HSS_N1_MON_MON_N1_TXH_PRBS_SYNC*/
};

static fields_t hss_n2_mon_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MON_N2_HSS_EYE_DONE")}, /*HSS_N2_MON_MON_N2_HSS_EYE_DONE*/
                {  7,   0,   0 STR_DSCP("MON_N2_HSS_EYE_RESULT")}, /*HSS_N2_MON_MON_N2_HSS_EYE_RESULT*/
                {  1,   0,  12 STR_DSCP("MON_N2_HSS_PLL_LOCK")}, /*HSS_N2_MON_MON_N2_HSS_PLL_LOCK*/
                {  1,   0,  13 STR_DSCP("MON_N2_HSS_READY")}, /*HSS_N2_MON_MON_N2_HSS_READY*/
                {  1,   0,   9 STR_DSCP("MON_N2_HSS_RESET_OUT")}, /*HSS_N2_MON_MON_N2_HSS_RESET_OUT*/
                {  1,   1,   0 STR_DSCP("MON_N2_RXA_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_N2_RXA_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_N2_RXB_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_N2_RXB_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_N2_RXC_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_N2_RXC_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_N2_RXD_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_N2_RXD_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_N2_RXE_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_N2_RXE_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_N2_RXF_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_N2_RXF_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_N2_RXG_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_N2_RXG_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_N2_RXH_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_N2_RXH_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_N2_TXA_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXA_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_N2_TXA_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXA_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_N2_TXB_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXB_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_N2_TXB_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXB_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_N2_TXC_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXC_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_N2_TXC_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXC_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_N2_TXD_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXD_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_N2_TXD_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXD_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_N2_TXE_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXE_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_N2_TXE_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXE_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_N2_TXF_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXF_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_N2_TXF_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXF_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_N2_TXG_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXG_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_N2_TXG_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXG_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_N2_TXH_PRBS_ERR")}, /*HSS_N2_MON_MON_N2_TXH_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_N2_TXH_PRBS_SYNC")}, /*HSS_N2_MON_MON_N2_TXH_PRBS_SYNC*/
};

static fields_t hss_n3_mon_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MON_N3_HSS_EYE_DONE")}, /*HSS_N3_MON_MON_N3_HSS_EYE_DONE*/
                {  7,   0,   0 STR_DSCP("MON_N3_HSS_EYE_RESULT")}, /*HSS_N3_MON_MON_N3_HSS_EYE_RESULT*/
                {  1,   0,  12 STR_DSCP("MON_N3_HSS_PLL_LOCK")}, /*HSS_N3_MON_MON_N3_HSS_PLL_LOCK*/
                {  1,   0,  13 STR_DSCP("MON_N3_HSS_READY")}, /*HSS_N3_MON_MON_N3_HSS_READY*/
                {  1,   0,   9 STR_DSCP("MON_N3_HSS_RESET_OUT")}, /*HSS_N3_MON_MON_N3_HSS_RESET_OUT*/
                {  1,   1,   0 STR_DSCP("MON_N3_RXA_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_N3_RXA_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_N3_RXB_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_N3_RXB_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_N3_RXC_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_N3_RXC_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_N3_RXD_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_N3_RXD_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_N3_RXE_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_N3_RXE_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_N3_RXF_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_N3_RXF_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_N3_RXG_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_N3_RXG_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_N3_RXH_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_N3_RXH_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_N3_TXA_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXA_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_N3_TXA_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXA_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_N3_TXB_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXB_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_N3_TXB_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXB_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_N3_TXC_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXC_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_N3_TXC_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXC_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_N3_TXD_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXD_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_N3_TXD_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXD_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_N3_TXE_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXE_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_N3_TXE_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXE_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_N3_TXF_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXF_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_N3_TXF_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXF_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_N3_TXG_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXG_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_N3_TXG_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXG_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_N3_TXH_PRBS_ERR")}, /*HSS_N3_MON_MON_N3_TXH_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_N3_TXH_PRBS_SYNC")}, /*HSS_N3_MON_MON_N3_TXH_PRBS_SYNC*/
};

static fields_t hss_n4_mon_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MON_N4_HSS_EYE_DONE")}, /*HSS_N4_MON_MON_N4_HSS_EYE_DONE*/
                {  7,   0,   0 STR_DSCP("MON_N4_HSS_EYE_RESULT")}, /*HSS_N4_MON_MON_N4_HSS_EYE_RESULT*/
                {  1,   0,  12 STR_DSCP("MON_N4_HSS_PLL_LOCK")}, /*HSS_N4_MON_MON_N4_HSS_PLL_LOCK*/
                {  1,   0,  13 STR_DSCP("MON_N4_HSS_READY")}, /*HSS_N4_MON_MON_N4_HSS_READY*/
                {  1,   0,   9 STR_DSCP("MON_N4_HSS_RESET_OUT")}, /*HSS_N4_MON_MON_N4_HSS_RESET_OUT*/
                {  1,   1,   0 STR_DSCP("MON_N4_RXA_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_N4_RXA_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_N4_RXB_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_N4_RXB_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_N4_RXC_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_N4_RXC_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_N4_RXD_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_N4_RXD_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_N4_RXE_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_N4_RXE_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_N4_RXF_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_N4_RXF_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_N4_RXG_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_N4_RXG_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_N4_RXH_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_N4_RXH_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_N4_TXA_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXA_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_N4_TXA_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXA_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_N4_TXB_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXB_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_N4_TXB_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXB_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_N4_TXC_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXC_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_N4_TXC_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXC_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_N4_TXD_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXD_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_N4_TXD_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXD_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_N4_TXE_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXE_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_N4_TXE_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXE_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_N4_TXF_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXF_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_N4_TXF_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXF_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_N4_TXG_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXG_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_N4_TXG_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXG_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_N4_TXH_PRBS_ERR")}, /*HSS_N4_MON_MON_N4_TXH_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_N4_TXH_PRBS_SYNC")}, /*HSS_N4_MON_MON_N4_TXH_PRBS_SYNC*/
};

static fields_t hss_n5_mon_reg_field[] = {
                {  1,   0,   8 STR_DSCP("MON_N5_HSS_EYE_DONE")}, /*HSS_N5_MON_MON_N5_HSS_EYE_DONE*/
                {  7,   0,   0 STR_DSCP("MON_N5_HSS_EYE_RESULT")}, /*HSS_N5_MON_MON_N5_HSS_EYE_RESULT*/
                {  1,   0,  12 STR_DSCP("MON_N5_HSS_PLL_LOCK")}, /*HSS_N5_MON_MON_N5_HSS_PLL_LOCK*/
                {  1,   0,  13 STR_DSCP("MON_N5_HSS_READY")}, /*HSS_N5_MON_MON_N5_HSS_READY*/
                {  1,   0,   9 STR_DSCP("MON_N5_HSS_RESET_OUT")}, /*HSS_N5_MON_MON_N5_HSS_RESET_OUT*/
                {  1,   1,   0 STR_DSCP("MON_N5_RXA_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXA_PRBS_ERR*/
                {  1,   1,   1 STR_DSCP("MON_N5_RXA_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXA_PRBS_SYNC*/
                {  1,   1,   2 STR_DSCP("MON_N5_RXB_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXB_PRBS_ERR*/
                {  1,   1,   3 STR_DSCP("MON_N5_RXB_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXB_PRBS_SYNC*/
                {  1,   1,   4 STR_DSCP("MON_N5_RXC_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXC_PRBS_ERR*/
                {  1,   1,   5 STR_DSCP("MON_N5_RXC_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXC_PRBS_SYNC*/
                {  1,   1,   6 STR_DSCP("MON_N5_RXD_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXD_PRBS_ERR*/
                {  1,   1,   7 STR_DSCP("MON_N5_RXD_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXD_PRBS_SYNC*/
                {  1,   1,   8 STR_DSCP("MON_N5_RXE_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXE_PRBS_ERR*/
                {  1,   1,   9 STR_DSCP("MON_N5_RXE_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXE_PRBS_SYNC*/
                {  1,   1,  10 STR_DSCP("MON_N5_RXF_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXF_PRBS_ERR*/
                {  1,   1,  11 STR_DSCP("MON_N5_RXF_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXF_PRBS_SYNC*/
                {  1,   1,  12 STR_DSCP("MON_N5_RXG_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXG_PRBS_ERR*/
                {  1,   1,  13 STR_DSCP("MON_N5_RXG_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXG_PRBS_SYNC*/
                {  1,   1,  14 STR_DSCP("MON_N5_RXH_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_RXH_PRBS_ERR*/
                {  1,   1,  15 STR_DSCP("MON_N5_RXH_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_RXH_PRBS_SYNC*/
                {  1,   1,  16 STR_DSCP("MON_N5_TXA_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXA_PRBS_ERR*/
                {  1,   1,  17 STR_DSCP("MON_N5_TXA_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXA_PRBS_SYNC*/
                {  1,   1,  18 STR_DSCP("MON_N5_TXB_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXB_PRBS_ERR*/
                {  1,   1,  19 STR_DSCP("MON_N5_TXB_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXB_PRBS_SYNC*/
                {  1,   1,  20 STR_DSCP("MON_N5_TXC_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXC_PRBS_ERR*/
                {  1,   1,  21 STR_DSCP("MON_N5_TXC_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXC_PRBS_SYNC*/
                {  1,   1,  22 STR_DSCP("MON_N5_TXD_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXD_PRBS_ERR*/
                {  1,   1,  23 STR_DSCP("MON_N5_TXD_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXD_PRBS_SYNC*/
                {  1,   1,  24 STR_DSCP("MON_N5_TXE_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXE_PRBS_ERR*/
                {  1,   1,  25 STR_DSCP("MON_N5_TXE_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXE_PRBS_SYNC*/
                {  1,   1,  26 STR_DSCP("MON_N5_TXF_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXF_PRBS_ERR*/
                {  1,   1,  27 STR_DSCP("MON_N5_TXF_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXF_PRBS_SYNC*/
                {  1,   1,  28 STR_DSCP("MON_N5_TXG_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXG_PRBS_ERR*/
                {  1,   1,  29 STR_DSCP("MON_N5_TXG_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXG_PRBS_SYNC*/
                {  1,   1,  30 STR_DSCP("MON_N5_TXH_PRBS_ERR")}, /*HSS_N5_MON_MON_N5_TXH_PRBS_ERR*/
                {  1,   1,  31 STR_DSCP("MON_N5_TXH_PRBS_SYNC")}, /*HSS_N5_MON_MON_N5_TXH_PRBS_SYNC*/
};

static fields_t hss_n0_ctl_reg_field[] = {
                {  2,   1,   0 STR_DSCP("CFG_N0_HSS_DIV_SEL")}, /*HSS_N0_CTL_CFG_N0_HSS_DIV_SEL*/
                {  1,   2,  24 STR_DSCP("CFG_N0_HSS_EYE_ENABLE")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_ENABLE*/
                {  4,   2,   0 STR_DSCP("CFG_N0_HSS_EYE_LINK_SEL")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_LINK_SEL*/
                {  3,   2,   4 STR_DSCP("CFG_N0_HSS_EYE_MODE_SEL")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_MODE_SEL*/
                {  1,   2,   8 STR_DSCP("CFG_N0_HSS_EYE_PAT_SEL")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_PAT_SEL*/
                {  1,   2,   9 STR_DSCP("CFG_N0_HSS_EYE_PR_BUMP32")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_PR_BUMP32*/
                {  1,   2,  10 STR_DSCP("CFG_N0_HSS_EYE_PR_CENTER")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_PR_CENTER*/
                {  1,   2,  16 STR_DSCP("CFG_N0_HSS_EYE_PR_DN")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_PR_DN*/
                {  1,   2,  17 STR_DSCP("CFG_N0_HSS_EYE_PR_UP")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_PR_UP*/
                {  1,   2,  20 STR_DSCP("CFG_N0_HSS_EYE_RESET")}, /*HSS_N0_CTL_CFG_N0_HSS_EYE_RESET*/
                {  1,   1,  28 STR_DSCP("CFG_N0_HSS_PDWN_PLL")}, /*HSS_N0_CTL_CFG_N0_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_N0_HSS_PLL_BYP")}, /*HSS_N0_CTL_CFG_N0_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_N0_HSS_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_N0_HSS_REC_CAL")}, /*HSS_N0_CTL_CFG_N0_HSS_REC_CAL*/
                {  1,   1,   4 STR_DSCP("CFG_N0_HSS_REF_CLK_GT400")}, /*HSS_N0_CTL_CFG_N0_HSS_REF_CLK_GT400*/
                {  1,   0,   0 STR_DSCP("CFG_N0_HSS_RESET")}, /*HSS_N0_CTL_CFG_N0_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_N0_HSS_RESYNC_CLK_IN")}, /*HSS_N0_CTL_CFG_N0_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_N0_RG")}, /*HSS_N0_CTL_CFG_N0_RG*/
                {  1,   3,   1 STR_DSCP("CFG_N0_RXA_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXA_BYPASS*/
                {  1,   3,   2 STR_DSCP("CFG_N0_RXA_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXA_CDR_MODE*/
                {  1,   3,   3 STR_DSCP("CFG_N0_RXA_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXA_DATA_LOOP*/
                {  1,   3,  14 STR_DSCP("CFG_N0_RXA_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXA_DATA_SYNC*/
                {  2,   3,  16 STR_DSCP("CFG_N0_RXA_EQ")}, /*HSS_N0_CTL_CFG_N0_RXA_EQ*/
                {  3,   3,  20 STR_DSCP("CFG_N0_RXA_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXA_PRBS*/
                {  1,   3,  29 STR_DSCP("CFG_N0_RXA_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXA_PRBS_EN*/
                {  1,   3,  25 STR_DSCP("CFG_N0_RXA_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXA_PRBS_FRC_ERR*/
                {  1,   3,  28 STR_DSCP("CFG_N0_RXA_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXA_PRBS_RST*/
                {  1,   3,  24 STR_DSCP("CFG_N0_RXA_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXA_PRBS_WRAP*/
                {  1,   3,   0 STR_DSCP("CFG_N0_RXA_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXA_PWR_DWN*/
                {  1,   3,  15 STR_DSCP("CFG_N0_RXA_QRT_CLK_EN")}, /*HSS_N0_CTL_CFG_N0_RXA_QRT_CLK_EN*/
                {  2,   3,   4 STR_DSCP("CFG_N0_RXA_RATE")}, /*HSS_N0_CTL_CFG_N0_RXA_RATE*/
                {  1,   3,  13 STR_DSCP("CFG_N0_RXA_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXA_SIG_DET_EN*/
                {  5,   3,   8 STR_DSCP("CFG_N0_RXA_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXA_SIG_LEV*/
                {  2,   3,   6 STR_DSCP("CFG_N0_RXA_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXA_WIDTH*/
                {  1,   4,   1 STR_DSCP("CFG_N0_RXB_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXB_BYPASS*/
                {  1,   4,   2 STR_DSCP("CFG_N0_RXB_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXB_CDR_MODE*/
                {  1,   4,   3 STR_DSCP("CFG_N0_RXB_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXB_DATA_LOOP*/
                {  1,   4,  14 STR_DSCP("CFG_N0_RXB_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXB_DATA_SYNC*/
                {  2,   4,  16 STR_DSCP("CFG_N0_RXB_EQ")}, /*HSS_N0_CTL_CFG_N0_RXB_EQ*/
                {  3,   4,  20 STR_DSCP("CFG_N0_RXB_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXB_PRBS*/
                {  1,   4,  29 STR_DSCP("CFG_N0_RXB_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXB_PRBS_EN*/
                {  1,   4,  25 STR_DSCP("CFG_N0_RXB_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXB_PRBS_FRC_ERR*/
                {  1,   4,  28 STR_DSCP("CFG_N0_RXB_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXB_PRBS_RST*/
                {  1,   4,  24 STR_DSCP("CFG_N0_RXB_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXB_PRBS_WRAP*/
                {  1,   4,   0 STR_DSCP("CFG_N0_RXB_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXB_PWR_DWN*/
                {  1,   4,  15 STR_DSCP("CFG_N0_RXB_QRT_CLK_EN")}, /*HSS_N0_CTL_CFG_N0_RXB_QRT_CLK_EN*/
                {  2,   4,   4 STR_DSCP("CFG_N0_RXB_RATE")}, /*HSS_N0_CTL_CFG_N0_RXB_RATE*/
                {  1,   4,  13 STR_DSCP("CFG_N0_RXB_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXB_SIG_DET_EN*/
                {  5,   4,   8 STR_DSCP("CFG_N0_RXB_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXB_SIG_LEV*/
                {  2,   4,   6 STR_DSCP("CFG_N0_RXB_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXB_WIDTH*/
                {  1,   5,   1 STR_DSCP("CFG_N0_RXC_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXC_BYPASS*/
                {  1,   5,   2 STR_DSCP("CFG_N0_RXC_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXC_CDR_MODE*/
                {  1,   5,   3 STR_DSCP("CFG_N0_RXC_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXC_DATA_LOOP*/
                {  1,   5,  14 STR_DSCP("CFG_N0_RXC_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXC_DATA_SYNC*/
                {  2,   5,  16 STR_DSCP("CFG_N0_RXC_EQ")}, /*HSS_N0_CTL_CFG_N0_RXC_EQ*/
                {  3,   5,  20 STR_DSCP("CFG_N0_RXC_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXC_PRBS*/
                {  1,   5,  29 STR_DSCP("CFG_N0_RXC_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXC_PRBS_EN*/
                {  1,   5,  25 STR_DSCP("CFG_N0_RXC_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXC_PRBS_FRC_ERR*/
                {  1,   5,  28 STR_DSCP("CFG_N0_RXC_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXC_PRBS_RST*/
                {  1,   5,  24 STR_DSCP("CFG_N0_RXC_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXC_PRBS_WRAP*/
                {  1,   5,   0 STR_DSCP("CFG_N0_RXC_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXC_PWR_DWN*/
                {  1,   5,  15 STR_DSCP("CFG_N0_RXC_QRT_CLK_EN")}, /*HSS_N0_CTL_CFG_N0_RXC_QRT_CLK_EN*/
                {  2,   5,   4 STR_DSCP("CFG_N0_RXC_RATE")}, /*HSS_N0_CTL_CFG_N0_RXC_RATE*/
                {  1,   5,  13 STR_DSCP("CFG_N0_RXC_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXC_SIG_DET_EN*/
                {  5,   5,   8 STR_DSCP("CFG_N0_RXC_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXC_SIG_LEV*/
                {  2,   5,   6 STR_DSCP("CFG_N0_RXC_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXC_WIDTH*/
                {  1,   6,   1 STR_DSCP("CFG_N0_RXD_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXD_BYPASS*/
                {  1,   6,   2 STR_DSCP("CFG_N0_RXD_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXD_CDR_MODE*/
                {  1,   6,   3 STR_DSCP("CFG_N0_RXD_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXD_DATA_LOOP*/
                {  1,   6,  14 STR_DSCP("CFG_N0_RXD_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXD_DATA_SYNC*/
                {  2,   6,  16 STR_DSCP("CFG_N0_RXD_EQ")}, /*HSS_N0_CTL_CFG_N0_RXD_EQ*/
                {  3,   6,  20 STR_DSCP("CFG_N0_RXD_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXD_PRBS*/
                {  1,   6,  29 STR_DSCP("CFG_N0_RXD_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXD_PRBS_EN*/
                {  1,   6,  25 STR_DSCP("CFG_N0_RXD_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXD_PRBS_FRC_ERR*/
                {  1,   6,  28 STR_DSCP("CFG_N0_RXD_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXD_PRBS_RST*/
                {  1,   6,  24 STR_DSCP("CFG_N0_RXD_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXD_PRBS_WRAP*/
                {  1,   6,   0 STR_DSCP("CFG_N0_RXD_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXD_PWR_DWN*/
                {  1,   6,  15 STR_DSCP("CFG_N0_RXD_QRT_CLK_EN")}, /*HSS_N0_CTL_CFG_N0_RXD_QRT_CLK_EN*/
                {  2,   6,   4 STR_DSCP("CFG_N0_RXD_RATE")}, /*HSS_N0_CTL_CFG_N0_RXD_RATE*/
                {  1,   6,  13 STR_DSCP("CFG_N0_RXD_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXD_SIG_DET_EN*/
                {  5,   6,   8 STR_DSCP("CFG_N0_RXD_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXD_SIG_LEV*/
                {  2,   6,   6 STR_DSCP("CFG_N0_RXD_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXD_WIDTH*/
                {  1,   7,   1 STR_DSCP("CFG_N0_RXE_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXE_BYPASS*/
                {  1,   7,   2 STR_DSCP("CFG_N0_RXE_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXE_CDR_MODE*/
                {  1,   7,   3 STR_DSCP("CFG_N0_RXE_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXE_DATA_LOOP*/
                {  1,   7,  14 STR_DSCP("CFG_N0_RXE_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXE_DATA_SYNC*/
                {  2,   7,  16 STR_DSCP("CFG_N0_RXE_EQ")}, /*HSS_N0_CTL_CFG_N0_RXE_EQ*/
                {  3,   7,  20 STR_DSCP("CFG_N0_RXE_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXE_PRBS*/
                {  1,   7,  29 STR_DSCP("CFG_N0_RXE_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXE_PRBS_EN*/
                {  1,   7,  25 STR_DSCP("CFG_N0_RXE_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXE_PRBS_FRC_ERR*/
                {  1,   7,  28 STR_DSCP("CFG_N0_RXE_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXE_PRBS_RST*/
                {  1,   7,  24 STR_DSCP("CFG_N0_RXE_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXE_PRBS_WRAP*/
                {  1,   7,   0 STR_DSCP("CFG_N0_RXE_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXE_PWR_DWN*/
                {  2,   7,   4 STR_DSCP("CFG_N0_RXE_RATE")}, /*HSS_N0_CTL_CFG_N0_RXE_RATE*/
                {  1,   7,  13 STR_DSCP("CFG_N0_RXE_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXE_SIG_DET_EN*/
                {  5,   7,   8 STR_DSCP("CFG_N0_RXE_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXE_SIG_LEV*/
                {  2,   7,   6 STR_DSCP("CFG_N0_RXE_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXE_WIDTH*/
                {  1,   8,   1 STR_DSCP("CFG_N0_RXF_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXF_BYPASS*/
                {  1,   8,   2 STR_DSCP("CFG_N0_RXF_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXF_CDR_MODE*/
                {  1,   8,   3 STR_DSCP("CFG_N0_RXF_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXF_DATA_LOOP*/
                {  1,   8,  14 STR_DSCP("CFG_N0_RXF_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXF_DATA_SYNC*/
                {  2,   8,  16 STR_DSCP("CFG_N0_RXF_EQ")}, /*HSS_N0_CTL_CFG_N0_RXF_EQ*/
                {  3,   8,  20 STR_DSCP("CFG_N0_RXF_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXF_PRBS*/
                {  1,   8,  29 STR_DSCP("CFG_N0_RXF_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXF_PRBS_EN*/
                {  1,   8,  25 STR_DSCP("CFG_N0_RXF_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXF_PRBS_FRC_ERR*/
                {  1,   8,  28 STR_DSCP("CFG_N0_RXF_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXF_PRBS_RST*/
                {  1,   8,  24 STR_DSCP("CFG_N0_RXF_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXF_PRBS_WRAP*/
                {  1,   8,   0 STR_DSCP("CFG_N0_RXF_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXF_PWR_DWN*/
                {  2,   8,   4 STR_DSCP("CFG_N0_RXF_RATE")}, /*HSS_N0_CTL_CFG_N0_RXF_RATE*/
                {  1,   8,  13 STR_DSCP("CFG_N0_RXF_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXF_SIG_DET_EN*/
                {  5,   8,   8 STR_DSCP("CFG_N0_RXF_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXF_SIG_LEV*/
                {  2,   8,   6 STR_DSCP("CFG_N0_RXF_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXF_WIDTH*/
                {  1,   9,   1 STR_DSCP("CFG_N0_RXG_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXG_BYPASS*/
                {  1,   9,   2 STR_DSCP("CFG_N0_RXG_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXG_CDR_MODE*/
                {  1,   9,   3 STR_DSCP("CFG_N0_RXG_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXG_DATA_LOOP*/
                {  1,   9,  14 STR_DSCP("CFG_N0_RXG_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXG_DATA_SYNC*/
                {  2,   9,  16 STR_DSCP("CFG_N0_RXG_EQ")}, /*HSS_N0_CTL_CFG_N0_RXG_EQ*/
                {  3,   9,  20 STR_DSCP("CFG_N0_RXG_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXG_PRBS*/
                {  1,   9,  29 STR_DSCP("CFG_N0_RXG_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXG_PRBS_EN*/
                {  1,   9,  25 STR_DSCP("CFG_N0_RXG_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXG_PRBS_FRC_ERR*/
                {  1,   9,  28 STR_DSCP("CFG_N0_RXG_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXG_PRBS_RST*/
                {  1,   9,  24 STR_DSCP("CFG_N0_RXG_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXG_PRBS_WRAP*/
                {  1,   9,   0 STR_DSCP("CFG_N0_RXG_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXG_PWR_DWN*/
                {  2,   9,   4 STR_DSCP("CFG_N0_RXG_RATE")}, /*HSS_N0_CTL_CFG_N0_RXG_RATE*/
                {  1,   9,  13 STR_DSCP("CFG_N0_RXG_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXG_SIG_DET_EN*/
                {  5,   9,   8 STR_DSCP("CFG_N0_RXG_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXG_SIG_LEV*/
                {  2,   9,   6 STR_DSCP("CFG_N0_RXG_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXG_WIDTH*/
                {  1,  10,   1 STR_DSCP("CFG_N0_RXH_BYPASS")}, /*HSS_N0_CTL_CFG_N0_RXH_BYPASS*/
                {  1,  10,   2 STR_DSCP("CFG_N0_RXH_CDR_MODE")}, /*HSS_N0_CTL_CFG_N0_RXH_CDR_MODE*/
                {  1,  10,   3 STR_DSCP("CFG_N0_RXH_DATA_LOOP")}, /*HSS_N0_CTL_CFG_N0_RXH_DATA_LOOP*/
                {  1,  10,  14 STR_DSCP("CFG_N0_RXH_DATA_SYNC")}, /*HSS_N0_CTL_CFG_N0_RXH_DATA_SYNC*/
                {  2,  10,  16 STR_DSCP("CFG_N0_RXH_EQ")}, /*HSS_N0_CTL_CFG_N0_RXH_EQ*/
                {  3,  10,  20 STR_DSCP("CFG_N0_RXH_PRBS")}, /*HSS_N0_CTL_CFG_N0_RXH_PRBS*/
                {  1,  10,  29 STR_DSCP("CFG_N0_RXH_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_RXH_PRBS_EN*/
                {  1,  10,  25 STR_DSCP("CFG_N0_RXH_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_RXH_PRBS_FRC_ERR*/
                {  1,  10,  28 STR_DSCP("CFG_N0_RXH_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_RXH_PRBS_RST*/
                {  1,  10,  24 STR_DSCP("CFG_N0_RXH_PRBS_WRAP")}, /*HSS_N0_CTL_CFG_N0_RXH_PRBS_WRAP*/
                {  1,  10,   0 STR_DSCP("CFG_N0_RXH_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_RXH_PWR_DWN*/
                {  2,  10,   4 STR_DSCP("CFG_N0_RXH_RATE")}, /*HSS_N0_CTL_CFG_N0_RXH_RATE*/
                {  1,  10,  13 STR_DSCP("CFG_N0_RXH_SIG_DET_EN")}, /*HSS_N0_CTL_CFG_N0_RXH_SIG_DET_EN*/
                {  5,  10,   8 STR_DSCP("CFG_N0_RXH_SIG_LEV")}, /*HSS_N0_CTL_CFG_N0_RXH_SIG_LEV*/
                {  2,  10,   6 STR_DSCP("CFG_N0_RXH_WIDTH")}, /*HSS_N0_CTL_CFG_N0_RXH_WIDTH*/
                {  1,  11,   1 STR_DSCP("CFG_N0_TXA_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXA_BYPASS*/
                {  1,  11,   3 STR_DSCP("CFG_N0_TXA_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXA_BYP_DATA*/
                {  4,  11,   8 STR_DSCP("CFG_N0_TXA_COEF")}, /*HSS_N0_CTL_CFG_N0_TXA_COEF*/
                {  3,  11,  16 STR_DSCP("CFG_N0_TXA_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXA_DRV_AMPL*/
                {  4,  11,  12 STR_DSCP("CFG_N0_TXA_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXA_DRV_SLEW*/
                {  3,  11,  20 STR_DSCP("CFG_N0_TXA_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXA_PRBS*/
                {  1,  11,  29 STR_DSCP("CFG_N0_TXA_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXA_PRBS_EN*/
                {  1,  11,  24 STR_DSCP("CFG_N0_TXA_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXA_PRBS_FRC_ERR*/
                {  1,  11,  28 STR_DSCP("CFG_N0_TXA_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXA_PRBS_RST*/
                {  1,  11,   0 STR_DSCP("CFG_N0_TXA_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXA_PWR_DWN*/
                {  2,  11,   4 STR_DSCP("CFG_N0_TXA_RATE")}, /*HSS_N0_CTL_CFG_N0_TXA_RATE*/
                {  1,  11,   2 STR_DSCP("CFG_N0_TXA_TS")}, /*HSS_N0_CTL_CFG_N0_TXA_TS*/
                {  2,  11,   6 STR_DSCP("CFG_N0_TXA_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXA_WIDTH*/
                {  1,  12,   1 STR_DSCP("CFG_N0_TXB_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXB_BYPASS*/
                {  1,  12,   3 STR_DSCP("CFG_N0_TXB_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXB_BYP_DATA*/
                {  4,  12,   8 STR_DSCP("CFG_N0_TXB_COEF")}, /*HSS_N0_CTL_CFG_N0_TXB_COEF*/
                {  3,  12,  16 STR_DSCP("CFG_N0_TXB_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXB_DRV_AMPL*/
                {  4,  12,  12 STR_DSCP("CFG_N0_TXB_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXB_DRV_SLEW*/
                {  3,  12,  20 STR_DSCP("CFG_N0_TXB_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXB_PRBS*/
                {  1,  12,  29 STR_DSCP("CFG_N0_TXB_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXB_PRBS_EN*/
                {  1,  12,  24 STR_DSCP("CFG_N0_TXB_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXB_PRBS_FRC_ERR*/
                {  1,  12,  28 STR_DSCP("CFG_N0_TXB_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXB_PRBS_RST*/
                {  1,  12,   0 STR_DSCP("CFG_N0_TXB_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXB_PWR_DWN*/
                {  2,  12,   4 STR_DSCP("CFG_N0_TXB_RATE")}, /*HSS_N0_CTL_CFG_N0_TXB_RATE*/
                {  1,  12,   2 STR_DSCP("CFG_N0_TXB_TS")}, /*HSS_N0_CTL_CFG_N0_TXB_TS*/
                {  2,  12,   6 STR_DSCP("CFG_N0_TXB_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXB_WIDTH*/
                {  1,  13,   1 STR_DSCP("CFG_N0_TXC_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXC_BYPASS*/
                {  1,  13,   3 STR_DSCP("CFG_N0_TXC_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXC_BYP_DATA*/
                {  4,  13,   8 STR_DSCP("CFG_N0_TXC_COEF")}, /*HSS_N0_CTL_CFG_N0_TXC_COEF*/
                {  3,  13,  16 STR_DSCP("CFG_N0_TXC_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXC_DRV_AMPL*/
                {  4,  13,  12 STR_DSCP("CFG_N0_TXC_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXC_DRV_SLEW*/
                {  3,  13,  20 STR_DSCP("CFG_N0_TXC_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXC_PRBS*/
                {  1,  13,  29 STR_DSCP("CFG_N0_TXC_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXC_PRBS_EN*/
                {  1,  13,  24 STR_DSCP("CFG_N0_TXC_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXC_PRBS_FRC_ERR*/
                {  1,  13,  28 STR_DSCP("CFG_N0_TXC_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXC_PRBS_RST*/
                {  1,  13,   0 STR_DSCP("CFG_N0_TXC_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXC_PWR_DWN*/
                {  2,  13,   4 STR_DSCP("CFG_N0_TXC_RATE")}, /*HSS_N0_CTL_CFG_N0_TXC_RATE*/
                {  1,  13,   2 STR_DSCP("CFG_N0_TXC_TS")}, /*HSS_N0_CTL_CFG_N0_TXC_TS*/
                {  2,  13,   6 STR_DSCP("CFG_N0_TXC_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXC_WIDTH*/
                {  1,  14,   1 STR_DSCP("CFG_N0_TXD_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXD_BYPASS*/
                {  1,  14,   3 STR_DSCP("CFG_N0_TXD_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXD_BYP_DATA*/
                {  4,  14,   8 STR_DSCP("CFG_N0_TXD_COEF")}, /*HSS_N0_CTL_CFG_N0_TXD_COEF*/
                {  3,  14,  16 STR_DSCP("CFG_N0_TXD_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXD_DRV_AMPL*/
                {  4,  14,  12 STR_DSCP("CFG_N0_TXD_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXD_DRV_SLEW*/
                {  3,  14,  20 STR_DSCP("CFG_N0_TXD_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXD_PRBS*/
                {  1,  14,  29 STR_DSCP("CFG_N0_TXD_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXD_PRBS_EN*/
                {  1,  14,  24 STR_DSCP("CFG_N0_TXD_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXD_PRBS_FRC_ERR*/
                {  1,  14,  28 STR_DSCP("CFG_N0_TXD_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXD_PRBS_RST*/
                {  1,  14,   0 STR_DSCP("CFG_N0_TXD_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXD_PWR_DWN*/
                {  2,  14,   4 STR_DSCP("CFG_N0_TXD_RATE")}, /*HSS_N0_CTL_CFG_N0_TXD_RATE*/
                {  1,  14,   2 STR_DSCP("CFG_N0_TXD_TS")}, /*HSS_N0_CTL_CFG_N0_TXD_TS*/
                {  2,  14,   6 STR_DSCP("CFG_N0_TXD_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXD_WIDTH*/
                {  1,  15,   1 STR_DSCP("CFG_N0_TXE_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXE_BYPASS*/
                {  1,  15,   3 STR_DSCP("CFG_N0_TXE_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXE_BYP_DATA*/
                {  4,  15,   8 STR_DSCP("CFG_N0_TXE_COEF")}, /*HSS_N0_CTL_CFG_N0_TXE_COEF*/
                {  3,  15,  16 STR_DSCP("CFG_N0_TXE_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXE_DRV_AMPL*/
                {  4,  15,  12 STR_DSCP("CFG_N0_TXE_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXE_DRV_SLEW*/
                {  3,  15,  20 STR_DSCP("CFG_N0_TXE_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXE_PRBS*/
                {  1,  15,  29 STR_DSCP("CFG_N0_TXE_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXE_PRBS_EN*/
                {  1,  15,  24 STR_DSCP("CFG_N0_TXE_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXE_PRBS_FRC_ERR*/
                {  1,  15,  28 STR_DSCP("CFG_N0_TXE_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXE_PRBS_RST*/
                {  1,  15,   0 STR_DSCP("CFG_N0_TXE_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXE_PWR_DWN*/
                {  2,  15,   4 STR_DSCP("CFG_N0_TXE_RATE")}, /*HSS_N0_CTL_CFG_N0_TXE_RATE*/
                {  1,  15,   2 STR_DSCP("CFG_N0_TXE_TS")}, /*HSS_N0_CTL_CFG_N0_TXE_TS*/
                {  2,  15,   6 STR_DSCP("CFG_N0_TXE_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXE_WIDTH*/
                {  1,  16,   1 STR_DSCP("CFG_N0_TXF_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXF_BYPASS*/
                {  1,  16,   3 STR_DSCP("CFG_N0_TXF_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXF_BYP_DATA*/
                {  4,  16,   8 STR_DSCP("CFG_N0_TXF_COEF")}, /*HSS_N0_CTL_CFG_N0_TXF_COEF*/
                {  3,  16,  16 STR_DSCP("CFG_N0_TXF_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXF_DRV_AMPL*/
                {  4,  16,  12 STR_DSCP("CFG_N0_TXF_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXF_DRV_SLEW*/
                {  3,  16,  20 STR_DSCP("CFG_N0_TXF_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXF_PRBS*/
                {  1,  16,  29 STR_DSCP("CFG_N0_TXF_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXF_PRBS_EN*/
                {  1,  16,  24 STR_DSCP("CFG_N0_TXF_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXF_PRBS_FRC_ERR*/
                {  1,  16,  28 STR_DSCP("CFG_N0_TXF_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXF_PRBS_RST*/
                {  1,  16,   0 STR_DSCP("CFG_N0_TXF_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXF_PWR_DWN*/
                {  2,  16,   4 STR_DSCP("CFG_N0_TXF_RATE")}, /*HSS_N0_CTL_CFG_N0_TXF_RATE*/
                {  1,  16,   2 STR_DSCP("CFG_N0_TXF_TS")}, /*HSS_N0_CTL_CFG_N0_TXF_TS*/
                {  2,  16,   6 STR_DSCP("CFG_N0_TXF_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXF_WIDTH*/
                {  1,  17,   1 STR_DSCP("CFG_N0_TXG_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXG_BYPASS*/
                {  1,  17,   3 STR_DSCP("CFG_N0_TXG_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXG_BYP_DATA*/
                {  4,  17,   8 STR_DSCP("CFG_N0_TXG_COEF")}, /*HSS_N0_CTL_CFG_N0_TXG_COEF*/
                {  3,  17,  16 STR_DSCP("CFG_N0_TXG_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXG_DRV_AMPL*/
                {  4,  17,  12 STR_DSCP("CFG_N0_TXG_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXG_DRV_SLEW*/
                {  3,  17,  20 STR_DSCP("CFG_N0_TXG_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXG_PRBS*/
                {  1,  17,  29 STR_DSCP("CFG_N0_TXG_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXG_PRBS_EN*/
                {  1,  17,  24 STR_DSCP("CFG_N0_TXG_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXG_PRBS_FRC_ERR*/
                {  1,  17,  28 STR_DSCP("CFG_N0_TXG_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXG_PRBS_RST*/
                {  1,  17,   0 STR_DSCP("CFG_N0_TXG_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXG_PWR_DWN*/
                {  2,  17,   4 STR_DSCP("CFG_N0_TXG_RATE")}, /*HSS_N0_CTL_CFG_N0_TXG_RATE*/
                {  1,  17,   2 STR_DSCP("CFG_N0_TXG_TS")}, /*HSS_N0_CTL_CFG_N0_TXG_TS*/
                {  2,  17,   6 STR_DSCP("CFG_N0_TXG_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXG_WIDTH*/
                {  1,  18,   1 STR_DSCP("CFG_N0_TXH_BYPASS")}, /*HSS_N0_CTL_CFG_N0_TXH_BYPASS*/
                {  1,  18,   3 STR_DSCP("CFG_N0_TXH_BYP_DATA")}, /*HSS_N0_CTL_CFG_N0_TXH_BYP_DATA*/
                {  4,  18,   8 STR_DSCP("CFG_N0_TXH_COEF")}, /*HSS_N0_CTL_CFG_N0_TXH_COEF*/
                {  3,  18,  16 STR_DSCP("CFG_N0_TXH_DRV_AMPL")}, /*HSS_N0_CTL_CFG_N0_TXH_DRV_AMPL*/
                {  4,  18,  12 STR_DSCP("CFG_N0_TXH_DRV_SLEW")}, /*HSS_N0_CTL_CFG_N0_TXH_DRV_SLEW*/
                {  3,  18,  20 STR_DSCP("CFG_N0_TXH_PRBS")}, /*HSS_N0_CTL_CFG_N0_TXH_PRBS*/
                {  1,  18,  29 STR_DSCP("CFG_N0_TXH_PRBS_EN")}, /*HSS_N0_CTL_CFG_N0_TXH_PRBS_EN*/
                {  1,  18,  24 STR_DSCP("CFG_N0_TXH_PRBS_FRC_ERR")}, /*HSS_N0_CTL_CFG_N0_TXH_PRBS_FRC_ERR*/
                {  1,  18,  28 STR_DSCP("CFG_N0_TXH_PRBS_RST")}, /*HSS_N0_CTL_CFG_N0_TXH_PRBS_RST*/
                {  1,  18,   0 STR_DSCP("CFG_N0_TXH_PWR_DWN")}, /*HSS_N0_CTL_CFG_N0_TXH_PWR_DWN*/
                {  2,  18,   4 STR_DSCP("CFG_N0_TXH_RATE")}, /*HSS_N0_CTL_CFG_N0_TXH_RATE*/
                {  1,  18,   2 STR_DSCP("CFG_N0_TXH_TS")}, /*HSS_N0_CTL_CFG_N0_TXH_TS*/
                {  2,  18,   6 STR_DSCP("CFG_N0_TXH_WIDTH")}, /*HSS_N0_CTL_CFG_N0_TXH_WIDTH*/
};

static fields_t hss_n1_ctl_reg_field[] = {
                {  2,   1,   0 STR_DSCP("CFG_N1_HSS_DIV_SEL")}, /*HSS_N1_CTL_CFG_N1_HSS_DIV_SEL*/
                {  1,   2,  24 STR_DSCP("CFG_N1_HSS_EYE_ENABLE")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_ENABLE*/
                {  4,   2,   0 STR_DSCP("CFG_N1_HSS_EYE_LINK_SEL")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_LINK_SEL*/
                {  3,   2,   4 STR_DSCP("CFG_N1_HSS_EYE_MODE_SEL")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_MODE_SEL*/
                {  1,   2,   8 STR_DSCP("CFG_N1_HSS_EYE_PAT_SEL")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_PAT_SEL*/
                {  1,   2,   9 STR_DSCP("CFG_N1_HSS_EYE_PR_BUMP32")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_PR_BUMP32*/
                {  1,   2,  10 STR_DSCP("CFG_N1_HSS_EYE_PR_CENTER")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_PR_CENTER*/
                {  1,   2,  16 STR_DSCP("CFG_N1_HSS_EYE_PR_DN")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_PR_DN*/
                {  1,   2,  17 STR_DSCP("CFG_N1_HSS_EYE_PR_UP")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_PR_UP*/
                {  1,   2,  20 STR_DSCP("CFG_N1_HSS_EYE_RESET")}, /*HSS_N1_CTL_CFG_N1_HSS_EYE_RESET*/
                {  1,   1,  28 STR_DSCP("CFG_N1_HSS_PDWN_PLL")}, /*HSS_N1_CTL_CFG_N1_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_N1_HSS_PLL_BYP")}, /*HSS_N1_CTL_CFG_N1_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_N1_HSS_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_N1_HSS_REC_CAL")}, /*HSS_N1_CTL_CFG_N1_HSS_REC_CAL*/
                {  1,   1,   4 STR_DSCP("CFG_N1_HSS_REF_CLK_GT400")}, /*HSS_N1_CTL_CFG_N1_HSS_REF_CLK_GT400*/
                {  1,   0,   0 STR_DSCP("CFG_N1_HSS_RESET")}, /*HSS_N1_CTL_CFG_N1_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_N1_HSS_RESYNC_CLK_IN")}, /*HSS_N1_CTL_CFG_N1_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_N1_RG")}, /*HSS_N1_CTL_CFG_N1_RG*/
                {  1,   3,   1 STR_DSCP("CFG_N1_RXA_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXA_BYPASS*/
                {  1,   3,   2 STR_DSCP("CFG_N1_RXA_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXA_CDR_MODE*/
                {  1,   3,   3 STR_DSCP("CFG_N1_RXA_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXA_DATA_LOOP*/
                {  1,   3,  14 STR_DSCP("CFG_N1_RXA_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXA_DATA_SYNC*/
                {  2,   3,  16 STR_DSCP("CFG_N1_RXA_EQ")}, /*HSS_N1_CTL_CFG_N1_RXA_EQ*/
                {  3,   3,  20 STR_DSCP("CFG_N1_RXA_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXA_PRBS*/
                {  1,   3,  29 STR_DSCP("CFG_N1_RXA_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXA_PRBS_EN*/
                {  1,   3,  25 STR_DSCP("CFG_N1_RXA_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXA_PRBS_FRC_ERR*/
                {  1,   3,  28 STR_DSCP("CFG_N1_RXA_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXA_PRBS_RST*/
                {  1,   3,  24 STR_DSCP("CFG_N1_RXA_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXA_PRBS_WRAP*/
                {  1,   3,   0 STR_DSCP("CFG_N1_RXA_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXA_PWR_DWN*/
                {  1,   3,  15 STR_DSCP("CFG_N1_RXA_QRT_CLK_EN")}, /*HSS_N1_CTL_CFG_N1_RXA_QRT_CLK_EN*/
                {  2,   3,   4 STR_DSCP("CFG_N1_RXA_RATE")}, /*HSS_N1_CTL_CFG_N1_RXA_RATE*/
                {  1,   3,  13 STR_DSCP("CFG_N1_RXA_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXA_SIG_DET_EN*/
                {  5,   3,   8 STR_DSCP("CFG_N1_RXA_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXA_SIG_LEV*/
                {  2,   3,   6 STR_DSCP("CFG_N1_RXA_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXA_WIDTH*/
                {  1,   4,   1 STR_DSCP("CFG_N1_RXB_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXB_BYPASS*/
                {  1,   4,   2 STR_DSCP("CFG_N1_RXB_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXB_CDR_MODE*/
                {  1,   4,   3 STR_DSCP("CFG_N1_RXB_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXB_DATA_LOOP*/
                {  1,   4,  14 STR_DSCP("CFG_N1_RXB_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXB_DATA_SYNC*/
                {  2,   4,  16 STR_DSCP("CFG_N1_RXB_EQ")}, /*HSS_N1_CTL_CFG_N1_RXB_EQ*/
                {  3,   4,  20 STR_DSCP("CFG_N1_RXB_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXB_PRBS*/
                {  1,   4,  29 STR_DSCP("CFG_N1_RXB_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXB_PRBS_EN*/
                {  1,   4,  25 STR_DSCP("CFG_N1_RXB_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXB_PRBS_FRC_ERR*/
                {  1,   4,  28 STR_DSCP("CFG_N1_RXB_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXB_PRBS_RST*/
                {  1,   4,  24 STR_DSCP("CFG_N1_RXB_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXB_PRBS_WRAP*/
                {  1,   4,   0 STR_DSCP("CFG_N1_RXB_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXB_PWR_DWN*/
                {  1,   4,  15 STR_DSCP("CFG_N1_RXB_QRT_CLK_EN")}, /*HSS_N1_CTL_CFG_N1_RXB_QRT_CLK_EN*/
                {  2,   4,   4 STR_DSCP("CFG_N1_RXB_RATE")}, /*HSS_N1_CTL_CFG_N1_RXB_RATE*/
                {  1,   4,  13 STR_DSCP("CFG_N1_RXB_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXB_SIG_DET_EN*/
                {  5,   4,   8 STR_DSCP("CFG_N1_RXB_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXB_SIG_LEV*/
                {  2,   4,   6 STR_DSCP("CFG_N1_RXB_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXB_WIDTH*/
                {  1,   5,   1 STR_DSCP("CFG_N1_RXC_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXC_BYPASS*/
                {  1,   5,   2 STR_DSCP("CFG_N1_RXC_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXC_CDR_MODE*/
                {  1,   5,   3 STR_DSCP("CFG_N1_RXC_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXC_DATA_LOOP*/
                {  1,   5,  14 STR_DSCP("CFG_N1_RXC_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXC_DATA_SYNC*/
                {  2,   5,  16 STR_DSCP("CFG_N1_RXC_EQ")}, /*HSS_N1_CTL_CFG_N1_RXC_EQ*/
                {  3,   5,  20 STR_DSCP("CFG_N1_RXC_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXC_PRBS*/
                {  1,   5,  29 STR_DSCP("CFG_N1_RXC_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXC_PRBS_EN*/
                {  1,   5,  25 STR_DSCP("CFG_N1_RXC_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXC_PRBS_FRC_ERR*/
                {  1,   5,  28 STR_DSCP("CFG_N1_RXC_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXC_PRBS_RST*/
                {  1,   5,  24 STR_DSCP("CFG_N1_RXC_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXC_PRBS_WRAP*/
                {  1,   5,   0 STR_DSCP("CFG_N1_RXC_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXC_PWR_DWN*/
                {  1,   5,  15 STR_DSCP("CFG_N1_RXC_QRT_CLK_EN")}, /*HSS_N1_CTL_CFG_N1_RXC_QRT_CLK_EN*/
                {  2,   5,   4 STR_DSCP("CFG_N1_RXC_RATE")}, /*HSS_N1_CTL_CFG_N1_RXC_RATE*/
                {  1,   5,  13 STR_DSCP("CFG_N1_RXC_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXC_SIG_DET_EN*/
                {  5,   5,   8 STR_DSCP("CFG_N1_RXC_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXC_SIG_LEV*/
                {  2,   5,   6 STR_DSCP("CFG_N1_RXC_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXC_WIDTH*/
                {  1,   6,   1 STR_DSCP("CFG_N1_RXD_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXD_BYPASS*/
                {  1,   6,   2 STR_DSCP("CFG_N1_RXD_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXD_CDR_MODE*/
                {  1,   6,   3 STR_DSCP("CFG_N1_RXD_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXD_DATA_LOOP*/
                {  1,   6,  14 STR_DSCP("CFG_N1_RXD_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXD_DATA_SYNC*/
                {  2,   6,  16 STR_DSCP("CFG_N1_RXD_EQ")}, /*HSS_N1_CTL_CFG_N1_RXD_EQ*/
                {  3,   6,  20 STR_DSCP("CFG_N1_RXD_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXD_PRBS*/
                {  1,   6,  29 STR_DSCP("CFG_N1_RXD_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXD_PRBS_EN*/
                {  1,   6,  25 STR_DSCP("CFG_N1_RXD_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXD_PRBS_FRC_ERR*/
                {  1,   6,  28 STR_DSCP("CFG_N1_RXD_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXD_PRBS_RST*/
                {  1,   6,  24 STR_DSCP("CFG_N1_RXD_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXD_PRBS_WRAP*/
                {  1,   6,   0 STR_DSCP("CFG_N1_RXD_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXD_PWR_DWN*/
                {  1,   6,  15 STR_DSCP("CFG_N1_RXD_QRT_CLK_EN")}, /*HSS_N1_CTL_CFG_N1_RXD_QRT_CLK_EN*/
                {  2,   6,   4 STR_DSCP("CFG_N1_RXD_RATE")}, /*HSS_N1_CTL_CFG_N1_RXD_RATE*/
                {  1,   6,  13 STR_DSCP("CFG_N1_RXD_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXD_SIG_DET_EN*/
                {  5,   6,   8 STR_DSCP("CFG_N1_RXD_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXD_SIG_LEV*/
                {  2,   6,   6 STR_DSCP("CFG_N1_RXD_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXD_WIDTH*/
                {  1,   7,   1 STR_DSCP("CFG_N1_RXE_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXE_BYPASS*/
                {  1,   7,   2 STR_DSCP("CFG_N1_RXE_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXE_CDR_MODE*/
                {  1,   7,   3 STR_DSCP("CFG_N1_RXE_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXE_DATA_LOOP*/
                {  1,   7,  14 STR_DSCP("CFG_N1_RXE_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXE_DATA_SYNC*/
                {  2,   7,  16 STR_DSCP("CFG_N1_RXE_EQ")}, /*HSS_N1_CTL_CFG_N1_RXE_EQ*/
                {  3,   7,  20 STR_DSCP("CFG_N1_RXE_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXE_PRBS*/
                {  1,   7,  29 STR_DSCP("CFG_N1_RXE_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXE_PRBS_EN*/
                {  1,   7,  25 STR_DSCP("CFG_N1_RXE_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXE_PRBS_FRC_ERR*/
                {  1,   7,  28 STR_DSCP("CFG_N1_RXE_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXE_PRBS_RST*/
                {  1,   7,  24 STR_DSCP("CFG_N1_RXE_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXE_PRBS_WRAP*/
                {  1,   7,   0 STR_DSCP("CFG_N1_RXE_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXE_PWR_DWN*/
                {  2,   7,   4 STR_DSCP("CFG_N1_RXE_RATE")}, /*HSS_N1_CTL_CFG_N1_RXE_RATE*/
                {  1,   7,  13 STR_DSCP("CFG_N1_RXE_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXE_SIG_DET_EN*/
                {  5,   7,   8 STR_DSCP("CFG_N1_RXE_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXE_SIG_LEV*/
                {  2,   7,   6 STR_DSCP("CFG_N1_RXE_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXE_WIDTH*/
                {  1,   8,   1 STR_DSCP("CFG_N1_RXF_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXF_BYPASS*/
                {  1,   8,   2 STR_DSCP("CFG_N1_RXF_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXF_CDR_MODE*/
                {  1,   8,   3 STR_DSCP("CFG_N1_RXF_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXF_DATA_LOOP*/
                {  1,   8,  14 STR_DSCP("CFG_N1_RXF_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXF_DATA_SYNC*/
                {  2,   8,  16 STR_DSCP("CFG_N1_RXF_EQ")}, /*HSS_N1_CTL_CFG_N1_RXF_EQ*/
                {  3,   8,  20 STR_DSCP("CFG_N1_RXF_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXF_PRBS*/
                {  1,   8,  29 STR_DSCP("CFG_N1_RXF_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXF_PRBS_EN*/
                {  1,   8,  25 STR_DSCP("CFG_N1_RXF_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXF_PRBS_FRC_ERR*/
                {  1,   8,  28 STR_DSCP("CFG_N1_RXF_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXF_PRBS_RST*/
                {  1,   8,  24 STR_DSCP("CFG_N1_RXF_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXF_PRBS_WRAP*/
                {  1,   8,   0 STR_DSCP("CFG_N1_RXF_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXF_PWR_DWN*/
                {  2,   8,   4 STR_DSCP("CFG_N1_RXF_RATE")}, /*HSS_N1_CTL_CFG_N1_RXF_RATE*/
                {  1,   8,  13 STR_DSCP("CFG_N1_RXF_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXF_SIG_DET_EN*/
                {  5,   8,   8 STR_DSCP("CFG_N1_RXF_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXF_SIG_LEV*/
                {  2,   8,   6 STR_DSCP("CFG_N1_RXF_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXF_WIDTH*/
                {  1,   9,   1 STR_DSCP("CFG_N1_RXG_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXG_BYPASS*/
                {  1,   9,   2 STR_DSCP("CFG_N1_RXG_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXG_CDR_MODE*/
                {  1,   9,   3 STR_DSCP("CFG_N1_RXG_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXG_DATA_LOOP*/
                {  1,   9,  14 STR_DSCP("CFG_N1_RXG_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXG_DATA_SYNC*/
                {  2,   9,  16 STR_DSCP("CFG_N1_RXG_EQ")}, /*HSS_N1_CTL_CFG_N1_RXG_EQ*/
                {  3,   9,  20 STR_DSCP("CFG_N1_RXG_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXG_PRBS*/
                {  1,   9,  29 STR_DSCP("CFG_N1_RXG_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXG_PRBS_EN*/
                {  1,   9,  25 STR_DSCP("CFG_N1_RXG_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXG_PRBS_FRC_ERR*/
                {  1,   9,  28 STR_DSCP("CFG_N1_RXG_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXG_PRBS_RST*/
                {  1,   9,  24 STR_DSCP("CFG_N1_RXG_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXG_PRBS_WRAP*/
                {  1,   9,   0 STR_DSCP("CFG_N1_RXG_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXG_PWR_DWN*/
                {  2,   9,   4 STR_DSCP("CFG_N1_RXG_RATE")}, /*HSS_N1_CTL_CFG_N1_RXG_RATE*/
                {  1,   9,  13 STR_DSCP("CFG_N1_RXG_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXG_SIG_DET_EN*/
                {  5,   9,   8 STR_DSCP("CFG_N1_RXG_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXG_SIG_LEV*/
                {  2,   9,   6 STR_DSCP("CFG_N1_RXG_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXG_WIDTH*/
                {  1,  10,   1 STR_DSCP("CFG_N1_RXH_BYPASS")}, /*HSS_N1_CTL_CFG_N1_RXH_BYPASS*/
                {  1,  10,   2 STR_DSCP("CFG_N1_RXH_CDR_MODE")}, /*HSS_N1_CTL_CFG_N1_RXH_CDR_MODE*/
                {  1,  10,   3 STR_DSCP("CFG_N1_RXH_DATA_LOOP")}, /*HSS_N1_CTL_CFG_N1_RXH_DATA_LOOP*/
                {  1,  10,  14 STR_DSCP("CFG_N1_RXH_DATA_SYNC")}, /*HSS_N1_CTL_CFG_N1_RXH_DATA_SYNC*/
                {  2,  10,  16 STR_DSCP("CFG_N1_RXH_EQ")}, /*HSS_N1_CTL_CFG_N1_RXH_EQ*/
                {  3,  10,  20 STR_DSCP("CFG_N1_RXH_PRBS")}, /*HSS_N1_CTL_CFG_N1_RXH_PRBS*/
                {  1,  10,  29 STR_DSCP("CFG_N1_RXH_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_RXH_PRBS_EN*/
                {  1,  10,  25 STR_DSCP("CFG_N1_RXH_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_RXH_PRBS_FRC_ERR*/
                {  1,  10,  28 STR_DSCP("CFG_N1_RXH_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_RXH_PRBS_RST*/
                {  1,  10,  24 STR_DSCP("CFG_N1_RXH_PRBS_WRAP")}, /*HSS_N1_CTL_CFG_N1_RXH_PRBS_WRAP*/
                {  1,  10,   0 STR_DSCP("CFG_N1_RXH_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_RXH_PWR_DWN*/
                {  2,  10,   4 STR_DSCP("CFG_N1_RXH_RATE")}, /*HSS_N1_CTL_CFG_N1_RXH_RATE*/
                {  1,  10,  13 STR_DSCP("CFG_N1_RXH_SIG_DET_EN")}, /*HSS_N1_CTL_CFG_N1_RXH_SIG_DET_EN*/
                {  5,  10,   8 STR_DSCP("CFG_N1_RXH_SIG_LEV")}, /*HSS_N1_CTL_CFG_N1_RXH_SIG_LEV*/
                {  2,  10,   6 STR_DSCP("CFG_N1_RXH_WIDTH")}, /*HSS_N1_CTL_CFG_N1_RXH_WIDTH*/
                {  1,  11,   1 STR_DSCP("CFG_N1_TXA_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXA_BYPASS*/
                {  1,  11,   3 STR_DSCP("CFG_N1_TXA_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXA_BYP_DATA*/
                {  4,  11,   8 STR_DSCP("CFG_N1_TXA_COEF")}, /*HSS_N1_CTL_CFG_N1_TXA_COEF*/
                {  3,  11,  16 STR_DSCP("CFG_N1_TXA_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXA_DRV_AMPL*/
                {  4,  11,  12 STR_DSCP("CFG_N1_TXA_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXA_DRV_SLEW*/
                {  3,  11,  20 STR_DSCP("CFG_N1_TXA_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXA_PRBS*/
                {  1,  11,  29 STR_DSCP("CFG_N1_TXA_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXA_PRBS_EN*/
                {  1,  11,  24 STR_DSCP("CFG_N1_TXA_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXA_PRBS_FRC_ERR*/
                {  1,  11,  28 STR_DSCP("CFG_N1_TXA_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXA_PRBS_RST*/
                {  1,  11,   0 STR_DSCP("CFG_N1_TXA_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXA_PWR_DWN*/
                {  2,  11,   4 STR_DSCP("CFG_N1_TXA_RATE")}, /*HSS_N1_CTL_CFG_N1_TXA_RATE*/
                {  1,  11,   2 STR_DSCP("CFG_N1_TXA_TS")}, /*HSS_N1_CTL_CFG_N1_TXA_TS*/
                {  2,  11,   6 STR_DSCP("CFG_N1_TXA_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXA_WIDTH*/
                {  1,  12,   1 STR_DSCP("CFG_N1_TXB_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXB_BYPASS*/
                {  1,  12,   3 STR_DSCP("CFG_N1_TXB_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXB_BYP_DATA*/
                {  4,  12,   8 STR_DSCP("CFG_N1_TXB_COEF")}, /*HSS_N1_CTL_CFG_N1_TXB_COEF*/
                {  3,  12,  16 STR_DSCP("CFG_N1_TXB_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXB_DRV_AMPL*/
                {  4,  12,  12 STR_DSCP("CFG_N1_TXB_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXB_DRV_SLEW*/
                {  3,  12,  20 STR_DSCP("CFG_N1_TXB_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXB_PRBS*/
                {  1,  12,  29 STR_DSCP("CFG_N1_TXB_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXB_PRBS_EN*/
                {  1,  12,  24 STR_DSCP("CFG_N1_TXB_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXB_PRBS_FRC_ERR*/
                {  1,  12,  28 STR_DSCP("CFG_N1_TXB_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXB_PRBS_RST*/
                {  1,  12,   0 STR_DSCP("CFG_N1_TXB_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXB_PWR_DWN*/
                {  2,  12,   4 STR_DSCP("CFG_N1_TXB_RATE")}, /*HSS_N1_CTL_CFG_N1_TXB_RATE*/
                {  1,  12,   2 STR_DSCP("CFG_N1_TXB_TS")}, /*HSS_N1_CTL_CFG_N1_TXB_TS*/
                {  2,  12,   6 STR_DSCP("CFG_N1_TXB_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXB_WIDTH*/
                {  1,  13,   1 STR_DSCP("CFG_N1_TXC_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXC_BYPASS*/
                {  1,  13,   3 STR_DSCP("CFG_N1_TXC_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXC_BYP_DATA*/
                {  4,  13,   8 STR_DSCP("CFG_N1_TXC_COEF")}, /*HSS_N1_CTL_CFG_N1_TXC_COEF*/
                {  3,  13,  16 STR_DSCP("CFG_N1_TXC_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXC_DRV_AMPL*/
                {  4,  13,  12 STR_DSCP("CFG_N1_TXC_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXC_DRV_SLEW*/
                {  3,  13,  20 STR_DSCP("CFG_N1_TXC_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXC_PRBS*/
                {  1,  13,  29 STR_DSCP("CFG_N1_TXC_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXC_PRBS_EN*/
                {  1,  13,  24 STR_DSCP("CFG_N1_TXC_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXC_PRBS_FRC_ERR*/
                {  1,  13,  28 STR_DSCP("CFG_N1_TXC_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXC_PRBS_RST*/
                {  1,  13,   0 STR_DSCP("CFG_N1_TXC_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXC_PWR_DWN*/
                {  2,  13,   4 STR_DSCP("CFG_N1_TXC_RATE")}, /*HSS_N1_CTL_CFG_N1_TXC_RATE*/
                {  1,  13,   2 STR_DSCP("CFG_N1_TXC_TS")}, /*HSS_N1_CTL_CFG_N1_TXC_TS*/
                {  2,  13,   6 STR_DSCP("CFG_N1_TXC_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXC_WIDTH*/
                {  1,  14,   1 STR_DSCP("CFG_N1_TXD_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXD_BYPASS*/
                {  1,  14,   3 STR_DSCP("CFG_N1_TXD_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXD_BYP_DATA*/
                {  4,  14,   8 STR_DSCP("CFG_N1_TXD_COEF")}, /*HSS_N1_CTL_CFG_N1_TXD_COEF*/
                {  3,  14,  16 STR_DSCP("CFG_N1_TXD_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXD_DRV_AMPL*/
                {  4,  14,  12 STR_DSCP("CFG_N1_TXD_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXD_DRV_SLEW*/
                {  3,  14,  20 STR_DSCP("CFG_N1_TXD_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXD_PRBS*/
                {  1,  14,  29 STR_DSCP("CFG_N1_TXD_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXD_PRBS_EN*/
                {  1,  14,  24 STR_DSCP("CFG_N1_TXD_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXD_PRBS_FRC_ERR*/
                {  1,  14,  28 STR_DSCP("CFG_N1_TXD_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXD_PRBS_RST*/
                {  1,  14,   0 STR_DSCP("CFG_N1_TXD_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXD_PWR_DWN*/
                {  2,  14,   4 STR_DSCP("CFG_N1_TXD_RATE")}, /*HSS_N1_CTL_CFG_N1_TXD_RATE*/
                {  1,  14,   2 STR_DSCP("CFG_N1_TXD_TS")}, /*HSS_N1_CTL_CFG_N1_TXD_TS*/
                {  2,  14,   6 STR_DSCP("CFG_N1_TXD_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXD_WIDTH*/
                {  1,  15,   1 STR_DSCP("CFG_N1_TXE_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXE_BYPASS*/
                {  1,  15,   3 STR_DSCP("CFG_N1_TXE_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXE_BYP_DATA*/
                {  4,  15,   8 STR_DSCP("CFG_N1_TXE_COEF")}, /*HSS_N1_CTL_CFG_N1_TXE_COEF*/
                {  3,  15,  16 STR_DSCP("CFG_N1_TXE_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXE_DRV_AMPL*/
                {  4,  15,  12 STR_DSCP("CFG_N1_TXE_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXE_DRV_SLEW*/
                {  3,  15,  20 STR_DSCP("CFG_N1_TXE_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXE_PRBS*/
                {  1,  15,  29 STR_DSCP("CFG_N1_TXE_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXE_PRBS_EN*/
                {  1,  15,  24 STR_DSCP("CFG_N1_TXE_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXE_PRBS_FRC_ERR*/
                {  1,  15,  28 STR_DSCP("CFG_N1_TXE_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXE_PRBS_RST*/
                {  1,  15,   0 STR_DSCP("CFG_N1_TXE_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXE_PWR_DWN*/
                {  2,  15,   4 STR_DSCP("CFG_N1_TXE_RATE")}, /*HSS_N1_CTL_CFG_N1_TXE_RATE*/
                {  1,  15,   2 STR_DSCP("CFG_N1_TXE_TS")}, /*HSS_N1_CTL_CFG_N1_TXE_TS*/
                {  2,  15,   6 STR_DSCP("CFG_N1_TXE_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXE_WIDTH*/
                {  1,  16,   1 STR_DSCP("CFG_N1_TXF_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXF_BYPASS*/
                {  1,  16,   3 STR_DSCP("CFG_N1_TXF_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXF_BYP_DATA*/
                {  4,  16,   8 STR_DSCP("CFG_N1_TXF_COEF")}, /*HSS_N1_CTL_CFG_N1_TXF_COEF*/
                {  3,  16,  16 STR_DSCP("CFG_N1_TXF_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXF_DRV_AMPL*/
                {  4,  16,  12 STR_DSCP("CFG_N1_TXF_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXF_DRV_SLEW*/
                {  3,  16,  20 STR_DSCP("CFG_N1_TXF_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXF_PRBS*/
                {  1,  16,  29 STR_DSCP("CFG_N1_TXF_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXF_PRBS_EN*/
                {  1,  16,  24 STR_DSCP("CFG_N1_TXF_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXF_PRBS_FRC_ERR*/
                {  1,  16,  28 STR_DSCP("CFG_N1_TXF_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXF_PRBS_RST*/
                {  1,  16,   0 STR_DSCP("CFG_N1_TXF_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXF_PWR_DWN*/
                {  2,  16,   4 STR_DSCP("CFG_N1_TXF_RATE")}, /*HSS_N1_CTL_CFG_N1_TXF_RATE*/
                {  1,  16,   2 STR_DSCP("CFG_N1_TXF_TS")}, /*HSS_N1_CTL_CFG_N1_TXF_TS*/
                {  2,  16,   6 STR_DSCP("CFG_N1_TXF_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXF_WIDTH*/
                {  1,  17,   1 STR_DSCP("CFG_N1_TXG_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXG_BYPASS*/
                {  1,  17,   3 STR_DSCP("CFG_N1_TXG_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXG_BYP_DATA*/
                {  4,  17,   8 STR_DSCP("CFG_N1_TXG_COEF")}, /*HSS_N1_CTL_CFG_N1_TXG_COEF*/
                {  3,  17,  16 STR_DSCP("CFG_N1_TXG_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXG_DRV_AMPL*/
                {  4,  17,  12 STR_DSCP("CFG_N1_TXG_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXG_DRV_SLEW*/
                {  3,  17,  20 STR_DSCP("CFG_N1_TXG_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXG_PRBS*/
                {  1,  17,  29 STR_DSCP("CFG_N1_TXG_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXG_PRBS_EN*/
                {  1,  17,  24 STR_DSCP("CFG_N1_TXG_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXG_PRBS_FRC_ERR*/
                {  1,  17,  28 STR_DSCP("CFG_N1_TXG_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXG_PRBS_RST*/
                {  1,  17,   0 STR_DSCP("CFG_N1_TXG_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXG_PWR_DWN*/
                {  2,  17,   4 STR_DSCP("CFG_N1_TXG_RATE")}, /*HSS_N1_CTL_CFG_N1_TXG_RATE*/
                {  1,  17,   2 STR_DSCP("CFG_N1_TXG_TS")}, /*HSS_N1_CTL_CFG_N1_TXG_TS*/
                {  2,  17,   6 STR_DSCP("CFG_N1_TXG_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXG_WIDTH*/
                {  1,  18,   1 STR_DSCP("CFG_N1_TXH_BYPASS")}, /*HSS_N1_CTL_CFG_N1_TXH_BYPASS*/
                {  1,  18,   3 STR_DSCP("CFG_N1_TXH_BYP_DATA")}, /*HSS_N1_CTL_CFG_N1_TXH_BYP_DATA*/
                {  4,  18,   8 STR_DSCP("CFG_N1_TXH_COEF")}, /*HSS_N1_CTL_CFG_N1_TXH_COEF*/
                {  3,  18,  16 STR_DSCP("CFG_N1_TXH_DRV_AMPL")}, /*HSS_N1_CTL_CFG_N1_TXH_DRV_AMPL*/
                {  4,  18,  12 STR_DSCP("CFG_N1_TXH_DRV_SLEW")}, /*HSS_N1_CTL_CFG_N1_TXH_DRV_SLEW*/
                {  3,  18,  20 STR_DSCP("CFG_N1_TXH_PRBS")}, /*HSS_N1_CTL_CFG_N1_TXH_PRBS*/
                {  1,  18,  29 STR_DSCP("CFG_N1_TXH_PRBS_EN")}, /*HSS_N1_CTL_CFG_N1_TXH_PRBS_EN*/
                {  1,  18,  24 STR_DSCP("CFG_N1_TXH_PRBS_FRC_ERR")}, /*HSS_N1_CTL_CFG_N1_TXH_PRBS_FRC_ERR*/
                {  1,  18,  28 STR_DSCP("CFG_N1_TXH_PRBS_RST")}, /*HSS_N1_CTL_CFG_N1_TXH_PRBS_RST*/
                {  1,  18,   0 STR_DSCP("CFG_N1_TXH_PWR_DWN")}, /*HSS_N1_CTL_CFG_N1_TXH_PWR_DWN*/
                {  2,  18,   4 STR_DSCP("CFG_N1_TXH_RATE")}, /*HSS_N1_CTL_CFG_N1_TXH_RATE*/
                {  1,  18,   2 STR_DSCP("CFG_N1_TXH_TS")}, /*HSS_N1_CTL_CFG_N1_TXH_TS*/
                {  2,  18,   6 STR_DSCP("CFG_N1_TXH_WIDTH")}, /*HSS_N1_CTL_CFG_N1_TXH_WIDTH*/
};

static fields_t hss_n2_ctl_reg_field[] = {
                {  2,   1,   0 STR_DSCP("CFG_N2_HSS_DIV_SEL")}, /*HSS_N2_CTL_CFG_N2_HSS_DIV_SEL*/
                {  1,   2,  24 STR_DSCP("CFG_N2_HSS_EYE_ENABLE")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_ENABLE*/
                {  4,   2,   0 STR_DSCP("CFG_N2_HSS_EYE_LINK_SEL")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_LINK_SEL*/
                {  3,   2,   4 STR_DSCP("CFG_N2_HSS_EYE_MODE_SEL")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_MODE_SEL*/
                {  1,   2,   8 STR_DSCP("CFG_N2_HSS_EYE_PAT_SEL")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_PAT_SEL*/
                {  1,   2,   9 STR_DSCP("CFG_N2_HSS_EYE_PR_BUMP32")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_PR_BUMP32*/
                {  1,   2,  10 STR_DSCP("CFG_N2_HSS_EYE_PR_CENTER")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_PR_CENTER*/
                {  1,   2,  16 STR_DSCP("CFG_N2_HSS_EYE_PR_DN")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_PR_DN*/
                {  1,   2,  17 STR_DSCP("CFG_N2_HSS_EYE_PR_UP")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_PR_UP*/
                {  1,   2,  20 STR_DSCP("CFG_N2_HSS_EYE_RESET")}, /*HSS_N2_CTL_CFG_N2_HSS_EYE_RESET*/
                {  1,   1,  28 STR_DSCP("CFG_N2_HSS_PDWN_PLL")}, /*HSS_N2_CTL_CFG_N2_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_N2_HSS_PLL_BYP")}, /*HSS_N2_CTL_CFG_N2_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_N2_HSS_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_N2_HSS_REC_CAL")}, /*HSS_N2_CTL_CFG_N2_HSS_REC_CAL*/
                {  1,   1,   4 STR_DSCP("CFG_N2_HSS_REF_CLK_GT400")}, /*HSS_N2_CTL_CFG_N2_HSS_REF_CLK_GT400*/
                {  1,   0,   0 STR_DSCP("CFG_N2_HSS_RESET")}, /*HSS_N2_CTL_CFG_N2_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_N2_HSS_RESYNC_CLK_IN")}, /*HSS_N2_CTL_CFG_N2_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_N2_RG")}, /*HSS_N2_CTL_CFG_N2_RG*/
                {  1,   3,   1 STR_DSCP("CFG_N2_RXA_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXA_BYPASS*/
                {  1,   3,   2 STR_DSCP("CFG_N2_RXA_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXA_CDR_MODE*/
                {  1,   3,   3 STR_DSCP("CFG_N2_RXA_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXA_DATA_LOOP*/
                {  1,   3,  14 STR_DSCP("CFG_N2_RXA_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXA_DATA_SYNC*/
                {  2,   3,  16 STR_DSCP("CFG_N2_RXA_EQ")}, /*HSS_N2_CTL_CFG_N2_RXA_EQ*/
                {  3,   3,  20 STR_DSCP("CFG_N2_RXA_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXA_PRBS*/
                {  1,   3,  29 STR_DSCP("CFG_N2_RXA_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXA_PRBS_EN*/
                {  1,   3,  25 STR_DSCP("CFG_N2_RXA_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXA_PRBS_FRC_ERR*/
                {  1,   3,  28 STR_DSCP("CFG_N2_RXA_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXA_PRBS_RST*/
                {  1,   3,  24 STR_DSCP("CFG_N2_RXA_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXA_PRBS_WRAP*/
                {  1,   3,   0 STR_DSCP("CFG_N2_RXA_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXA_PWR_DWN*/
                {  1,   3,  15 STR_DSCP("CFG_N2_RXA_QRT_CLK_EN")}, /*HSS_N2_CTL_CFG_N2_RXA_QRT_CLK_EN*/
                {  2,   3,   4 STR_DSCP("CFG_N2_RXA_RATE")}, /*HSS_N2_CTL_CFG_N2_RXA_RATE*/
                {  1,   3,  13 STR_DSCP("CFG_N2_RXA_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXA_SIG_DET_EN*/
                {  5,   3,   8 STR_DSCP("CFG_N2_RXA_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXA_SIG_LEV*/
                {  2,   3,   6 STR_DSCP("CFG_N2_RXA_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXA_WIDTH*/
                {  1,   4,   1 STR_DSCP("CFG_N2_RXB_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXB_BYPASS*/
                {  1,   4,   2 STR_DSCP("CFG_N2_RXB_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXB_CDR_MODE*/
                {  1,   4,   3 STR_DSCP("CFG_N2_RXB_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXB_DATA_LOOP*/
                {  1,   4,  14 STR_DSCP("CFG_N2_RXB_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXB_DATA_SYNC*/
                {  2,   4,  16 STR_DSCP("CFG_N2_RXB_EQ")}, /*HSS_N2_CTL_CFG_N2_RXB_EQ*/
                {  3,   4,  20 STR_DSCP("CFG_N2_RXB_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXB_PRBS*/
                {  1,   4,  29 STR_DSCP("CFG_N2_RXB_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXB_PRBS_EN*/
                {  1,   4,  25 STR_DSCP("CFG_N2_RXB_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXB_PRBS_FRC_ERR*/
                {  1,   4,  28 STR_DSCP("CFG_N2_RXB_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXB_PRBS_RST*/
                {  1,   4,  24 STR_DSCP("CFG_N2_RXB_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXB_PRBS_WRAP*/
                {  1,   4,   0 STR_DSCP("CFG_N2_RXB_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXB_PWR_DWN*/
                {  1,   4,  15 STR_DSCP("CFG_N2_RXB_QRT_CLK_EN")}, /*HSS_N2_CTL_CFG_N2_RXB_QRT_CLK_EN*/
                {  2,   4,   4 STR_DSCP("CFG_N2_RXB_RATE")}, /*HSS_N2_CTL_CFG_N2_RXB_RATE*/
                {  1,   4,  13 STR_DSCP("CFG_N2_RXB_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXB_SIG_DET_EN*/
                {  5,   4,   8 STR_DSCP("CFG_N2_RXB_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXB_SIG_LEV*/
                {  2,   4,   6 STR_DSCP("CFG_N2_RXB_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXB_WIDTH*/
                {  1,   5,   1 STR_DSCP("CFG_N2_RXC_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXC_BYPASS*/
                {  1,   5,   2 STR_DSCP("CFG_N2_RXC_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXC_CDR_MODE*/
                {  1,   5,   3 STR_DSCP("CFG_N2_RXC_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXC_DATA_LOOP*/
                {  1,   5,  14 STR_DSCP("CFG_N2_RXC_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXC_DATA_SYNC*/
                {  2,   5,  16 STR_DSCP("CFG_N2_RXC_EQ")}, /*HSS_N2_CTL_CFG_N2_RXC_EQ*/
                {  3,   5,  20 STR_DSCP("CFG_N2_RXC_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXC_PRBS*/
                {  1,   5,  29 STR_DSCP("CFG_N2_RXC_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXC_PRBS_EN*/
                {  1,   5,  25 STR_DSCP("CFG_N2_RXC_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXC_PRBS_FRC_ERR*/
                {  1,   5,  28 STR_DSCP("CFG_N2_RXC_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXC_PRBS_RST*/
                {  1,   5,  24 STR_DSCP("CFG_N2_RXC_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXC_PRBS_WRAP*/
                {  1,   5,   0 STR_DSCP("CFG_N2_RXC_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXC_PWR_DWN*/
                {  1,   5,  15 STR_DSCP("CFG_N2_RXC_QRT_CLK_EN")}, /*HSS_N2_CTL_CFG_N2_RXC_QRT_CLK_EN*/
                {  2,   5,   4 STR_DSCP("CFG_N2_RXC_RATE")}, /*HSS_N2_CTL_CFG_N2_RXC_RATE*/
                {  1,   5,  13 STR_DSCP("CFG_N2_RXC_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXC_SIG_DET_EN*/
                {  5,   5,   8 STR_DSCP("CFG_N2_RXC_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXC_SIG_LEV*/
                {  2,   5,   6 STR_DSCP("CFG_N2_RXC_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXC_WIDTH*/
                {  1,   6,   1 STR_DSCP("CFG_N2_RXD_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXD_BYPASS*/
                {  1,   6,   2 STR_DSCP("CFG_N2_RXD_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXD_CDR_MODE*/
                {  1,   6,   3 STR_DSCP("CFG_N2_RXD_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXD_DATA_LOOP*/
                {  1,   6,  14 STR_DSCP("CFG_N2_RXD_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXD_DATA_SYNC*/
                {  2,   6,  16 STR_DSCP("CFG_N2_RXD_EQ")}, /*HSS_N2_CTL_CFG_N2_RXD_EQ*/
                {  3,   6,  20 STR_DSCP("CFG_N2_RXD_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXD_PRBS*/
                {  1,   6,  29 STR_DSCP("CFG_N2_RXD_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXD_PRBS_EN*/
                {  1,   6,  25 STR_DSCP("CFG_N2_RXD_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXD_PRBS_FRC_ERR*/
                {  1,   6,  28 STR_DSCP("CFG_N2_RXD_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXD_PRBS_RST*/
                {  1,   6,  24 STR_DSCP("CFG_N2_RXD_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXD_PRBS_WRAP*/
                {  1,   6,   0 STR_DSCP("CFG_N2_RXD_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXD_PWR_DWN*/
                {  1,   6,  15 STR_DSCP("CFG_N2_RXD_QRT_CLK_EN")}, /*HSS_N2_CTL_CFG_N2_RXD_QRT_CLK_EN*/
                {  2,   6,   4 STR_DSCP("CFG_N2_RXD_RATE")}, /*HSS_N2_CTL_CFG_N2_RXD_RATE*/
                {  1,   6,  13 STR_DSCP("CFG_N2_RXD_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXD_SIG_DET_EN*/
                {  5,   6,   8 STR_DSCP("CFG_N2_RXD_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXD_SIG_LEV*/
                {  2,   6,   6 STR_DSCP("CFG_N2_RXD_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXD_WIDTH*/
                {  1,   7,   1 STR_DSCP("CFG_N2_RXE_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXE_BYPASS*/
                {  1,   7,   2 STR_DSCP("CFG_N2_RXE_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXE_CDR_MODE*/
                {  1,   7,   3 STR_DSCP("CFG_N2_RXE_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXE_DATA_LOOP*/
                {  1,   7,  14 STR_DSCP("CFG_N2_RXE_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXE_DATA_SYNC*/
                {  2,   7,  16 STR_DSCP("CFG_N2_RXE_EQ")}, /*HSS_N2_CTL_CFG_N2_RXE_EQ*/
                {  3,   7,  20 STR_DSCP("CFG_N2_RXE_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXE_PRBS*/
                {  1,   7,  29 STR_DSCP("CFG_N2_RXE_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXE_PRBS_EN*/
                {  1,   7,  25 STR_DSCP("CFG_N2_RXE_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXE_PRBS_FRC_ERR*/
                {  1,   7,  28 STR_DSCP("CFG_N2_RXE_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXE_PRBS_RST*/
                {  1,   7,  24 STR_DSCP("CFG_N2_RXE_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXE_PRBS_WRAP*/
                {  1,   7,   0 STR_DSCP("CFG_N2_RXE_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXE_PWR_DWN*/
                {  2,   7,   4 STR_DSCP("CFG_N2_RXE_RATE")}, /*HSS_N2_CTL_CFG_N2_RXE_RATE*/
                {  1,   7,  13 STR_DSCP("CFG_N2_RXE_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXE_SIG_DET_EN*/
                {  5,   7,   8 STR_DSCP("CFG_N2_RXE_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXE_SIG_LEV*/
                {  2,   7,   6 STR_DSCP("CFG_N2_RXE_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXE_WIDTH*/
                {  1,   8,   1 STR_DSCP("CFG_N2_RXF_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXF_BYPASS*/
                {  1,   8,   2 STR_DSCP("CFG_N2_RXF_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXF_CDR_MODE*/
                {  1,   8,   3 STR_DSCP("CFG_N2_RXF_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXF_DATA_LOOP*/
                {  1,   8,  14 STR_DSCP("CFG_N2_RXF_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXF_DATA_SYNC*/
                {  2,   8,  16 STR_DSCP("CFG_N2_RXF_EQ")}, /*HSS_N2_CTL_CFG_N2_RXF_EQ*/
                {  3,   8,  20 STR_DSCP("CFG_N2_RXF_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXF_PRBS*/
                {  1,   8,  29 STR_DSCP("CFG_N2_RXF_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXF_PRBS_EN*/
                {  1,   8,  25 STR_DSCP("CFG_N2_RXF_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXF_PRBS_FRC_ERR*/
                {  1,   8,  28 STR_DSCP("CFG_N2_RXF_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXF_PRBS_RST*/
                {  1,   8,  24 STR_DSCP("CFG_N2_RXF_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXF_PRBS_WRAP*/
                {  1,   8,   0 STR_DSCP("CFG_N2_RXF_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXF_PWR_DWN*/
                {  2,   8,   4 STR_DSCP("CFG_N2_RXF_RATE")}, /*HSS_N2_CTL_CFG_N2_RXF_RATE*/
                {  1,   8,  13 STR_DSCP("CFG_N2_RXF_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXF_SIG_DET_EN*/
                {  5,   8,   8 STR_DSCP("CFG_N2_RXF_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXF_SIG_LEV*/
                {  2,   8,   6 STR_DSCP("CFG_N2_RXF_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXF_WIDTH*/
                {  1,   9,   1 STR_DSCP("CFG_N2_RXG_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXG_BYPASS*/
                {  1,   9,   2 STR_DSCP("CFG_N2_RXG_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXG_CDR_MODE*/
                {  1,   9,   3 STR_DSCP("CFG_N2_RXG_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXG_DATA_LOOP*/
                {  1,   9,  14 STR_DSCP("CFG_N2_RXG_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXG_DATA_SYNC*/
                {  2,   9,  16 STR_DSCP("CFG_N2_RXG_EQ")}, /*HSS_N2_CTL_CFG_N2_RXG_EQ*/
                {  3,   9,  20 STR_DSCP("CFG_N2_RXG_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXG_PRBS*/
                {  1,   9,  29 STR_DSCP("CFG_N2_RXG_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXG_PRBS_EN*/
                {  1,   9,  25 STR_DSCP("CFG_N2_RXG_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXG_PRBS_FRC_ERR*/
                {  1,   9,  28 STR_DSCP("CFG_N2_RXG_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXG_PRBS_RST*/
                {  1,   9,  24 STR_DSCP("CFG_N2_RXG_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXG_PRBS_WRAP*/
                {  1,   9,   0 STR_DSCP("CFG_N2_RXG_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXG_PWR_DWN*/
                {  2,   9,   4 STR_DSCP("CFG_N2_RXG_RATE")}, /*HSS_N2_CTL_CFG_N2_RXG_RATE*/
                {  1,   9,  13 STR_DSCP("CFG_N2_RXG_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXG_SIG_DET_EN*/
                {  5,   9,   8 STR_DSCP("CFG_N2_RXG_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXG_SIG_LEV*/
                {  2,   9,   6 STR_DSCP("CFG_N2_RXG_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXG_WIDTH*/
                {  1,  10,   1 STR_DSCP("CFG_N2_RXH_BYPASS")}, /*HSS_N2_CTL_CFG_N2_RXH_BYPASS*/
                {  1,  10,   2 STR_DSCP("CFG_N2_RXH_CDR_MODE")}, /*HSS_N2_CTL_CFG_N2_RXH_CDR_MODE*/
                {  1,  10,   3 STR_DSCP("CFG_N2_RXH_DATA_LOOP")}, /*HSS_N2_CTL_CFG_N2_RXH_DATA_LOOP*/
                {  1,  10,  14 STR_DSCP("CFG_N2_RXH_DATA_SYNC")}, /*HSS_N2_CTL_CFG_N2_RXH_DATA_SYNC*/
                {  2,  10,  16 STR_DSCP("CFG_N2_RXH_EQ")}, /*HSS_N2_CTL_CFG_N2_RXH_EQ*/
                {  3,  10,  20 STR_DSCP("CFG_N2_RXH_PRBS")}, /*HSS_N2_CTL_CFG_N2_RXH_PRBS*/
                {  1,  10,  29 STR_DSCP("CFG_N2_RXH_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_RXH_PRBS_EN*/
                {  1,  10,  25 STR_DSCP("CFG_N2_RXH_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_RXH_PRBS_FRC_ERR*/
                {  1,  10,  28 STR_DSCP("CFG_N2_RXH_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_RXH_PRBS_RST*/
                {  1,  10,  24 STR_DSCP("CFG_N2_RXH_PRBS_WRAP")}, /*HSS_N2_CTL_CFG_N2_RXH_PRBS_WRAP*/
                {  1,  10,   0 STR_DSCP("CFG_N2_RXH_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_RXH_PWR_DWN*/
                {  2,  10,   4 STR_DSCP("CFG_N2_RXH_RATE")}, /*HSS_N2_CTL_CFG_N2_RXH_RATE*/
                {  1,  10,  13 STR_DSCP("CFG_N2_RXH_SIG_DET_EN")}, /*HSS_N2_CTL_CFG_N2_RXH_SIG_DET_EN*/
                {  5,  10,   8 STR_DSCP("CFG_N2_RXH_SIG_LEV")}, /*HSS_N2_CTL_CFG_N2_RXH_SIG_LEV*/
                {  2,  10,   6 STR_DSCP("CFG_N2_RXH_WIDTH")}, /*HSS_N2_CTL_CFG_N2_RXH_WIDTH*/
                {  1,  11,   1 STR_DSCP("CFG_N2_TXA_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXA_BYPASS*/
                {  1,  11,   3 STR_DSCP("CFG_N2_TXA_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXA_BYP_DATA*/
                {  4,  11,   8 STR_DSCP("CFG_N2_TXA_COEF")}, /*HSS_N2_CTL_CFG_N2_TXA_COEF*/
                {  3,  11,  16 STR_DSCP("CFG_N2_TXA_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXA_DRV_AMPL*/
                {  4,  11,  12 STR_DSCP("CFG_N2_TXA_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXA_DRV_SLEW*/
                {  3,  11,  20 STR_DSCP("CFG_N2_TXA_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXA_PRBS*/
                {  1,  11,  29 STR_DSCP("CFG_N2_TXA_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXA_PRBS_EN*/
                {  1,  11,  24 STR_DSCP("CFG_N2_TXA_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXA_PRBS_FRC_ERR*/
                {  1,  11,  28 STR_DSCP("CFG_N2_TXA_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXA_PRBS_RST*/
                {  1,  11,   0 STR_DSCP("CFG_N2_TXA_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXA_PWR_DWN*/
                {  2,  11,   4 STR_DSCP("CFG_N2_TXA_RATE")}, /*HSS_N2_CTL_CFG_N2_TXA_RATE*/
                {  1,  11,   2 STR_DSCP("CFG_N2_TXA_TS")}, /*HSS_N2_CTL_CFG_N2_TXA_TS*/
                {  2,  11,   6 STR_DSCP("CFG_N2_TXA_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXA_WIDTH*/
                {  1,  12,   1 STR_DSCP("CFG_N2_TXB_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXB_BYPASS*/
                {  1,  12,   3 STR_DSCP("CFG_N2_TXB_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXB_BYP_DATA*/
                {  4,  12,   8 STR_DSCP("CFG_N2_TXB_COEF")}, /*HSS_N2_CTL_CFG_N2_TXB_COEF*/
                {  3,  12,  16 STR_DSCP("CFG_N2_TXB_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXB_DRV_AMPL*/
                {  4,  12,  12 STR_DSCP("CFG_N2_TXB_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXB_DRV_SLEW*/
                {  3,  12,  20 STR_DSCP("CFG_N2_TXB_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXB_PRBS*/
                {  1,  12,  29 STR_DSCP("CFG_N2_TXB_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXB_PRBS_EN*/
                {  1,  12,  24 STR_DSCP("CFG_N2_TXB_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXB_PRBS_FRC_ERR*/
                {  1,  12,  28 STR_DSCP("CFG_N2_TXB_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXB_PRBS_RST*/
                {  1,  12,   0 STR_DSCP("CFG_N2_TXB_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXB_PWR_DWN*/
                {  2,  12,   4 STR_DSCP("CFG_N2_TXB_RATE")}, /*HSS_N2_CTL_CFG_N2_TXB_RATE*/
                {  1,  12,   2 STR_DSCP("CFG_N2_TXB_TS")}, /*HSS_N2_CTL_CFG_N2_TXB_TS*/
                {  2,  12,   6 STR_DSCP("CFG_N2_TXB_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXB_WIDTH*/
                {  1,  13,   1 STR_DSCP("CFG_N2_TXC_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXC_BYPASS*/
                {  1,  13,   3 STR_DSCP("CFG_N2_TXC_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXC_BYP_DATA*/
                {  4,  13,   8 STR_DSCP("CFG_N2_TXC_COEF")}, /*HSS_N2_CTL_CFG_N2_TXC_COEF*/
                {  3,  13,  16 STR_DSCP("CFG_N2_TXC_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXC_DRV_AMPL*/
                {  4,  13,  12 STR_DSCP("CFG_N2_TXC_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXC_DRV_SLEW*/
                {  3,  13,  20 STR_DSCP("CFG_N2_TXC_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXC_PRBS*/
                {  1,  13,  29 STR_DSCP("CFG_N2_TXC_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXC_PRBS_EN*/
                {  1,  13,  24 STR_DSCP("CFG_N2_TXC_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXC_PRBS_FRC_ERR*/
                {  1,  13,  28 STR_DSCP("CFG_N2_TXC_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXC_PRBS_RST*/
                {  1,  13,   0 STR_DSCP("CFG_N2_TXC_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXC_PWR_DWN*/
                {  2,  13,   4 STR_DSCP("CFG_N2_TXC_RATE")}, /*HSS_N2_CTL_CFG_N2_TXC_RATE*/
                {  1,  13,   2 STR_DSCP("CFG_N2_TXC_TS")}, /*HSS_N2_CTL_CFG_N2_TXC_TS*/
                {  2,  13,   6 STR_DSCP("CFG_N2_TXC_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXC_WIDTH*/
                {  1,  14,   1 STR_DSCP("CFG_N2_TXD_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXD_BYPASS*/
                {  1,  14,   3 STR_DSCP("CFG_N2_TXD_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXD_BYP_DATA*/
                {  4,  14,   8 STR_DSCP("CFG_N2_TXD_COEF")}, /*HSS_N2_CTL_CFG_N2_TXD_COEF*/
                {  3,  14,  16 STR_DSCP("CFG_N2_TXD_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXD_DRV_AMPL*/
                {  4,  14,  12 STR_DSCP("CFG_N2_TXD_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXD_DRV_SLEW*/
                {  3,  14,  20 STR_DSCP("CFG_N2_TXD_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXD_PRBS*/
                {  1,  14,  29 STR_DSCP("CFG_N2_TXD_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXD_PRBS_EN*/
                {  1,  14,  24 STR_DSCP("CFG_N2_TXD_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXD_PRBS_FRC_ERR*/
                {  1,  14,  28 STR_DSCP("CFG_N2_TXD_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXD_PRBS_RST*/
                {  1,  14,   0 STR_DSCP("CFG_N2_TXD_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXD_PWR_DWN*/
                {  2,  14,   4 STR_DSCP("CFG_N2_TXD_RATE")}, /*HSS_N2_CTL_CFG_N2_TXD_RATE*/
                {  1,  14,   2 STR_DSCP("CFG_N2_TXD_TS")}, /*HSS_N2_CTL_CFG_N2_TXD_TS*/
                {  2,  14,   6 STR_DSCP("CFG_N2_TXD_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXD_WIDTH*/
                {  1,  15,   1 STR_DSCP("CFG_N2_TXE_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXE_BYPASS*/
                {  1,  15,   3 STR_DSCP("CFG_N2_TXE_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXE_BYP_DATA*/
                {  4,  15,   8 STR_DSCP("CFG_N2_TXE_COEF")}, /*HSS_N2_CTL_CFG_N2_TXE_COEF*/
                {  3,  15,  16 STR_DSCP("CFG_N2_TXE_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXE_DRV_AMPL*/
                {  4,  15,  12 STR_DSCP("CFG_N2_TXE_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXE_DRV_SLEW*/
                {  3,  15,  20 STR_DSCP("CFG_N2_TXE_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXE_PRBS*/
                {  1,  15,  29 STR_DSCP("CFG_N2_TXE_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXE_PRBS_EN*/
                {  1,  15,  24 STR_DSCP("CFG_N2_TXE_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXE_PRBS_FRC_ERR*/
                {  1,  15,  28 STR_DSCP("CFG_N2_TXE_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXE_PRBS_RST*/
                {  1,  15,   0 STR_DSCP("CFG_N2_TXE_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXE_PWR_DWN*/
                {  2,  15,   4 STR_DSCP("CFG_N2_TXE_RATE")}, /*HSS_N2_CTL_CFG_N2_TXE_RATE*/
                {  1,  15,   2 STR_DSCP("CFG_N2_TXE_TS")}, /*HSS_N2_CTL_CFG_N2_TXE_TS*/
                {  2,  15,   6 STR_DSCP("CFG_N2_TXE_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXE_WIDTH*/
                {  1,  16,   1 STR_DSCP("CFG_N2_TXF_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXF_BYPASS*/
                {  1,  16,   3 STR_DSCP("CFG_N2_TXF_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXF_BYP_DATA*/
                {  4,  16,   8 STR_DSCP("CFG_N2_TXF_COEF")}, /*HSS_N2_CTL_CFG_N2_TXF_COEF*/
                {  3,  16,  16 STR_DSCP("CFG_N2_TXF_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXF_DRV_AMPL*/
                {  4,  16,  12 STR_DSCP("CFG_N2_TXF_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXF_DRV_SLEW*/
                {  3,  16,  20 STR_DSCP("CFG_N2_TXF_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXF_PRBS*/
                {  1,  16,  29 STR_DSCP("CFG_N2_TXF_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXF_PRBS_EN*/
                {  1,  16,  24 STR_DSCP("CFG_N2_TXF_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXF_PRBS_FRC_ERR*/
                {  1,  16,  28 STR_DSCP("CFG_N2_TXF_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXF_PRBS_RST*/
                {  1,  16,   0 STR_DSCP("CFG_N2_TXF_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXF_PWR_DWN*/
                {  2,  16,   4 STR_DSCP("CFG_N2_TXF_RATE")}, /*HSS_N2_CTL_CFG_N2_TXF_RATE*/
                {  1,  16,   2 STR_DSCP("CFG_N2_TXF_TS")}, /*HSS_N2_CTL_CFG_N2_TXF_TS*/
                {  2,  16,   6 STR_DSCP("CFG_N2_TXF_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXF_WIDTH*/
                {  1,  17,   1 STR_DSCP("CFG_N2_TXG_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXG_BYPASS*/
                {  1,  17,   3 STR_DSCP("CFG_N2_TXG_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXG_BYP_DATA*/
                {  4,  17,   8 STR_DSCP("CFG_N2_TXG_COEF")}, /*HSS_N2_CTL_CFG_N2_TXG_COEF*/
                {  3,  17,  16 STR_DSCP("CFG_N2_TXG_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXG_DRV_AMPL*/
                {  4,  17,  12 STR_DSCP("CFG_N2_TXG_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXG_DRV_SLEW*/
                {  3,  17,  20 STR_DSCP("CFG_N2_TXG_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXG_PRBS*/
                {  1,  17,  29 STR_DSCP("CFG_N2_TXG_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXG_PRBS_EN*/
                {  1,  17,  24 STR_DSCP("CFG_N2_TXG_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXG_PRBS_FRC_ERR*/
                {  1,  17,  28 STR_DSCP("CFG_N2_TXG_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXG_PRBS_RST*/
                {  1,  17,   0 STR_DSCP("CFG_N2_TXG_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXG_PWR_DWN*/
                {  2,  17,   4 STR_DSCP("CFG_N2_TXG_RATE")}, /*HSS_N2_CTL_CFG_N2_TXG_RATE*/
                {  1,  17,   2 STR_DSCP("CFG_N2_TXG_TS")}, /*HSS_N2_CTL_CFG_N2_TXG_TS*/
                {  2,  17,   6 STR_DSCP("CFG_N2_TXG_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXG_WIDTH*/
                {  1,  18,   1 STR_DSCP("CFG_N2_TXH_BYPASS")}, /*HSS_N2_CTL_CFG_N2_TXH_BYPASS*/
                {  1,  18,   3 STR_DSCP("CFG_N2_TXH_BYP_DATA")}, /*HSS_N2_CTL_CFG_N2_TXH_BYP_DATA*/
                {  4,  18,   8 STR_DSCP("CFG_N2_TXH_COEF")}, /*HSS_N2_CTL_CFG_N2_TXH_COEF*/
                {  3,  18,  16 STR_DSCP("CFG_N2_TXH_DRV_AMPL")}, /*HSS_N2_CTL_CFG_N2_TXH_DRV_AMPL*/
                {  4,  18,  12 STR_DSCP("CFG_N2_TXH_DRV_SLEW")}, /*HSS_N2_CTL_CFG_N2_TXH_DRV_SLEW*/
                {  3,  18,  20 STR_DSCP("CFG_N2_TXH_PRBS")}, /*HSS_N2_CTL_CFG_N2_TXH_PRBS*/
                {  1,  18,  29 STR_DSCP("CFG_N2_TXH_PRBS_EN")}, /*HSS_N2_CTL_CFG_N2_TXH_PRBS_EN*/
                {  1,  18,  24 STR_DSCP("CFG_N2_TXH_PRBS_FRC_ERR")}, /*HSS_N2_CTL_CFG_N2_TXH_PRBS_FRC_ERR*/
                {  1,  18,  28 STR_DSCP("CFG_N2_TXH_PRBS_RST")}, /*HSS_N2_CTL_CFG_N2_TXH_PRBS_RST*/
                {  1,  18,   0 STR_DSCP("CFG_N2_TXH_PWR_DWN")}, /*HSS_N2_CTL_CFG_N2_TXH_PWR_DWN*/
                {  2,  18,   4 STR_DSCP("CFG_N2_TXH_RATE")}, /*HSS_N2_CTL_CFG_N2_TXH_RATE*/
                {  1,  18,   2 STR_DSCP("CFG_N2_TXH_TS")}, /*HSS_N2_CTL_CFG_N2_TXH_TS*/
                {  2,  18,   6 STR_DSCP("CFG_N2_TXH_WIDTH")}, /*HSS_N2_CTL_CFG_N2_TXH_WIDTH*/
};

static fields_t hss_n3_ctl_reg_field[] = {
                {  2,   1,   0 STR_DSCP("CFG_N3_HSS_DIV_SEL")}, /*HSS_N3_CTL_CFG_N3_HSS_DIV_SEL*/
                {  1,   2,  24 STR_DSCP("CFG_N3_HSS_EYE_ENABLE")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_ENABLE*/
                {  4,   2,   0 STR_DSCP("CFG_N3_HSS_EYE_LINK_SEL")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_LINK_SEL*/
                {  3,   2,   4 STR_DSCP("CFG_N3_HSS_EYE_MODE_SEL")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_MODE_SEL*/
                {  1,   2,   8 STR_DSCP("CFG_N3_HSS_EYE_PAT_SEL")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_PAT_SEL*/
                {  1,   2,   9 STR_DSCP("CFG_N3_HSS_EYE_PR_BUMP32")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_PR_BUMP32*/
                {  1,   2,  10 STR_DSCP("CFG_N3_HSS_EYE_PR_CENTER")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_PR_CENTER*/
                {  1,   2,  16 STR_DSCP("CFG_N3_HSS_EYE_PR_DN")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_PR_DN*/
                {  1,   2,  17 STR_DSCP("CFG_N3_HSS_EYE_PR_UP")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_PR_UP*/
                {  1,   2,  20 STR_DSCP("CFG_N3_HSS_EYE_RESET")}, /*HSS_N3_CTL_CFG_N3_HSS_EYE_RESET*/
                {  1,   1,  28 STR_DSCP("CFG_N3_HSS_PDWN_PLL")}, /*HSS_N3_CTL_CFG_N3_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_N3_HSS_PLL_BYP")}, /*HSS_N3_CTL_CFG_N3_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_N3_HSS_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_N3_HSS_REC_CAL")}, /*HSS_N3_CTL_CFG_N3_HSS_REC_CAL*/
                {  1,   1,   4 STR_DSCP("CFG_N3_HSS_REF_CLK_GT400")}, /*HSS_N3_CTL_CFG_N3_HSS_REF_CLK_GT400*/
                {  1,   0,   0 STR_DSCP("CFG_N3_HSS_RESET")}, /*HSS_N3_CTL_CFG_N3_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_N3_HSS_RESYNC_CLK_IN")}, /*HSS_N3_CTL_CFG_N3_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_N3_RG")}, /*HSS_N3_CTL_CFG_N3_RG*/
                {  1,   3,   1 STR_DSCP("CFG_N3_RXA_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXA_BYPASS*/
                {  1,   3,   2 STR_DSCP("CFG_N3_RXA_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXA_CDR_MODE*/
                {  1,   3,   3 STR_DSCP("CFG_N3_RXA_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXA_DATA_LOOP*/
                {  1,   3,  14 STR_DSCP("CFG_N3_RXA_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXA_DATA_SYNC*/
                {  2,   3,  16 STR_DSCP("CFG_N3_RXA_EQ")}, /*HSS_N3_CTL_CFG_N3_RXA_EQ*/
                {  3,   3,  20 STR_DSCP("CFG_N3_RXA_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXA_PRBS*/
                {  1,   3,  29 STR_DSCP("CFG_N3_RXA_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXA_PRBS_EN*/
                {  1,   3,  25 STR_DSCP("CFG_N3_RXA_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXA_PRBS_FRC_ERR*/
                {  1,   3,  28 STR_DSCP("CFG_N3_RXA_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXA_PRBS_RST*/
                {  1,   3,  24 STR_DSCP("CFG_N3_RXA_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXA_PRBS_WRAP*/
                {  1,   3,   0 STR_DSCP("CFG_N3_RXA_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXA_PWR_DWN*/
                {  1,   3,  15 STR_DSCP("CFG_N3_RXA_QRT_CLK_EN")}, /*HSS_N3_CTL_CFG_N3_RXA_QRT_CLK_EN*/
                {  2,   3,   4 STR_DSCP("CFG_N3_RXA_RATE")}, /*HSS_N3_CTL_CFG_N3_RXA_RATE*/
                {  1,   3,  13 STR_DSCP("CFG_N3_RXA_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXA_SIG_DET_EN*/
                {  5,   3,   8 STR_DSCP("CFG_N3_RXA_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXA_SIG_LEV*/
                {  2,   3,   6 STR_DSCP("CFG_N3_RXA_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXA_WIDTH*/
                {  1,   4,   1 STR_DSCP("CFG_N3_RXB_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXB_BYPASS*/
                {  1,   4,   2 STR_DSCP("CFG_N3_RXB_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXB_CDR_MODE*/
                {  1,   4,   3 STR_DSCP("CFG_N3_RXB_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXB_DATA_LOOP*/
                {  1,   4,  14 STR_DSCP("CFG_N3_RXB_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXB_DATA_SYNC*/
                {  2,   4,  16 STR_DSCP("CFG_N3_RXB_EQ")}, /*HSS_N3_CTL_CFG_N3_RXB_EQ*/
                {  3,   4,  20 STR_DSCP("CFG_N3_RXB_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXB_PRBS*/
                {  1,   4,  29 STR_DSCP("CFG_N3_RXB_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXB_PRBS_EN*/
                {  1,   4,  25 STR_DSCP("CFG_N3_RXB_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXB_PRBS_FRC_ERR*/
                {  1,   4,  28 STR_DSCP("CFG_N3_RXB_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXB_PRBS_RST*/
                {  1,   4,  24 STR_DSCP("CFG_N3_RXB_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXB_PRBS_WRAP*/
                {  1,   4,   0 STR_DSCP("CFG_N3_RXB_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXB_PWR_DWN*/
                {  1,   4,  15 STR_DSCP("CFG_N3_RXB_QRT_CLK_EN")}, /*HSS_N3_CTL_CFG_N3_RXB_QRT_CLK_EN*/
                {  2,   4,   4 STR_DSCP("CFG_N3_RXB_RATE")}, /*HSS_N3_CTL_CFG_N3_RXB_RATE*/
                {  1,   4,  13 STR_DSCP("CFG_N3_RXB_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXB_SIG_DET_EN*/
                {  5,   4,   8 STR_DSCP("CFG_N3_RXB_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXB_SIG_LEV*/
                {  2,   4,   6 STR_DSCP("CFG_N3_RXB_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXB_WIDTH*/
                {  1,   5,   1 STR_DSCP("CFG_N3_RXC_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXC_BYPASS*/
                {  1,   5,   2 STR_DSCP("CFG_N3_RXC_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXC_CDR_MODE*/
                {  1,   5,   3 STR_DSCP("CFG_N3_RXC_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXC_DATA_LOOP*/
                {  1,   5,  14 STR_DSCP("CFG_N3_RXC_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXC_DATA_SYNC*/
                {  2,   5,  16 STR_DSCP("CFG_N3_RXC_EQ")}, /*HSS_N3_CTL_CFG_N3_RXC_EQ*/
                {  3,   5,  20 STR_DSCP("CFG_N3_RXC_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXC_PRBS*/
                {  1,   5,  29 STR_DSCP("CFG_N3_RXC_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXC_PRBS_EN*/
                {  1,   5,  25 STR_DSCP("CFG_N3_RXC_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXC_PRBS_FRC_ERR*/
                {  1,   5,  28 STR_DSCP("CFG_N3_RXC_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXC_PRBS_RST*/
                {  1,   5,  24 STR_DSCP("CFG_N3_RXC_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXC_PRBS_WRAP*/
                {  1,   5,   0 STR_DSCP("CFG_N3_RXC_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXC_PWR_DWN*/
                {  1,   5,  15 STR_DSCP("CFG_N3_RXC_QRT_CLK_EN")}, /*HSS_N3_CTL_CFG_N3_RXC_QRT_CLK_EN*/
                {  2,   5,   4 STR_DSCP("CFG_N3_RXC_RATE")}, /*HSS_N3_CTL_CFG_N3_RXC_RATE*/
                {  1,   5,  13 STR_DSCP("CFG_N3_RXC_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXC_SIG_DET_EN*/
                {  5,   5,   8 STR_DSCP("CFG_N3_RXC_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXC_SIG_LEV*/
                {  2,   5,   6 STR_DSCP("CFG_N3_RXC_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXC_WIDTH*/
                {  1,   6,   1 STR_DSCP("CFG_N3_RXD_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXD_BYPASS*/
                {  1,   6,   2 STR_DSCP("CFG_N3_RXD_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXD_CDR_MODE*/
                {  1,   6,   3 STR_DSCP("CFG_N3_RXD_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXD_DATA_LOOP*/
                {  1,   6,  14 STR_DSCP("CFG_N3_RXD_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXD_DATA_SYNC*/
                {  2,   6,  16 STR_DSCP("CFG_N3_RXD_EQ")}, /*HSS_N3_CTL_CFG_N3_RXD_EQ*/
                {  3,   6,  20 STR_DSCP("CFG_N3_RXD_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXD_PRBS*/
                {  1,   6,  29 STR_DSCP("CFG_N3_RXD_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXD_PRBS_EN*/
                {  1,   6,  25 STR_DSCP("CFG_N3_RXD_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXD_PRBS_FRC_ERR*/
                {  1,   6,  28 STR_DSCP("CFG_N3_RXD_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXD_PRBS_RST*/
                {  1,   6,  24 STR_DSCP("CFG_N3_RXD_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXD_PRBS_WRAP*/
                {  1,   6,   0 STR_DSCP("CFG_N3_RXD_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXD_PWR_DWN*/
                {  1,   6,  15 STR_DSCP("CFG_N3_RXD_QRT_CLK_EN")}, /*HSS_N3_CTL_CFG_N3_RXD_QRT_CLK_EN*/
                {  2,   6,   4 STR_DSCP("CFG_N3_RXD_RATE")}, /*HSS_N3_CTL_CFG_N3_RXD_RATE*/
                {  1,   6,  13 STR_DSCP("CFG_N3_RXD_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXD_SIG_DET_EN*/
                {  5,   6,   8 STR_DSCP("CFG_N3_RXD_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXD_SIG_LEV*/
                {  2,   6,   6 STR_DSCP("CFG_N3_RXD_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXD_WIDTH*/
                {  1,   7,   1 STR_DSCP("CFG_N3_RXE_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXE_BYPASS*/
                {  1,   7,   2 STR_DSCP("CFG_N3_RXE_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXE_CDR_MODE*/
                {  1,   7,   3 STR_DSCP("CFG_N3_RXE_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXE_DATA_LOOP*/
                {  1,   7,  14 STR_DSCP("CFG_N3_RXE_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXE_DATA_SYNC*/
                {  2,   7,  16 STR_DSCP("CFG_N3_RXE_EQ")}, /*HSS_N3_CTL_CFG_N3_RXE_EQ*/
                {  3,   7,  20 STR_DSCP("CFG_N3_RXE_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXE_PRBS*/
                {  1,   7,  29 STR_DSCP("CFG_N3_RXE_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXE_PRBS_EN*/
                {  1,   7,  25 STR_DSCP("CFG_N3_RXE_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXE_PRBS_FRC_ERR*/
                {  1,   7,  28 STR_DSCP("CFG_N3_RXE_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXE_PRBS_RST*/
                {  1,   7,  24 STR_DSCP("CFG_N3_RXE_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXE_PRBS_WRAP*/
                {  1,   7,   0 STR_DSCP("CFG_N3_RXE_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXE_PWR_DWN*/
                {  2,   7,   4 STR_DSCP("CFG_N3_RXE_RATE")}, /*HSS_N3_CTL_CFG_N3_RXE_RATE*/
                {  1,   7,  13 STR_DSCP("CFG_N3_RXE_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXE_SIG_DET_EN*/
                {  5,   7,   8 STR_DSCP("CFG_N3_RXE_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXE_SIG_LEV*/
                {  2,   7,   6 STR_DSCP("CFG_N3_RXE_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXE_WIDTH*/
                {  1,   8,   1 STR_DSCP("CFG_N3_RXF_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXF_BYPASS*/
                {  1,   8,   2 STR_DSCP("CFG_N3_RXF_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXF_CDR_MODE*/
                {  1,   8,   3 STR_DSCP("CFG_N3_RXF_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXF_DATA_LOOP*/
                {  1,   8,  14 STR_DSCP("CFG_N3_RXF_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXF_DATA_SYNC*/
                {  2,   8,  16 STR_DSCP("CFG_N3_RXF_EQ")}, /*HSS_N3_CTL_CFG_N3_RXF_EQ*/
                {  3,   8,  20 STR_DSCP("CFG_N3_RXF_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXF_PRBS*/
                {  1,   8,  29 STR_DSCP("CFG_N3_RXF_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXF_PRBS_EN*/
                {  1,   8,  25 STR_DSCP("CFG_N3_RXF_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXF_PRBS_FRC_ERR*/
                {  1,   8,  28 STR_DSCP("CFG_N3_RXF_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXF_PRBS_RST*/
                {  1,   8,  24 STR_DSCP("CFG_N3_RXF_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXF_PRBS_WRAP*/
                {  1,   8,   0 STR_DSCP("CFG_N3_RXF_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXF_PWR_DWN*/
                {  2,   8,   4 STR_DSCP("CFG_N3_RXF_RATE")}, /*HSS_N3_CTL_CFG_N3_RXF_RATE*/
                {  1,   8,  13 STR_DSCP("CFG_N3_RXF_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXF_SIG_DET_EN*/
                {  5,   8,   8 STR_DSCP("CFG_N3_RXF_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXF_SIG_LEV*/
                {  2,   8,   6 STR_DSCP("CFG_N3_RXF_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXF_WIDTH*/
                {  1,   9,   1 STR_DSCP("CFG_N3_RXG_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXG_BYPASS*/
                {  1,   9,   2 STR_DSCP("CFG_N3_RXG_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXG_CDR_MODE*/
                {  1,   9,   3 STR_DSCP("CFG_N3_RXG_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXG_DATA_LOOP*/
                {  1,   9,  14 STR_DSCP("CFG_N3_RXG_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXG_DATA_SYNC*/
                {  2,   9,  16 STR_DSCP("CFG_N3_RXG_EQ")}, /*HSS_N3_CTL_CFG_N3_RXG_EQ*/
                {  3,   9,  20 STR_DSCP("CFG_N3_RXG_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXG_PRBS*/
                {  1,   9,  29 STR_DSCP("CFG_N3_RXG_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXG_PRBS_EN*/
                {  1,   9,  25 STR_DSCP("CFG_N3_RXG_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXG_PRBS_FRC_ERR*/
                {  1,   9,  28 STR_DSCP("CFG_N3_RXG_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXG_PRBS_RST*/
                {  1,   9,  24 STR_DSCP("CFG_N3_RXG_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXG_PRBS_WRAP*/
                {  1,   9,   0 STR_DSCP("CFG_N3_RXG_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXG_PWR_DWN*/
                {  2,   9,   4 STR_DSCP("CFG_N3_RXG_RATE")}, /*HSS_N3_CTL_CFG_N3_RXG_RATE*/
                {  1,   9,  13 STR_DSCP("CFG_N3_RXG_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXG_SIG_DET_EN*/
                {  5,   9,   8 STR_DSCP("CFG_N3_RXG_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXG_SIG_LEV*/
                {  2,   9,   6 STR_DSCP("CFG_N3_RXG_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXG_WIDTH*/
                {  1,  10,   1 STR_DSCP("CFG_N3_RXH_BYPASS")}, /*HSS_N3_CTL_CFG_N3_RXH_BYPASS*/
                {  1,  10,   2 STR_DSCP("CFG_N3_RXH_CDR_MODE")}, /*HSS_N3_CTL_CFG_N3_RXH_CDR_MODE*/
                {  1,  10,   3 STR_DSCP("CFG_N3_RXH_DATA_LOOP")}, /*HSS_N3_CTL_CFG_N3_RXH_DATA_LOOP*/
                {  1,  10,  14 STR_DSCP("CFG_N3_RXH_DATA_SYNC")}, /*HSS_N3_CTL_CFG_N3_RXH_DATA_SYNC*/
                {  2,  10,  16 STR_DSCP("CFG_N3_RXH_EQ")}, /*HSS_N3_CTL_CFG_N3_RXH_EQ*/
                {  3,  10,  20 STR_DSCP("CFG_N3_RXH_PRBS")}, /*HSS_N3_CTL_CFG_N3_RXH_PRBS*/
                {  1,  10,  29 STR_DSCP("CFG_N3_RXH_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_RXH_PRBS_EN*/
                {  1,  10,  25 STR_DSCP("CFG_N3_RXH_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_RXH_PRBS_FRC_ERR*/
                {  1,  10,  28 STR_DSCP("CFG_N3_RXH_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_RXH_PRBS_RST*/
                {  1,  10,  24 STR_DSCP("CFG_N3_RXH_PRBS_WRAP")}, /*HSS_N3_CTL_CFG_N3_RXH_PRBS_WRAP*/
                {  1,  10,   0 STR_DSCP("CFG_N3_RXH_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_RXH_PWR_DWN*/
                {  2,  10,   4 STR_DSCP("CFG_N3_RXH_RATE")}, /*HSS_N3_CTL_CFG_N3_RXH_RATE*/
                {  1,  10,  13 STR_DSCP("CFG_N3_RXH_SIG_DET_EN")}, /*HSS_N3_CTL_CFG_N3_RXH_SIG_DET_EN*/
                {  5,  10,   8 STR_DSCP("CFG_N3_RXH_SIG_LEV")}, /*HSS_N3_CTL_CFG_N3_RXH_SIG_LEV*/
                {  2,  10,   6 STR_DSCP("CFG_N3_RXH_WIDTH")}, /*HSS_N3_CTL_CFG_N3_RXH_WIDTH*/
                {  1,  11,   1 STR_DSCP("CFG_N3_TXA_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXA_BYPASS*/
                {  1,  11,   3 STR_DSCP("CFG_N3_TXA_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXA_BYP_DATA*/
                {  4,  11,   8 STR_DSCP("CFG_N3_TXA_COEF")}, /*HSS_N3_CTL_CFG_N3_TXA_COEF*/
                {  3,  11,  16 STR_DSCP("CFG_N3_TXA_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXA_DRV_AMPL*/
                {  4,  11,  12 STR_DSCP("CFG_N3_TXA_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXA_DRV_SLEW*/
                {  3,  11,  20 STR_DSCP("CFG_N3_TXA_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXA_PRBS*/
                {  1,  11,  29 STR_DSCP("CFG_N3_TXA_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXA_PRBS_EN*/
                {  1,  11,  24 STR_DSCP("CFG_N3_TXA_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXA_PRBS_FRC_ERR*/
                {  1,  11,  28 STR_DSCP("CFG_N3_TXA_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXA_PRBS_RST*/
                {  1,  11,   0 STR_DSCP("CFG_N3_TXA_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXA_PWR_DWN*/
                {  2,  11,   4 STR_DSCP("CFG_N3_TXA_RATE")}, /*HSS_N3_CTL_CFG_N3_TXA_RATE*/
                {  1,  11,   2 STR_DSCP("CFG_N3_TXA_TS")}, /*HSS_N3_CTL_CFG_N3_TXA_TS*/
                {  2,  11,   6 STR_DSCP("CFG_N3_TXA_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXA_WIDTH*/
                {  1,  12,   1 STR_DSCP("CFG_N3_TXB_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXB_BYPASS*/
                {  1,  12,   3 STR_DSCP("CFG_N3_TXB_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXB_BYP_DATA*/
                {  4,  12,   8 STR_DSCP("CFG_N3_TXB_COEF")}, /*HSS_N3_CTL_CFG_N3_TXB_COEF*/
                {  3,  12,  16 STR_DSCP("CFG_N3_TXB_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXB_DRV_AMPL*/
                {  4,  12,  12 STR_DSCP("CFG_N3_TXB_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXB_DRV_SLEW*/
                {  3,  12,  20 STR_DSCP("CFG_N3_TXB_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXB_PRBS*/
                {  1,  12,  29 STR_DSCP("CFG_N3_TXB_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXB_PRBS_EN*/
                {  1,  12,  24 STR_DSCP("CFG_N3_TXB_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXB_PRBS_FRC_ERR*/
                {  1,  12,  28 STR_DSCP("CFG_N3_TXB_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXB_PRBS_RST*/
                {  1,  12,   0 STR_DSCP("CFG_N3_TXB_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXB_PWR_DWN*/
                {  2,  12,   4 STR_DSCP("CFG_N3_TXB_RATE")}, /*HSS_N3_CTL_CFG_N3_TXB_RATE*/
                {  1,  12,   2 STR_DSCP("CFG_N3_TXB_TS")}, /*HSS_N3_CTL_CFG_N3_TXB_TS*/
                {  2,  12,   6 STR_DSCP("CFG_N3_TXB_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXB_WIDTH*/
                {  1,  13,   1 STR_DSCP("CFG_N3_TXC_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXC_BYPASS*/
                {  1,  13,   3 STR_DSCP("CFG_N3_TXC_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXC_BYP_DATA*/
                {  4,  13,   8 STR_DSCP("CFG_N3_TXC_COEF")}, /*HSS_N3_CTL_CFG_N3_TXC_COEF*/
                {  3,  13,  16 STR_DSCP("CFG_N3_TXC_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXC_DRV_AMPL*/
                {  4,  13,  12 STR_DSCP("CFG_N3_TXC_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXC_DRV_SLEW*/
                {  3,  13,  20 STR_DSCP("CFG_N3_TXC_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXC_PRBS*/
                {  1,  13,  29 STR_DSCP("CFG_N3_TXC_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXC_PRBS_EN*/
                {  1,  13,  24 STR_DSCP("CFG_N3_TXC_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXC_PRBS_FRC_ERR*/
                {  1,  13,  28 STR_DSCP("CFG_N3_TXC_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXC_PRBS_RST*/
                {  1,  13,   0 STR_DSCP("CFG_N3_TXC_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXC_PWR_DWN*/
                {  2,  13,   4 STR_DSCP("CFG_N3_TXC_RATE")}, /*HSS_N3_CTL_CFG_N3_TXC_RATE*/
                {  1,  13,   2 STR_DSCP("CFG_N3_TXC_TS")}, /*HSS_N3_CTL_CFG_N3_TXC_TS*/
                {  2,  13,   6 STR_DSCP("CFG_N3_TXC_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXC_WIDTH*/
                {  1,  14,   1 STR_DSCP("CFG_N3_TXD_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXD_BYPASS*/
                {  1,  14,   3 STR_DSCP("CFG_N3_TXD_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXD_BYP_DATA*/
                {  4,  14,   8 STR_DSCP("CFG_N3_TXD_COEF")}, /*HSS_N3_CTL_CFG_N3_TXD_COEF*/
                {  3,  14,  16 STR_DSCP("CFG_N3_TXD_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXD_DRV_AMPL*/
                {  4,  14,  12 STR_DSCP("CFG_N3_TXD_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXD_DRV_SLEW*/
                {  3,  14,  20 STR_DSCP("CFG_N3_TXD_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXD_PRBS*/
                {  1,  14,  29 STR_DSCP("CFG_N3_TXD_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXD_PRBS_EN*/
                {  1,  14,  24 STR_DSCP("CFG_N3_TXD_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXD_PRBS_FRC_ERR*/
                {  1,  14,  28 STR_DSCP("CFG_N3_TXD_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXD_PRBS_RST*/
                {  1,  14,   0 STR_DSCP("CFG_N3_TXD_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXD_PWR_DWN*/
                {  2,  14,   4 STR_DSCP("CFG_N3_TXD_RATE")}, /*HSS_N3_CTL_CFG_N3_TXD_RATE*/
                {  1,  14,   2 STR_DSCP("CFG_N3_TXD_TS")}, /*HSS_N3_CTL_CFG_N3_TXD_TS*/
                {  2,  14,   6 STR_DSCP("CFG_N3_TXD_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXD_WIDTH*/
                {  1,  15,   1 STR_DSCP("CFG_N3_TXE_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXE_BYPASS*/
                {  1,  15,   3 STR_DSCP("CFG_N3_TXE_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXE_BYP_DATA*/
                {  4,  15,   8 STR_DSCP("CFG_N3_TXE_COEF")}, /*HSS_N3_CTL_CFG_N3_TXE_COEF*/
                {  3,  15,  16 STR_DSCP("CFG_N3_TXE_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXE_DRV_AMPL*/
                {  4,  15,  12 STR_DSCP("CFG_N3_TXE_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXE_DRV_SLEW*/
                {  3,  15,  20 STR_DSCP("CFG_N3_TXE_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXE_PRBS*/
                {  1,  15,  29 STR_DSCP("CFG_N3_TXE_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXE_PRBS_EN*/
                {  1,  15,  24 STR_DSCP("CFG_N3_TXE_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXE_PRBS_FRC_ERR*/
                {  1,  15,  28 STR_DSCP("CFG_N3_TXE_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXE_PRBS_RST*/
                {  1,  15,   0 STR_DSCP("CFG_N3_TXE_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXE_PWR_DWN*/
                {  2,  15,   4 STR_DSCP("CFG_N3_TXE_RATE")}, /*HSS_N3_CTL_CFG_N3_TXE_RATE*/
                {  1,  15,   2 STR_DSCP("CFG_N3_TXE_TS")}, /*HSS_N3_CTL_CFG_N3_TXE_TS*/
                {  2,  15,   6 STR_DSCP("CFG_N3_TXE_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXE_WIDTH*/
                {  1,  16,   1 STR_DSCP("CFG_N3_TXF_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXF_BYPASS*/
                {  1,  16,   3 STR_DSCP("CFG_N3_TXF_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXF_BYP_DATA*/
                {  4,  16,   8 STR_DSCP("CFG_N3_TXF_COEF")}, /*HSS_N3_CTL_CFG_N3_TXF_COEF*/
                {  3,  16,  16 STR_DSCP("CFG_N3_TXF_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXF_DRV_AMPL*/
                {  4,  16,  12 STR_DSCP("CFG_N3_TXF_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXF_DRV_SLEW*/
                {  3,  16,  20 STR_DSCP("CFG_N3_TXF_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXF_PRBS*/
                {  1,  16,  29 STR_DSCP("CFG_N3_TXF_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXF_PRBS_EN*/
                {  1,  16,  24 STR_DSCP("CFG_N3_TXF_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXF_PRBS_FRC_ERR*/
                {  1,  16,  28 STR_DSCP("CFG_N3_TXF_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXF_PRBS_RST*/
                {  1,  16,   0 STR_DSCP("CFG_N3_TXF_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXF_PWR_DWN*/
                {  2,  16,   4 STR_DSCP("CFG_N3_TXF_RATE")}, /*HSS_N3_CTL_CFG_N3_TXF_RATE*/
                {  1,  16,   2 STR_DSCP("CFG_N3_TXF_TS")}, /*HSS_N3_CTL_CFG_N3_TXF_TS*/
                {  2,  16,   6 STR_DSCP("CFG_N3_TXF_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXF_WIDTH*/
                {  1,  17,   1 STR_DSCP("CFG_N3_TXG_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXG_BYPASS*/
                {  1,  17,   3 STR_DSCP("CFG_N3_TXG_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXG_BYP_DATA*/
                {  4,  17,   8 STR_DSCP("CFG_N3_TXG_COEF")}, /*HSS_N3_CTL_CFG_N3_TXG_COEF*/
                {  3,  17,  16 STR_DSCP("CFG_N3_TXG_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXG_DRV_AMPL*/
                {  4,  17,  12 STR_DSCP("CFG_N3_TXG_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXG_DRV_SLEW*/
                {  3,  17,  20 STR_DSCP("CFG_N3_TXG_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXG_PRBS*/
                {  1,  17,  29 STR_DSCP("CFG_N3_TXG_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXG_PRBS_EN*/
                {  1,  17,  24 STR_DSCP("CFG_N3_TXG_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXG_PRBS_FRC_ERR*/
                {  1,  17,  28 STR_DSCP("CFG_N3_TXG_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXG_PRBS_RST*/
                {  1,  17,   0 STR_DSCP("CFG_N3_TXG_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXG_PWR_DWN*/
                {  2,  17,   4 STR_DSCP("CFG_N3_TXG_RATE")}, /*HSS_N3_CTL_CFG_N3_TXG_RATE*/
                {  1,  17,   2 STR_DSCP("CFG_N3_TXG_TS")}, /*HSS_N3_CTL_CFG_N3_TXG_TS*/
                {  2,  17,   6 STR_DSCP("CFG_N3_TXG_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXG_WIDTH*/
                {  1,  18,   1 STR_DSCP("CFG_N3_TXH_BYPASS")}, /*HSS_N3_CTL_CFG_N3_TXH_BYPASS*/
                {  1,  18,   3 STR_DSCP("CFG_N3_TXH_BYP_DATA")}, /*HSS_N3_CTL_CFG_N3_TXH_BYP_DATA*/
                {  4,  18,   8 STR_DSCP("CFG_N3_TXH_COEF")}, /*HSS_N3_CTL_CFG_N3_TXH_COEF*/
                {  3,  18,  16 STR_DSCP("CFG_N3_TXH_DRV_AMPL")}, /*HSS_N3_CTL_CFG_N3_TXH_DRV_AMPL*/
                {  4,  18,  12 STR_DSCP("CFG_N3_TXH_DRV_SLEW")}, /*HSS_N3_CTL_CFG_N3_TXH_DRV_SLEW*/
                {  3,  18,  20 STR_DSCP("CFG_N3_TXH_PRBS")}, /*HSS_N3_CTL_CFG_N3_TXH_PRBS*/
                {  1,  18,  29 STR_DSCP("CFG_N3_TXH_PRBS_EN")}, /*HSS_N3_CTL_CFG_N3_TXH_PRBS_EN*/
                {  1,  18,  24 STR_DSCP("CFG_N3_TXH_PRBS_FRC_ERR")}, /*HSS_N3_CTL_CFG_N3_TXH_PRBS_FRC_ERR*/
                {  1,  18,  28 STR_DSCP("CFG_N3_TXH_PRBS_RST")}, /*HSS_N3_CTL_CFG_N3_TXH_PRBS_RST*/
                {  1,  18,   0 STR_DSCP("CFG_N3_TXH_PWR_DWN")}, /*HSS_N3_CTL_CFG_N3_TXH_PWR_DWN*/
                {  2,  18,   4 STR_DSCP("CFG_N3_TXH_RATE")}, /*HSS_N3_CTL_CFG_N3_TXH_RATE*/
                {  1,  18,   2 STR_DSCP("CFG_N3_TXH_TS")}, /*HSS_N3_CTL_CFG_N3_TXH_TS*/
                {  2,  18,   6 STR_DSCP("CFG_N3_TXH_WIDTH")}, /*HSS_N3_CTL_CFG_N3_TXH_WIDTH*/
};

static fields_t hss_n4_ctl_reg_field[] = {
                {  2,   1,   0 STR_DSCP("CFG_N4_HSS_DIV_SEL")}, /*HSS_N4_CTL_CFG_N4_HSS_DIV_SEL*/
                {  1,   2,  24 STR_DSCP("CFG_N4_HSS_EYE_ENABLE")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_ENABLE*/
                {  4,   2,   0 STR_DSCP("CFG_N4_HSS_EYE_LINK_SEL")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_LINK_SEL*/
                {  3,   2,   4 STR_DSCP("CFG_N4_HSS_EYE_MODE_SEL")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_MODE_SEL*/
                {  1,   2,   8 STR_DSCP("CFG_N4_HSS_EYE_PAT_SEL")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_PAT_SEL*/
                {  1,   2,   9 STR_DSCP("CFG_N4_HSS_EYE_PR_BUMP32")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_PR_BUMP32*/
                {  1,   2,  10 STR_DSCP("CFG_N4_HSS_EYE_PR_CENTER")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_PR_CENTER*/
                {  1,   2,  16 STR_DSCP("CFG_N4_HSS_EYE_PR_DN")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_PR_DN*/
                {  1,   2,  17 STR_DSCP("CFG_N4_HSS_EYE_PR_UP")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_PR_UP*/
                {  1,   2,  20 STR_DSCP("CFG_N4_HSS_EYE_RESET")}, /*HSS_N4_CTL_CFG_N4_HSS_EYE_RESET*/
                {  1,   1,  28 STR_DSCP("CFG_N4_HSS_PDWN_PLL")}, /*HSS_N4_CTL_CFG_N4_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_N4_HSS_PLL_BYP")}, /*HSS_N4_CTL_CFG_N4_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_N4_HSS_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_N4_HSS_REC_CAL")}, /*HSS_N4_CTL_CFG_N4_HSS_REC_CAL*/
                {  1,   1,   4 STR_DSCP("CFG_N4_HSS_REF_CLK_GT400")}, /*HSS_N4_CTL_CFG_N4_HSS_REF_CLK_GT400*/
                {  1,   0,   0 STR_DSCP("CFG_N4_HSS_RESET")}, /*HSS_N4_CTL_CFG_N4_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_N4_HSS_RESYNC_CLK_IN")}, /*HSS_N4_CTL_CFG_N4_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_N4_RG")}, /*HSS_N4_CTL_CFG_N4_RG*/
                {  1,   3,   1 STR_DSCP("CFG_N4_RXA_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXA_BYPASS*/
                {  1,   3,   2 STR_DSCP("CFG_N4_RXA_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXA_CDR_MODE*/
                {  1,   3,   3 STR_DSCP("CFG_N4_RXA_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXA_DATA_LOOP*/
                {  1,   3,  14 STR_DSCP("CFG_N4_RXA_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXA_DATA_SYNC*/
                {  2,   3,  16 STR_DSCP("CFG_N4_RXA_EQ")}, /*HSS_N4_CTL_CFG_N4_RXA_EQ*/
                {  3,   3,  20 STR_DSCP("CFG_N4_RXA_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXA_PRBS*/
                {  1,   3,  29 STR_DSCP("CFG_N4_RXA_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXA_PRBS_EN*/
                {  1,   3,  25 STR_DSCP("CFG_N4_RXA_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXA_PRBS_FRC_ERR*/
                {  1,   3,  28 STR_DSCP("CFG_N4_RXA_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXA_PRBS_RST*/
                {  1,   3,  24 STR_DSCP("CFG_N4_RXA_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXA_PRBS_WRAP*/
                {  1,   3,   0 STR_DSCP("CFG_N4_RXA_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXA_PWR_DWN*/
                {  1,   3,  15 STR_DSCP("CFG_N4_RXA_QRT_CLK_EN")}, /*HSS_N4_CTL_CFG_N4_RXA_QRT_CLK_EN*/
                {  2,   3,   4 STR_DSCP("CFG_N4_RXA_RATE")}, /*HSS_N4_CTL_CFG_N4_RXA_RATE*/
                {  1,   3,  13 STR_DSCP("CFG_N4_RXA_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXA_SIG_DET_EN*/
                {  5,   3,   8 STR_DSCP("CFG_N4_RXA_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXA_SIG_LEV*/
                {  2,   3,   6 STR_DSCP("CFG_N4_RXA_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXA_WIDTH*/
                {  1,   4,   1 STR_DSCP("CFG_N4_RXB_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXB_BYPASS*/
                {  1,   4,   2 STR_DSCP("CFG_N4_RXB_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXB_CDR_MODE*/
                {  1,   4,   3 STR_DSCP("CFG_N4_RXB_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXB_DATA_LOOP*/
                {  1,   4,  14 STR_DSCP("CFG_N4_RXB_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXB_DATA_SYNC*/
                {  2,   4,  16 STR_DSCP("CFG_N4_RXB_EQ")}, /*HSS_N4_CTL_CFG_N4_RXB_EQ*/
                {  3,   4,  20 STR_DSCP("CFG_N4_RXB_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXB_PRBS*/
                {  1,   4,  29 STR_DSCP("CFG_N4_RXB_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXB_PRBS_EN*/
                {  1,   4,  25 STR_DSCP("CFG_N4_RXB_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXB_PRBS_FRC_ERR*/
                {  1,   4,  28 STR_DSCP("CFG_N4_RXB_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXB_PRBS_RST*/
                {  1,   4,  24 STR_DSCP("CFG_N4_RXB_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXB_PRBS_WRAP*/
                {  1,   4,   0 STR_DSCP("CFG_N4_RXB_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXB_PWR_DWN*/
                {  1,   4,  15 STR_DSCP("CFG_N4_RXB_QRT_CLK_EN")}, /*HSS_N4_CTL_CFG_N4_RXB_QRT_CLK_EN*/
                {  2,   4,   4 STR_DSCP("CFG_N4_RXB_RATE")}, /*HSS_N4_CTL_CFG_N4_RXB_RATE*/
                {  1,   4,  13 STR_DSCP("CFG_N4_RXB_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXB_SIG_DET_EN*/
                {  5,   4,   8 STR_DSCP("CFG_N4_RXB_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXB_SIG_LEV*/
                {  2,   4,   6 STR_DSCP("CFG_N4_RXB_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXB_WIDTH*/
                {  1,   5,   1 STR_DSCP("CFG_N4_RXC_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXC_BYPASS*/
                {  1,   5,   2 STR_DSCP("CFG_N4_RXC_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXC_CDR_MODE*/
                {  1,   5,   3 STR_DSCP("CFG_N4_RXC_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXC_DATA_LOOP*/
                {  1,   5,  14 STR_DSCP("CFG_N4_RXC_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXC_DATA_SYNC*/
                {  2,   5,  16 STR_DSCP("CFG_N4_RXC_EQ")}, /*HSS_N4_CTL_CFG_N4_RXC_EQ*/
                {  3,   5,  20 STR_DSCP("CFG_N4_RXC_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXC_PRBS*/
                {  1,   5,  29 STR_DSCP("CFG_N4_RXC_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXC_PRBS_EN*/
                {  1,   5,  25 STR_DSCP("CFG_N4_RXC_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXC_PRBS_FRC_ERR*/
                {  1,   5,  28 STR_DSCP("CFG_N4_RXC_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXC_PRBS_RST*/
                {  1,   5,  24 STR_DSCP("CFG_N4_RXC_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXC_PRBS_WRAP*/
                {  1,   5,   0 STR_DSCP("CFG_N4_RXC_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXC_PWR_DWN*/
                {  1,   5,  15 STR_DSCP("CFG_N4_RXC_QRT_CLK_EN")}, /*HSS_N4_CTL_CFG_N4_RXC_QRT_CLK_EN*/
                {  2,   5,   4 STR_DSCP("CFG_N4_RXC_RATE")}, /*HSS_N4_CTL_CFG_N4_RXC_RATE*/
                {  1,   5,  13 STR_DSCP("CFG_N4_RXC_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXC_SIG_DET_EN*/
                {  5,   5,   8 STR_DSCP("CFG_N4_RXC_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXC_SIG_LEV*/
                {  2,   5,   6 STR_DSCP("CFG_N4_RXC_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXC_WIDTH*/
                {  1,   6,   1 STR_DSCP("CFG_N4_RXD_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXD_BYPASS*/
                {  1,   6,   2 STR_DSCP("CFG_N4_RXD_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXD_CDR_MODE*/
                {  1,   6,   3 STR_DSCP("CFG_N4_RXD_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXD_DATA_LOOP*/
                {  1,   6,  14 STR_DSCP("CFG_N4_RXD_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXD_DATA_SYNC*/
                {  2,   6,  16 STR_DSCP("CFG_N4_RXD_EQ")}, /*HSS_N4_CTL_CFG_N4_RXD_EQ*/
                {  3,   6,  20 STR_DSCP("CFG_N4_RXD_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXD_PRBS*/
                {  1,   6,  29 STR_DSCP("CFG_N4_RXD_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXD_PRBS_EN*/
                {  1,   6,  25 STR_DSCP("CFG_N4_RXD_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXD_PRBS_FRC_ERR*/
                {  1,   6,  28 STR_DSCP("CFG_N4_RXD_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXD_PRBS_RST*/
                {  1,   6,  24 STR_DSCP("CFG_N4_RXD_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXD_PRBS_WRAP*/
                {  1,   6,   0 STR_DSCP("CFG_N4_RXD_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXD_PWR_DWN*/
                {  1,   6,  15 STR_DSCP("CFG_N4_RXD_QRT_CLK_EN")}, /*HSS_N4_CTL_CFG_N4_RXD_QRT_CLK_EN*/
                {  2,   6,   4 STR_DSCP("CFG_N4_RXD_RATE")}, /*HSS_N4_CTL_CFG_N4_RXD_RATE*/
                {  1,   6,  13 STR_DSCP("CFG_N4_RXD_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXD_SIG_DET_EN*/
                {  5,   6,   8 STR_DSCP("CFG_N4_RXD_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXD_SIG_LEV*/
                {  2,   6,   6 STR_DSCP("CFG_N4_RXD_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXD_WIDTH*/
                {  1,   7,   1 STR_DSCP("CFG_N4_RXE_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXE_BYPASS*/
                {  1,   7,   2 STR_DSCP("CFG_N4_RXE_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXE_CDR_MODE*/
                {  1,   7,   3 STR_DSCP("CFG_N4_RXE_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXE_DATA_LOOP*/
                {  1,   7,  14 STR_DSCP("CFG_N4_RXE_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXE_DATA_SYNC*/
                {  2,   7,  16 STR_DSCP("CFG_N4_RXE_EQ")}, /*HSS_N4_CTL_CFG_N4_RXE_EQ*/
                {  3,   7,  20 STR_DSCP("CFG_N4_RXE_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXE_PRBS*/
                {  1,   7,  29 STR_DSCP("CFG_N4_RXE_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXE_PRBS_EN*/
                {  1,   7,  25 STR_DSCP("CFG_N4_RXE_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXE_PRBS_FRC_ERR*/
                {  1,   7,  28 STR_DSCP("CFG_N4_RXE_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXE_PRBS_RST*/
                {  1,   7,  24 STR_DSCP("CFG_N4_RXE_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXE_PRBS_WRAP*/
                {  1,   7,   0 STR_DSCP("CFG_N4_RXE_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXE_PWR_DWN*/
                {  2,   7,   4 STR_DSCP("CFG_N4_RXE_RATE")}, /*HSS_N4_CTL_CFG_N4_RXE_RATE*/
                {  1,   7,  13 STR_DSCP("CFG_N4_RXE_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXE_SIG_DET_EN*/
                {  5,   7,   8 STR_DSCP("CFG_N4_RXE_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXE_SIG_LEV*/
                {  2,   7,   6 STR_DSCP("CFG_N4_RXE_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXE_WIDTH*/
                {  1,   8,   1 STR_DSCP("CFG_N4_RXF_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXF_BYPASS*/
                {  1,   8,   2 STR_DSCP("CFG_N4_RXF_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXF_CDR_MODE*/
                {  1,   8,   3 STR_DSCP("CFG_N4_RXF_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXF_DATA_LOOP*/
                {  1,   8,  14 STR_DSCP("CFG_N4_RXF_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXF_DATA_SYNC*/
                {  2,   8,  16 STR_DSCP("CFG_N4_RXF_EQ")}, /*HSS_N4_CTL_CFG_N4_RXF_EQ*/
                {  3,   8,  20 STR_DSCP("CFG_N4_RXF_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXF_PRBS*/
                {  1,   8,  29 STR_DSCP("CFG_N4_RXF_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXF_PRBS_EN*/
                {  1,   8,  25 STR_DSCP("CFG_N4_RXF_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXF_PRBS_FRC_ERR*/
                {  1,   8,  28 STR_DSCP("CFG_N4_RXF_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXF_PRBS_RST*/
                {  1,   8,  24 STR_DSCP("CFG_N4_RXF_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXF_PRBS_WRAP*/
                {  1,   8,   0 STR_DSCP("CFG_N4_RXF_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXF_PWR_DWN*/
                {  2,   8,   4 STR_DSCP("CFG_N4_RXF_RATE")}, /*HSS_N4_CTL_CFG_N4_RXF_RATE*/
                {  1,   8,  13 STR_DSCP("CFG_N4_RXF_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXF_SIG_DET_EN*/
                {  5,   8,   8 STR_DSCP("CFG_N4_RXF_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXF_SIG_LEV*/
                {  2,   8,   6 STR_DSCP("CFG_N4_RXF_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXF_WIDTH*/
                {  1,   9,   1 STR_DSCP("CFG_N4_RXG_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXG_BYPASS*/
                {  1,   9,   2 STR_DSCP("CFG_N4_RXG_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXG_CDR_MODE*/
                {  1,   9,   3 STR_DSCP("CFG_N4_RXG_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXG_DATA_LOOP*/
                {  1,   9,  14 STR_DSCP("CFG_N4_RXG_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXG_DATA_SYNC*/
                {  2,   9,  16 STR_DSCP("CFG_N4_RXG_EQ")}, /*HSS_N4_CTL_CFG_N4_RXG_EQ*/
                {  3,   9,  20 STR_DSCP("CFG_N4_RXG_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXG_PRBS*/
                {  1,   9,  29 STR_DSCP("CFG_N4_RXG_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXG_PRBS_EN*/
                {  1,   9,  25 STR_DSCP("CFG_N4_RXG_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXG_PRBS_FRC_ERR*/
                {  1,   9,  28 STR_DSCP("CFG_N4_RXG_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXG_PRBS_RST*/
                {  1,   9,  24 STR_DSCP("CFG_N4_RXG_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXG_PRBS_WRAP*/
                {  1,   9,   0 STR_DSCP("CFG_N4_RXG_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXG_PWR_DWN*/
                {  2,   9,   4 STR_DSCP("CFG_N4_RXG_RATE")}, /*HSS_N4_CTL_CFG_N4_RXG_RATE*/
                {  1,   9,  13 STR_DSCP("CFG_N4_RXG_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXG_SIG_DET_EN*/
                {  5,   9,   8 STR_DSCP("CFG_N4_RXG_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXG_SIG_LEV*/
                {  2,   9,   6 STR_DSCP("CFG_N4_RXG_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXG_WIDTH*/
                {  1,  10,   1 STR_DSCP("CFG_N4_RXH_BYPASS")}, /*HSS_N4_CTL_CFG_N4_RXH_BYPASS*/
                {  1,  10,   2 STR_DSCP("CFG_N4_RXH_CDR_MODE")}, /*HSS_N4_CTL_CFG_N4_RXH_CDR_MODE*/
                {  1,  10,   3 STR_DSCP("CFG_N4_RXH_DATA_LOOP")}, /*HSS_N4_CTL_CFG_N4_RXH_DATA_LOOP*/
                {  1,  10,  14 STR_DSCP("CFG_N4_RXH_DATA_SYNC")}, /*HSS_N4_CTL_CFG_N4_RXH_DATA_SYNC*/
                {  2,  10,  16 STR_DSCP("CFG_N4_RXH_EQ")}, /*HSS_N4_CTL_CFG_N4_RXH_EQ*/
                {  3,  10,  20 STR_DSCP("CFG_N4_RXH_PRBS")}, /*HSS_N4_CTL_CFG_N4_RXH_PRBS*/
                {  1,  10,  29 STR_DSCP("CFG_N4_RXH_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_RXH_PRBS_EN*/
                {  1,  10,  25 STR_DSCP("CFG_N4_RXH_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_RXH_PRBS_FRC_ERR*/
                {  1,  10,  28 STR_DSCP("CFG_N4_RXH_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_RXH_PRBS_RST*/
                {  1,  10,  24 STR_DSCP("CFG_N4_RXH_PRBS_WRAP")}, /*HSS_N4_CTL_CFG_N4_RXH_PRBS_WRAP*/
                {  1,  10,   0 STR_DSCP("CFG_N4_RXH_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_RXH_PWR_DWN*/
                {  2,  10,   4 STR_DSCP("CFG_N4_RXH_RATE")}, /*HSS_N4_CTL_CFG_N4_RXH_RATE*/
                {  1,  10,  13 STR_DSCP("CFG_N4_RXH_SIG_DET_EN")}, /*HSS_N4_CTL_CFG_N4_RXH_SIG_DET_EN*/
                {  5,  10,   8 STR_DSCP("CFG_N4_RXH_SIG_LEV")}, /*HSS_N4_CTL_CFG_N4_RXH_SIG_LEV*/
                {  2,  10,   6 STR_DSCP("CFG_N4_RXH_WIDTH")}, /*HSS_N4_CTL_CFG_N4_RXH_WIDTH*/
                {  1,  11,   1 STR_DSCP("CFG_N4_TXA_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXA_BYPASS*/
                {  1,  11,   3 STR_DSCP("CFG_N4_TXA_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXA_BYP_DATA*/
                {  4,  11,   8 STR_DSCP("CFG_N4_TXA_COEF")}, /*HSS_N4_CTL_CFG_N4_TXA_COEF*/
                {  3,  11,  16 STR_DSCP("CFG_N4_TXA_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXA_DRV_AMPL*/
                {  4,  11,  12 STR_DSCP("CFG_N4_TXA_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXA_DRV_SLEW*/
                {  3,  11,  20 STR_DSCP("CFG_N4_TXA_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXA_PRBS*/
                {  1,  11,  29 STR_DSCP("CFG_N4_TXA_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXA_PRBS_EN*/
                {  1,  11,  24 STR_DSCP("CFG_N4_TXA_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXA_PRBS_FRC_ERR*/
                {  1,  11,  28 STR_DSCP("CFG_N4_TXA_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXA_PRBS_RST*/
                {  1,  11,   0 STR_DSCP("CFG_N4_TXA_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXA_PWR_DWN*/
                {  2,  11,   4 STR_DSCP("CFG_N4_TXA_RATE")}, /*HSS_N4_CTL_CFG_N4_TXA_RATE*/
                {  1,  11,   2 STR_DSCP("CFG_N4_TXA_TS")}, /*HSS_N4_CTL_CFG_N4_TXA_TS*/
                {  2,  11,   6 STR_DSCP("CFG_N4_TXA_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXA_WIDTH*/
                {  1,  12,   1 STR_DSCP("CFG_N4_TXB_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXB_BYPASS*/
                {  1,  12,   3 STR_DSCP("CFG_N4_TXB_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXB_BYP_DATA*/
                {  4,  12,   8 STR_DSCP("CFG_N4_TXB_COEF")}, /*HSS_N4_CTL_CFG_N4_TXB_COEF*/
                {  3,  12,  16 STR_DSCP("CFG_N4_TXB_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXB_DRV_AMPL*/
                {  4,  12,  12 STR_DSCP("CFG_N4_TXB_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXB_DRV_SLEW*/
                {  3,  12,  20 STR_DSCP("CFG_N4_TXB_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXB_PRBS*/
                {  1,  12,  29 STR_DSCP("CFG_N4_TXB_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXB_PRBS_EN*/
                {  1,  12,  24 STR_DSCP("CFG_N4_TXB_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXB_PRBS_FRC_ERR*/
                {  1,  12,  28 STR_DSCP("CFG_N4_TXB_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXB_PRBS_RST*/
                {  1,  12,   0 STR_DSCP("CFG_N4_TXB_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXB_PWR_DWN*/
                {  2,  12,   4 STR_DSCP("CFG_N4_TXB_RATE")}, /*HSS_N4_CTL_CFG_N4_TXB_RATE*/
                {  1,  12,   2 STR_DSCP("CFG_N4_TXB_TS")}, /*HSS_N4_CTL_CFG_N4_TXB_TS*/
                {  2,  12,   6 STR_DSCP("CFG_N4_TXB_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXB_WIDTH*/
                {  1,  13,   1 STR_DSCP("CFG_N4_TXC_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXC_BYPASS*/
                {  1,  13,   3 STR_DSCP("CFG_N4_TXC_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXC_BYP_DATA*/
                {  4,  13,   8 STR_DSCP("CFG_N4_TXC_COEF")}, /*HSS_N4_CTL_CFG_N4_TXC_COEF*/
                {  3,  13,  16 STR_DSCP("CFG_N4_TXC_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXC_DRV_AMPL*/
                {  4,  13,  12 STR_DSCP("CFG_N4_TXC_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXC_DRV_SLEW*/
                {  3,  13,  20 STR_DSCP("CFG_N4_TXC_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXC_PRBS*/
                {  1,  13,  29 STR_DSCP("CFG_N4_TXC_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXC_PRBS_EN*/
                {  1,  13,  24 STR_DSCP("CFG_N4_TXC_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXC_PRBS_FRC_ERR*/
                {  1,  13,  28 STR_DSCP("CFG_N4_TXC_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXC_PRBS_RST*/
                {  1,  13,   0 STR_DSCP("CFG_N4_TXC_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXC_PWR_DWN*/
                {  2,  13,   4 STR_DSCP("CFG_N4_TXC_RATE")}, /*HSS_N4_CTL_CFG_N4_TXC_RATE*/
                {  1,  13,   2 STR_DSCP("CFG_N4_TXC_TS")}, /*HSS_N4_CTL_CFG_N4_TXC_TS*/
                {  2,  13,   6 STR_DSCP("CFG_N4_TXC_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXC_WIDTH*/
                {  1,  14,   1 STR_DSCP("CFG_N4_TXD_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXD_BYPASS*/
                {  1,  14,   3 STR_DSCP("CFG_N4_TXD_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXD_BYP_DATA*/
                {  4,  14,   8 STR_DSCP("CFG_N4_TXD_COEF")}, /*HSS_N4_CTL_CFG_N4_TXD_COEF*/
                {  3,  14,  16 STR_DSCP("CFG_N4_TXD_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXD_DRV_AMPL*/
                {  4,  14,  12 STR_DSCP("CFG_N4_TXD_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXD_DRV_SLEW*/
                {  3,  14,  20 STR_DSCP("CFG_N4_TXD_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXD_PRBS*/
                {  1,  14,  29 STR_DSCP("CFG_N4_TXD_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXD_PRBS_EN*/
                {  1,  14,  24 STR_DSCP("CFG_N4_TXD_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXD_PRBS_FRC_ERR*/
                {  1,  14,  28 STR_DSCP("CFG_N4_TXD_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXD_PRBS_RST*/
                {  1,  14,   0 STR_DSCP("CFG_N4_TXD_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXD_PWR_DWN*/
                {  2,  14,   4 STR_DSCP("CFG_N4_TXD_RATE")}, /*HSS_N4_CTL_CFG_N4_TXD_RATE*/
                {  1,  14,   2 STR_DSCP("CFG_N4_TXD_TS")}, /*HSS_N4_CTL_CFG_N4_TXD_TS*/
                {  2,  14,   6 STR_DSCP("CFG_N4_TXD_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXD_WIDTH*/
                {  1,  15,   1 STR_DSCP("CFG_N4_TXE_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXE_BYPASS*/
                {  1,  15,   3 STR_DSCP("CFG_N4_TXE_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXE_BYP_DATA*/
                {  4,  15,   8 STR_DSCP("CFG_N4_TXE_COEF")}, /*HSS_N4_CTL_CFG_N4_TXE_COEF*/
                {  3,  15,  16 STR_DSCP("CFG_N4_TXE_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXE_DRV_AMPL*/
                {  4,  15,  12 STR_DSCP("CFG_N4_TXE_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXE_DRV_SLEW*/
                {  3,  15,  20 STR_DSCP("CFG_N4_TXE_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXE_PRBS*/
                {  1,  15,  29 STR_DSCP("CFG_N4_TXE_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXE_PRBS_EN*/
                {  1,  15,  24 STR_DSCP("CFG_N4_TXE_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXE_PRBS_FRC_ERR*/
                {  1,  15,  28 STR_DSCP("CFG_N4_TXE_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXE_PRBS_RST*/
                {  1,  15,   0 STR_DSCP("CFG_N4_TXE_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXE_PWR_DWN*/
                {  2,  15,   4 STR_DSCP("CFG_N4_TXE_RATE")}, /*HSS_N4_CTL_CFG_N4_TXE_RATE*/
                {  1,  15,   2 STR_DSCP("CFG_N4_TXE_TS")}, /*HSS_N4_CTL_CFG_N4_TXE_TS*/
                {  2,  15,   6 STR_DSCP("CFG_N4_TXE_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXE_WIDTH*/
                {  1,  16,   1 STR_DSCP("CFG_N4_TXF_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXF_BYPASS*/
                {  1,  16,   3 STR_DSCP("CFG_N4_TXF_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXF_BYP_DATA*/
                {  4,  16,   8 STR_DSCP("CFG_N4_TXF_COEF")}, /*HSS_N4_CTL_CFG_N4_TXF_COEF*/
                {  3,  16,  16 STR_DSCP("CFG_N4_TXF_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXF_DRV_AMPL*/
                {  4,  16,  12 STR_DSCP("CFG_N4_TXF_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXF_DRV_SLEW*/
                {  3,  16,  20 STR_DSCP("CFG_N4_TXF_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXF_PRBS*/
                {  1,  16,  29 STR_DSCP("CFG_N4_TXF_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXF_PRBS_EN*/
                {  1,  16,  24 STR_DSCP("CFG_N4_TXF_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXF_PRBS_FRC_ERR*/
                {  1,  16,  28 STR_DSCP("CFG_N4_TXF_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXF_PRBS_RST*/
                {  1,  16,   0 STR_DSCP("CFG_N4_TXF_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXF_PWR_DWN*/
                {  2,  16,   4 STR_DSCP("CFG_N4_TXF_RATE")}, /*HSS_N4_CTL_CFG_N4_TXF_RATE*/
                {  1,  16,   2 STR_DSCP("CFG_N4_TXF_TS")}, /*HSS_N4_CTL_CFG_N4_TXF_TS*/
                {  2,  16,   6 STR_DSCP("CFG_N4_TXF_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXF_WIDTH*/
                {  1,  17,   1 STR_DSCP("CFG_N4_TXG_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXG_BYPASS*/
                {  1,  17,   3 STR_DSCP("CFG_N4_TXG_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXG_BYP_DATA*/
                {  4,  17,   8 STR_DSCP("CFG_N4_TXG_COEF")}, /*HSS_N4_CTL_CFG_N4_TXG_COEF*/
                {  3,  17,  16 STR_DSCP("CFG_N4_TXG_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXG_DRV_AMPL*/
                {  4,  17,  12 STR_DSCP("CFG_N4_TXG_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXG_DRV_SLEW*/
                {  3,  17,  20 STR_DSCP("CFG_N4_TXG_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXG_PRBS*/
                {  1,  17,  29 STR_DSCP("CFG_N4_TXG_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXG_PRBS_EN*/
                {  1,  17,  24 STR_DSCP("CFG_N4_TXG_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXG_PRBS_FRC_ERR*/
                {  1,  17,  28 STR_DSCP("CFG_N4_TXG_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXG_PRBS_RST*/
                {  1,  17,   0 STR_DSCP("CFG_N4_TXG_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXG_PWR_DWN*/
                {  2,  17,   4 STR_DSCP("CFG_N4_TXG_RATE")}, /*HSS_N4_CTL_CFG_N4_TXG_RATE*/
                {  1,  17,   2 STR_DSCP("CFG_N4_TXG_TS")}, /*HSS_N4_CTL_CFG_N4_TXG_TS*/
                {  2,  17,   6 STR_DSCP("CFG_N4_TXG_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXG_WIDTH*/
                {  1,  18,   1 STR_DSCP("CFG_N4_TXH_BYPASS")}, /*HSS_N4_CTL_CFG_N4_TXH_BYPASS*/
                {  1,  18,   3 STR_DSCP("CFG_N4_TXH_BYP_DATA")}, /*HSS_N4_CTL_CFG_N4_TXH_BYP_DATA*/
                {  4,  18,   8 STR_DSCP("CFG_N4_TXH_COEF")}, /*HSS_N4_CTL_CFG_N4_TXH_COEF*/
                {  3,  18,  16 STR_DSCP("CFG_N4_TXH_DRV_AMPL")}, /*HSS_N4_CTL_CFG_N4_TXH_DRV_AMPL*/
                {  4,  18,  12 STR_DSCP("CFG_N4_TXH_DRV_SLEW")}, /*HSS_N4_CTL_CFG_N4_TXH_DRV_SLEW*/
                {  3,  18,  20 STR_DSCP("CFG_N4_TXH_PRBS")}, /*HSS_N4_CTL_CFG_N4_TXH_PRBS*/
                {  1,  18,  29 STR_DSCP("CFG_N4_TXH_PRBS_EN")}, /*HSS_N4_CTL_CFG_N4_TXH_PRBS_EN*/
                {  1,  18,  24 STR_DSCP("CFG_N4_TXH_PRBS_FRC_ERR")}, /*HSS_N4_CTL_CFG_N4_TXH_PRBS_FRC_ERR*/
                {  1,  18,  28 STR_DSCP("CFG_N4_TXH_PRBS_RST")}, /*HSS_N4_CTL_CFG_N4_TXH_PRBS_RST*/
                {  1,  18,   0 STR_DSCP("CFG_N4_TXH_PWR_DWN")}, /*HSS_N4_CTL_CFG_N4_TXH_PWR_DWN*/
                {  2,  18,   4 STR_DSCP("CFG_N4_TXH_RATE")}, /*HSS_N4_CTL_CFG_N4_TXH_RATE*/
                {  1,  18,   2 STR_DSCP("CFG_N4_TXH_TS")}, /*HSS_N4_CTL_CFG_N4_TXH_TS*/
                {  2,  18,   6 STR_DSCP("CFG_N4_TXH_WIDTH")}, /*HSS_N4_CTL_CFG_N4_TXH_WIDTH*/
};

static fields_t hss_n5_ctl_reg_field[] = {
                {  2,   1,   0 STR_DSCP("CFG_N5_HSS_DIV_SEL")}, /*HSS_N5_CTL_CFG_N5_HSS_DIV_SEL*/
                {  1,   2,  24 STR_DSCP("CFG_N5_HSS_EYE_ENABLE")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_ENABLE*/
                {  4,   2,   0 STR_DSCP("CFG_N5_HSS_EYE_LINK_SEL")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_LINK_SEL*/
                {  3,   2,   4 STR_DSCP("CFG_N5_HSS_EYE_MODE_SEL")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_MODE_SEL*/
                {  1,   2,   8 STR_DSCP("CFG_N5_HSS_EYE_PAT_SEL")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_PAT_SEL*/
                {  1,   2,   9 STR_DSCP("CFG_N5_HSS_EYE_PR_BUMP32")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_PR_BUMP32*/
                {  1,   2,  10 STR_DSCP("CFG_N5_HSS_EYE_PR_CENTER")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_PR_CENTER*/
                {  1,   2,  16 STR_DSCP("CFG_N5_HSS_EYE_PR_DN")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_PR_DN*/
                {  1,   2,  17 STR_DSCP("CFG_N5_HSS_EYE_PR_UP")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_PR_UP*/
                {  1,   2,  20 STR_DSCP("CFG_N5_HSS_EYE_RESET")}, /*HSS_N5_CTL_CFG_N5_HSS_EYE_RESET*/
                {  1,   1,  28 STR_DSCP("CFG_N5_HSS_PDWN_PLL")}, /*HSS_N5_CTL_CFG_N5_HSS_PDWN_PLL*/
                {  1,   1,  24 STR_DSCP("CFG_N5_HSS_PLL_BYP")}, /*HSS_N5_CTL_CFG_N5_HSS_PLL_BYP*/
                {  1,   1,  20 STR_DSCP("CFG_N5_HSS_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_HSS_PRBS_EN*/
                {  1,   1,  12 STR_DSCP("CFG_N5_HSS_REC_CAL")}, /*HSS_N5_CTL_CFG_N5_HSS_REC_CAL*/
                {  1,   1,   4 STR_DSCP("CFG_N5_HSS_REF_CLK_GT400")}, /*HSS_N5_CTL_CFG_N5_HSS_REF_CLK_GT400*/
                {  1,   0,   0 STR_DSCP("CFG_N5_HSS_RESET")}, /*HSS_N5_CTL_CFG_N5_HSS_RESET*/
                {  1,   1,  16 STR_DSCP("CFG_N5_HSS_RESYNC_CLK_IN")}, /*HSS_N5_CTL_CFG_N5_HSS_RESYNC_CLK_IN*/
                {  1,   1,   8 STR_DSCP("CFG_N5_RG")}, /*HSS_N5_CTL_CFG_N5_RG*/
                {  1,   3,   1 STR_DSCP("CFG_N5_RXA_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXA_BYPASS*/
                {  1,   3,   2 STR_DSCP("CFG_N5_RXA_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXA_CDR_MODE*/
                {  1,   3,   3 STR_DSCP("CFG_N5_RXA_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXA_DATA_LOOP*/
                {  1,   3,  14 STR_DSCP("CFG_N5_RXA_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXA_DATA_SYNC*/
                {  2,   3,  16 STR_DSCP("CFG_N5_RXA_EQ")}, /*HSS_N5_CTL_CFG_N5_RXA_EQ*/
                {  3,   3,  20 STR_DSCP("CFG_N5_RXA_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXA_PRBS*/
                {  1,   3,  29 STR_DSCP("CFG_N5_RXA_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXA_PRBS_EN*/
                {  1,   3,  25 STR_DSCP("CFG_N5_RXA_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXA_PRBS_FRC_ERR*/
                {  1,   3,  28 STR_DSCP("CFG_N5_RXA_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXA_PRBS_RST*/
                {  1,   3,  24 STR_DSCP("CFG_N5_RXA_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXA_PRBS_WRAP*/
                {  1,   3,   0 STR_DSCP("CFG_N5_RXA_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXA_PWR_DWN*/
                {  1,   3,  15 STR_DSCP("CFG_N5_RXA_QRT_CLK_EN")}, /*HSS_N5_CTL_CFG_N5_RXA_QRT_CLK_EN*/
                {  2,   3,   4 STR_DSCP("CFG_N5_RXA_RATE")}, /*HSS_N5_CTL_CFG_N5_RXA_RATE*/
                {  1,   3,  13 STR_DSCP("CFG_N5_RXA_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXA_SIG_DET_EN*/
                {  5,   3,   8 STR_DSCP("CFG_N5_RXA_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXA_SIG_LEV*/
                {  2,   3,   6 STR_DSCP("CFG_N5_RXA_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXA_WIDTH*/
                {  1,   4,   1 STR_DSCP("CFG_N5_RXB_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXB_BYPASS*/
                {  1,   4,   2 STR_DSCP("CFG_N5_RXB_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXB_CDR_MODE*/
                {  1,   4,   3 STR_DSCP("CFG_N5_RXB_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXB_DATA_LOOP*/
                {  1,   4,  14 STR_DSCP("CFG_N5_RXB_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXB_DATA_SYNC*/
                {  2,   4,  16 STR_DSCP("CFG_N5_RXB_EQ")}, /*HSS_N5_CTL_CFG_N5_RXB_EQ*/
                {  3,   4,  20 STR_DSCP("CFG_N5_RXB_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXB_PRBS*/
                {  1,   4,  29 STR_DSCP("CFG_N5_RXB_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXB_PRBS_EN*/
                {  1,   4,  25 STR_DSCP("CFG_N5_RXB_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXB_PRBS_FRC_ERR*/
                {  1,   4,  28 STR_DSCP("CFG_N5_RXB_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXB_PRBS_RST*/
                {  1,   4,  24 STR_DSCP("CFG_N5_RXB_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXB_PRBS_WRAP*/
                {  1,   4,   0 STR_DSCP("CFG_N5_RXB_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXB_PWR_DWN*/
                {  1,   4,  15 STR_DSCP("CFG_N5_RXB_QRT_CLK_EN")}, /*HSS_N5_CTL_CFG_N5_RXB_QRT_CLK_EN*/
                {  2,   4,   4 STR_DSCP("CFG_N5_RXB_RATE")}, /*HSS_N5_CTL_CFG_N5_RXB_RATE*/
                {  1,   4,  13 STR_DSCP("CFG_N5_RXB_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXB_SIG_DET_EN*/
                {  5,   4,   8 STR_DSCP("CFG_N5_RXB_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXB_SIG_LEV*/
                {  2,   4,   6 STR_DSCP("CFG_N5_RXB_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXB_WIDTH*/
                {  1,   5,   1 STR_DSCP("CFG_N5_RXC_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXC_BYPASS*/
                {  1,   5,   2 STR_DSCP("CFG_N5_RXC_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXC_CDR_MODE*/
                {  1,   5,   3 STR_DSCP("CFG_N5_RXC_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXC_DATA_LOOP*/
                {  1,   5,  14 STR_DSCP("CFG_N5_RXC_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXC_DATA_SYNC*/
                {  2,   5,  16 STR_DSCP("CFG_N5_RXC_EQ")}, /*HSS_N5_CTL_CFG_N5_RXC_EQ*/
                {  3,   5,  20 STR_DSCP("CFG_N5_RXC_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXC_PRBS*/
                {  1,   5,  29 STR_DSCP("CFG_N5_RXC_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXC_PRBS_EN*/
                {  1,   5,  25 STR_DSCP("CFG_N5_RXC_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXC_PRBS_FRC_ERR*/
                {  1,   5,  28 STR_DSCP("CFG_N5_RXC_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXC_PRBS_RST*/
                {  1,   5,  24 STR_DSCP("CFG_N5_RXC_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXC_PRBS_WRAP*/
                {  1,   5,   0 STR_DSCP("CFG_N5_RXC_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXC_PWR_DWN*/
                {  1,   5,  15 STR_DSCP("CFG_N5_RXC_QRT_CLK_EN")}, /*HSS_N5_CTL_CFG_N5_RXC_QRT_CLK_EN*/
                {  2,   5,   4 STR_DSCP("CFG_N5_RXC_RATE")}, /*HSS_N5_CTL_CFG_N5_RXC_RATE*/
                {  1,   5,  13 STR_DSCP("CFG_N5_RXC_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXC_SIG_DET_EN*/
                {  5,   5,   8 STR_DSCP("CFG_N5_RXC_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXC_SIG_LEV*/
                {  2,   5,   6 STR_DSCP("CFG_N5_RXC_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXC_WIDTH*/
                {  1,   6,   1 STR_DSCP("CFG_N5_RXD_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXD_BYPASS*/
                {  1,   6,   2 STR_DSCP("CFG_N5_RXD_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXD_CDR_MODE*/
                {  1,   6,   3 STR_DSCP("CFG_N5_RXD_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXD_DATA_LOOP*/
                {  1,   6,  14 STR_DSCP("CFG_N5_RXD_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXD_DATA_SYNC*/
                {  2,   6,  16 STR_DSCP("CFG_N5_RXD_EQ")}, /*HSS_N5_CTL_CFG_N5_RXD_EQ*/
                {  3,   6,  20 STR_DSCP("CFG_N5_RXD_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXD_PRBS*/
                {  1,   6,  29 STR_DSCP("CFG_N5_RXD_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXD_PRBS_EN*/
                {  1,   6,  25 STR_DSCP("CFG_N5_RXD_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXD_PRBS_FRC_ERR*/
                {  1,   6,  28 STR_DSCP("CFG_N5_RXD_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXD_PRBS_RST*/
                {  1,   6,  24 STR_DSCP("CFG_N5_RXD_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXD_PRBS_WRAP*/
                {  1,   6,   0 STR_DSCP("CFG_N5_RXD_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXD_PWR_DWN*/
                {  1,   6,  15 STR_DSCP("CFG_N5_RXD_QRT_CLK_EN")}, /*HSS_N5_CTL_CFG_N5_RXD_QRT_CLK_EN*/
                {  2,   6,   4 STR_DSCP("CFG_N5_RXD_RATE")}, /*HSS_N5_CTL_CFG_N5_RXD_RATE*/
                {  1,   6,  13 STR_DSCP("CFG_N5_RXD_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXD_SIG_DET_EN*/
                {  5,   6,   8 STR_DSCP("CFG_N5_RXD_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXD_SIG_LEV*/
                {  2,   6,   6 STR_DSCP("CFG_N5_RXD_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXD_WIDTH*/
                {  1,   7,   1 STR_DSCP("CFG_N5_RXE_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXE_BYPASS*/
                {  1,   7,   2 STR_DSCP("CFG_N5_RXE_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXE_CDR_MODE*/
                {  1,   7,   3 STR_DSCP("CFG_N5_RXE_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXE_DATA_LOOP*/
                {  1,   7,  14 STR_DSCP("CFG_N5_RXE_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXE_DATA_SYNC*/
                {  2,   7,  16 STR_DSCP("CFG_N5_RXE_EQ")}, /*HSS_N5_CTL_CFG_N5_RXE_EQ*/
                {  3,   7,  20 STR_DSCP("CFG_N5_RXE_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXE_PRBS*/
                {  1,   7,  29 STR_DSCP("CFG_N5_RXE_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXE_PRBS_EN*/
                {  1,   7,  25 STR_DSCP("CFG_N5_RXE_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXE_PRBS_FRC_ERR*/
                {  1,   7,  28 STR_DSCP("CFG_N5_RXE_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXE_PRBS_RST*/
                {  1,   7,  24 STR_DSCP("CFG_N5_RXE_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXE_PRBS_WRAP*/
                {  1,   7,   0 STR_DSCP("CFG_N5_RXE_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXE_PWR_DWN*/
                {  2,   7,   4 STR_DSCP("CFG_N5_RXE_RATE")}, /*HSS_N5_CTL_CFG_N5_RXE_RATE*/
                {  1,   7,  13 STR_DSCP("CFG_N5_RXE_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXE_SIG_DET_EN*/
                {  5,   7,   8 STR_DSCP("CFG_N5_RXE_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXE_SIG_LEV*/
                {  2,   7,   6 STR_DSCP("CFG_N5_RXE_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXE_WIDTH*/
                {  1,   8,   1 STR_DSCP("CFG_N5_RXF_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXF_BYPASS*/
                {  1,   8,   2 STR_DSCP("CFG_N5_RXF_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXF_CDR_MODE*/
                {  1,   8,   3 STR_DSCP("CFG_N5_RXF_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXF_DATA_LOOP*/
                {  1,   8,  14 STR_DSCP("CFG_N5_RXF_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXF_DATA_SYNC*/
                {  2,   8,  16 STR_DSCP("CFG_N5_RXF_EQ")}, /*HSS_N5_CTL_CFG_N5_RXF_EQ*/
                {  3,   8,  20 STR_DSCP("CFG_N5_RXF_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXF_PRBS*/
                {  1,   8,  29 STR_DSCP("CFG_N5_RXF_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXF_PRBS_EN*/
                {  1,   8,  25 STR_DSCP("CFG_N5_RXF_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXF_PRBS_FRC_ERR*/
                {  1,   8,  28 STR_DSCP("CFG_N5_RXF_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXF_PRBS_RST*/
                {  1,   8,  24 STR_DSCP("CFG_N5_RXF_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXF_PRBS_WRAP*/
                {  1,   8,   0 STR_DSCP("CFG_N5_RXF_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXF_PWR_DWN*/
                {  2,   8,   4 STR_DSCP("CFG_N5_RXF_RATE")}, /*HSS_N5_CTL_CFG_N5_RXF_RATE*/
                {  1,   8,  13 STR_DSCP("CFG_N5_RXF_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXF_SIG_DET_EN*/
                {  5,   8,   8 STR_DSCP("CFG_N5_RXF_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXF_SIG_LEV*/
                {  2,   8,   6 STR_DSCP("CFG_N5_RXF_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXF_WIDTH*/
                {  1,   9,   1 STR_DSCP("CFG_N5_RXG_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXG_BYPASS*/
                {  1,   9,   2 STR_DSCP("CFG_N5_RXG_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXG_CDR_MODE*/
                {  1,   9,   3 STR_DSCP("CFG_N5_RXG_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXG_DATA_LOOP*/
                {  1,   9,  14 STR_DSCP("CFG_N5_RXG_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXG_DATA_SYNC*/
                {  2,   9,  16 STR_DSCP("CFG_N5_RXG_EQ")}, /*HSS_N5_CTL_CFG_N5_RXG_EQ*/
                {  3,   9,  20 STR_DSCP("CFG_N5_RXG_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXG_PRBS*/
                {  1,   9,  29 STR_DSCP("CFG_N5_RXG_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXG_PRBS_EN*/
                {  1,   9,  25 STR_DSCP("CFG_N5_RXG_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXG_PRBS_FRC_ERR*/
                {  1,   9,  28 STR_DSCP("CFG_N5_RXG_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXG_PRBS_RST*/
                {  1,   9,  24 STR_DSCP("CFG_N5_RXG_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXG_PRBS_WRAP*/
                {  1,   9,   0 STR_DSCP("CFG_N5_RXG_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXG_PWR_DWN*/
                {  2,   9,   4 STR_DSCP("CFG_N5_RXG_RATE")}, /*HSS_N5_CTL_CFG_N5_RXG_RATE*/
                {  1,   9,  13 STR_DSCP("CFG_N5_RXG_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXG_SIG_DET_EN*/
                {  5,   9,   8 STR_DSCP("CFG_N5_RXG_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXG_SIG_LEV*/
                {  2,   9,   6 STR_DSCP("CFG_N5_RXG_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXG_WIDTH*/
                {  1,  10,   1 STR_DSCP("CFG_N5_RXH_BYPASS")}, /*HSS_N5_CTL_CFG_N5_RXH_BYPASS*/
                {  1,  10,   2 STR_DSCP("CFG_N5_RXH_CDR_MODE")}, /*HSS_N5_CTL_CFG_N5_RXH_CDR_MODE*/
                {  1,  10,   3 STR_DSCP("CFG_N5_RXH_DATA_LOOP")}, /*HSS_N5_CTL_CFG_N5_RXH_DATA_LOOP*/
                {  1,  10,  14 STR_DSCP("CFG_N5_RXH_DATA_SYNC")}, /*HSS_N5_CTL_CFG_N5_RXH_DATA_SYNC*/
                {  2,  10,  16 STR_DSCP("CFG_N5_RXH_EQ")}, /*HSS_N5_CTL_CFG_N5_RXH_EQ*/
                {  3,  10,  20 STR_DSCP("CFG_N5_RXH_PRBS")}, /*HSS_N5_CTL_CFG_N5_RXH_PRBS*/
                {  1,  10,  29 STR_DSCP("CFG_N5_RXH_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_RXH_PRBS_EN*/
                {  1,  10,  25 STR_DSCP("CFG_N5_RXH_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_RXH_PRBS_FRC_ERR*/
                {  1,  10,  28 STR_DSCP("CFG_N5_RXH_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_RXH_PRBS_RST*/
                {  1,  10,  24 STR_DSCP("CFG_N5_RXH_PRBS_WRAP")}, /*HSS_N5_CTL_CFG_N5_RXH_PRBS_WRAP*/
                {  1,  10,   0 STR_DSCP("CFG_N5_RXH_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_RXH_PWR_DWN*/
                {  2,  10,   4 STR_DSCP("CFG_N5_RXH_RATE")}, /*HSS_N5_CTL_CFG_N5_RXH_RATE*/
                {  1,  10,  13 STR_DSCP("CFG_N5_RXH_SIG_DET_EN")}, /*HSS_N5_CTL_CFG_N5_RXH_SIG_DET_EN*/
                {  5,  10,   8 STR_DSCP("CFG_N5_RXH_SIG_LEV")}, /*HSS_N5_CTL_CFG_N5_RXH_SIG_LEV*/
                {  2,  10,   6 STR_DSCP("CFG_N5_RXH_WIDTH")}, /*HSS_N5_CTL_CFG_N5_RXH_WIDTH*/
                {  1,  11,   1 STR_DSCP("CFG_N5_TXA_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXA_BYPASS*/
                {  1,  11,   3 STR_DSCP("CFG_N5_TXA_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXA_BYP_DATA*/
                {  4,  11,   8 STR_DSCP("CFG_N5_TXA_COEF")}, /*HSS_N5_CTL_CFG_N5_TXA_COEF*/
                {  3,  11,  16 STR_DSCP("CFG_N5_TXA_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXA_DRV_AMPL*/
                {  4,  11,  12 STR_DSCP("CFG_N5_TXA_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXA_DRV_SLEW*/
                {  3,  11,  20 STR_DSCP("CFG_N5_TXA_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXA_PRBS*/
                {  1,  11,  29 STR_DSCP("CFG_N5_TXA_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXA_PRBS_EN*/
                {  1,  11,  24 STR_DSCP("CFG_N5_TXA_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXA_PRBS_FRC_ERR*/
                {  1,  11,  28 STR_DSCP("CFG_N5_TXA_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXA_PRBS_RST*/
                {  1,  11,   0 STR_DSCP("CFG_N5_TXA_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXA_PWR_DWN*/
                {  2,  11,   4 STR_DSCP("CFG_N5_TXA_RATE")}, /*HSS_N5_CTL_CFG_N5_TXA_RATE*/
                {  1,  11,   2 STR_DSCP("CFG_N5_TXA_TS")}, /*HSS_N5_CTL_CFG_N5_TXA_TS*/
                {  2,  11,   6 STR_DSCP("CFG_N5_TXA_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXA_WIDTH*/
                {  1,  12,   1 STR_DSCP("CFG_N5_TXB_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXB_BYPASS*/
                {  1,  12,   3 STR_DSCP("CFG_N5_TXB_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXB_BYP_DATA*/
                {  4,  12,   8 STR_DSCP("CFG_N5_TXB_COEF")}, /*HSS_N5_CTL_CFG_N5_TXB_COEF*/
                {  3,  12,  16 STR_DSCP("CFG_N5_TXB_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXB_DRV_AMPL*/
                {  4,  12,  12 STR_DSCP("CFG_N5_TXB_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXB_DRV_SLEW*/
                {  3,  12,  20 STR_DSCP("CFG_N5_TXB_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXB_PRBS*/
                {  1,  12,  29 STR_DSCP("CFG_N5_TXB_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXB_PRBS_EN*/
                {  1,  12,  24 STR_DSCP("CFG_N5_TXB_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXB_PRBS_FRC_ERR*/
                {  1,  12,  28 STR_DSCP("CFG_N5_TXB_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXB_PRBS_RST*/
                {  1,  12,   0 STR_DSCP("CFG_N5_TXB_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXB_PWR_DWN*/
                {  2,  12,   4 STR_DSCP("CFG_N5_TXB_RATE")}, /*HSS_N5_CTL_CFG_N5_TXB_RATE*/
                {  1,  12,   2 STR_DSCP("CFG_N5_TXB_TS")}, /*HSS_N5_CTL_CFG_N5_TXB_TS*/
                {  2,  12,   6 STR_DSCP("CFG_N5_TXB_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXB_WIDTH*/
                {  1,  13,   1 STR_DSCP("CFG_N5_TXC_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXC_BYPASS*/
                {  1,  13,   3 STR_DSCP("CFG_N5_TXC_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXC_BYP_DATA*/
                {  4,  13,   8 STR_DSCP("CFG_N5_TXC_COEF")}, /*HSS_N5_CTL_CFG_N5_TXC_COEF*/
                {  3,  13,  16 STR_DSCP("CFG_N5_TXC_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXC_DRV_AMPL*/
                {  4,  13,  12 STR_DSCP("CFG_N5_TXC_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXC_DRV_SLEW*/
                {  3,  13,  20 STR_DSCP("CFG_N5_TXC_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXC_PRBS*/
                {  1,  13,  29 STR_DSCP("CFG_N5_TXC_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXC_PRBS_EN*/
                {  1,  13,  24 STR_DSCP("CFG_N5_TXC_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXC_PRBS_FRC_ERR*/
                {  1,  13,  28 STR_DSCP("CFG_N5_TXC_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXC_PRBS_RST*/
                {  1,  13,   0 STR_DSCP("CFG_N5_TXC_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXC_PWR_DWN*/
                {  2,  13,   4 STR_DSCP("CFG_N5_TXC_RATE")}, /*HSS_N5_CTL_CFG_N5_TXC_RATE*/
                {  1,  13,   2 STR_DSCP("CFG_N5_TXC_TS")}, /*HSS_N5_CTL_CFG_N5_TXC_TS*/
                {  2,  13,   6 STR_DSCP("CFG_N5_TXC_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXC_WIDTH*/
                {  1,  14,   1 STR_DSCP("CFG_N5_TXD_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXD_BYPASS*/
                {  1,  14,   3 STR_DSCP("CFG_N5_TXD_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXD_BYP_DATA*/
                {  4,  14,   8 STR_DSCP("CFG_N5_TXD_COEF")}, /*HSS_N5_CTL_CFG_N5_TXD_COEF*/
                {  3,  14,  16 STR_DSCP("CFG_N5_TXD_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXD_DRV_AMPL*/
                {  4,  14,  12 STR_DSCP("CFG_N5_TXD_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXD_DRV_SLEW*/
                {  3,  14,  20 STR_DSCP("CFG_N5_TXD_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXD_PRBS*/
                {  1,  14,  29 STR_DSCP("CFG_N5_TXD_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXD_PRBS_EN*/
                {  1,  14,  24 STR_DSCP("CFG_N5_TXD_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXD_PRBS_FRC_ERR*/
                {  1,  14,  28 STR_DSCP("CFG_N5_TXD_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXD_PRBS_RST*/
                {  1,  14,   0 STR_DSCP("CFG_N5_TXD_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXD_PWR_DWN*/
                {  2,  14,   4 STR_DSCP("CFG_N5_TXD_RATE")}, /*HSS_N5_CTL_CFG_N5_TXD_RATE*/
                {  1,  14,   2 STR_DSCP("CFG_N5_TXD_TS")}, /*HSS_N5_CTL_CFG_N5_TXD_TS*/
                {  2,  14,   6 STR_DSCP("CFG_N5_TXD_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXD_WIDTH*/
                {  1,  15,   1 STR_DSCP("CFG_N5_TXE_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXE_BYPASS*/
                {  1,  15,   3 STR_DSCP("CFG_N5_TXE_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXE_BYP_DATA*/
                {  4,  15,   8 STR_DSCP("CFG_N5_TXE_COEF")}, /*HSS_N5_CTL_CFG_N5_TXE_COEF*/
                {  3,  15,  16 STR_DSCP("CFG_N5_TXE_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXE_DRV_AMPL*/
                {  4,  15,  12 STR_DSCP("CFG_N5_TXE_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXE_DRV_SLEW*/
                {  3,  15,  20 STR_DSCP("CFG_N5_TXE_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXE_PRBS*/
                {  1,  15,  29 STR_DSCP("CFG_N5_TXE_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXE_PRBS_EN*/
                {  1,  15,  24 STR_DSCP("CFG_N5_TXE_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXE_PRBS_FRC_ERR*/
                {  1,  15,  28 STR_DSCP("CFG_N5_TXE_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXE_PRBS_RST*/
                {  1,  15,   0 STR_DSCP("CFG_N5_TXE_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXE_PWR_DWN*/
                {  2,  15,   4 STR_DSCP("CFG_N5_TXE_RATE")}, /*HSS_N5_CTL_CFG_N5_TXE_RATE*/
                {  1,  15,   2 STR_DSCP("CFG_N5_TXE_TS")}, /*HSS_N5_CTL_CFG_N5_TXE_TS*/
                {  2,  15,   6 STR_DSCP("CFG_N5_TXE_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXE_WIDTH*/
                {  1,  16,   1 STR_DSCP("CFG_N5_TXF_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXF_BYPASS*/
                {  1,  16,   3 STR_DSCP("CFG_N5_TXF_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXF_BYP_DATA*/
                {  4,  16,   8 STR_DSCP("CFG_N5_TXF_COEF")}, /*HSS_N5_CTL_CFG_N5_TXF_COEF*/
                {  3,  16,  16 STR_DSCP("CFG_N5_TXF_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXF_DRV_AMPL*/
                {  4,  16,  12 STR_DSCP("CFG_N5_TXF_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXF_DRV_SLEW*/
                {  3,  16,  20 STR_DSCP("CFG_N5_TXF_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXF_PRBS*/
                {  1,  16,  29 STR_DSCP("CFG_N5_TXF_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXF_PRBS_EN*/
                {  1,  16,  24 STR_DSCP("CFG_N5_TXF_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXF_PRBS_FRC_ERR*/
                {  1,  16,  28 STR_DSCP("CFG_N5_TXF_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXF_PRBS_RST*/
                {  1,  16,   0 STR_DSCP("CFG_N5_TXF_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXF_PWR_DWN*/
                {  2,  16,   4 STR_DSCP("CFG_N5_TXF_RATE")}, /*HSS_N5_CTL_CFG_N5_TXF_RATE*/
                {  1,  16,   2 STR_DSCP("CFG_N5_TXF_TS")}, /*HSS_N5_CTL_CFG_N5_TXF_TS*/
                {  2,  16,   6 STR_DSCP("CFG_N5_TXF_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXF_WIDTH*/
                {  1,  17,   1 STR_DSCP("CFG_N5_TXG_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXG_BYPASS*/
                {  1,  17,   3 STR_DSCP("CFG_N5_TXG_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXG_BYP_DATA*/
                {  4,  17,   8 STR_DSCP("CFG_N5_TXG_COEF")}, /*HSS_N5_CTL_CFG_N5_TXG_COEF*/
                {  3,  17,  16 STR_DSCP("CFG_N5_TXG_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXG_DRV_AMPL*/
                {  4,  17,  12 STR_DSCP("CFG_N5_TXG_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXG_DRV_SLEW*/
                {  3,  17,  20 STR_DSCP("CFG_N5_TXG_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXG_PRBS*/
                {  1,  17,  29 STR_DSCP("CFG_N5_TXG_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXG_PRBS_EN*/
                {  1,  17,  24 STR_DSCP("CFG_N5_TXG_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXG_PRBS_FRC_ERR*/
                {  1,  17,  28 STR_DSCP("CFG_N5_TXG_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXG_PRBS_RST*/
                {  1,  17,   0 STR_DSCP("CFG_N5_TXG_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXG_PWR_DWN*/
                {  2,  17,   4 STR_DSCP("CFG_N5_TXG_RATE")}, /*HSS_N5_CTL_CFG_N5_TXG_RATE*/
                {  1,  17,   2 STR_DSCP("CFG_N5_TXG_TS")}, /*HSS_N5_CTL_CFG_N5_TXG_TS*/
                {  2,  17,   6 STR_DSCP("CFG_N5_TXG_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXG_WIDTH*/
                {  1,  18,   1 STR_DSCP("CFG_N5_TXH_BYPASS")}, /*HSS_N5_CTL_CFG_N5_TXH_BYPASS*/
                {  1,  18,   3 STR_DSCP("CFG_N5_TXH_BYP_DATA")}, /*HSS_N5_CTL_CFG_N5_TXH_BYP_DATA*/
                {  4,  18,   8 STR_DSCP("CFG_N5_TXH_COEF")}, /*HSS_N5_CTL_CFG_N5_TXH_COEF*/
                {  3,  18,  16 STR_DSCP("CFG_N5_TXH_DRV_AMPL")}, /*HSS_N5_CTL_CFG_N5_TXH_DRV_AMPL*/
                {  4,  18,  12 STR_DSCP("CFG_N5_TXH_DRV_SLEW")}, /*HSS_N5_CTL_CFG_N5_TXH_DRV_SLEW*/
                {  3,  18,  20 STR_DSCP("CFG_N5_TXH_PRBS")}, /*HSS_N5_CTL_CFG_N5_TXH_PRBS*/
                {  1,  18,  29 STR_DSCP("CFG_N5_TXH_PRBS_EN")}, /*HSS_N5_CTL_CFG_N5_TXH_PRBS_EN*/
                {  1,  18,  24 STR_DSCP("CFG_N5_TXH_PRBS_FRC_ERR")}, /*HSS_N5_CTL_CFG_N5_TXH_PRBS_FRC_ERR*/
                {  1,  18,  28 STR_DSCP("CFG_N5_TXH_PRBS_RST")}, /*HSS_N5_CTL_CFG_N5_TXH_PRBS_RST*/
                {  1,  18,   0 STR_DSCP("CFG_N5_TXH_PWR_DWN")}, /*HSS_N5_CTL_CFG_N5_TXH_PWR_DWN*/
                {  2,  18,   4 STR_DSCP("CFG_N5_TXH_RATE")}, /*HSS_N5_CTL_CFG_N5_TXH_RATE*/
                {  1,  18,   2 STR_DSCP("CFG_N5_TXH_TS")}, /*HSS_N5_CTL_CFG_N5_TXH_TS*/
                {  2,  18,   6 STR_DSCP("CFG_N5_TXH_WIDTH")}, /*HSS_N5_CTL_CFG_N5_TXH_WIDTH*/
};

static fields_t qdr_mpmi_ctl_reg_field[] = {
                {  6,   1,  24 STR_DSCP("CFG_QDR_CLOCK_MACRO_MODE")}, /*QDR_MPMI_CTL_CFG_QDR_CLOCK_MACRO_MODE*/
                {  6,   1,   8 STR_DSCP("CFG_QDR_DATA_MACRO_MODE")}, /*QDR_MPMI_CTL_CFG_QDR_DATA_MACRO_MODE*/
                {  1,   1,   7 STR_DSCP("CFG_QDR_MPMI_FIFO_BYPASS")}, /*QDR_MPMI_CTL_CFG_QDR_MPMI_FIFO_BYPASS*/
                {  3,   1,   4 STR_DSCP("CFG_QDR_MPMI_RD_PTR_INIT")}, /*QDR_MPMI_CTL_CFG_QDR_MPMI_RD_PTR_INIT*/
                {  6,   1,  16 STR_DSCP("CFG_QDR_VALID_MACRO_MODE")}, /*QDR_MPMI_CTL_CFG_QDR_VALID_MACRO_MODE*/
                {  1,   0,   0 STR_DSCP("RESET_CORE_QDR_MACRO_RX")}, /*QDR_MPMI_CTL_RESET_CORE_QDR_MACRO_RX*/
                {  1,   1,   0 STR_DSCP("RESET_CORE_QDR_MACRO_TX")}, /*QDR_MPMI_CTL_RESET_CORE_QDR_MACRO_TX*/
};

static fields_t ddr_mpmi_ctl_reg_field[] = {
                {  6,   1,  24 STR_DSCP("CFG_DDR_CLOCK_MACRO_MODE")}, /*DDR_MPMI_CTL_CFG_DDR_CLOCK_MACRO_MODE*/
                {  1,   1,  31 STR_DSCP("CFG_DDR_CMD_MACRO_MODE")}, /*DDR_MPMI_CTL_CFG_DDR_CMD_MACRO_MODE*/
                {  6,   1,   8 STR_DSCP("CFG_DDR_DATA_MACRO_MODE")}, /*DDR_MPMI_CTL_CFG_DDR_DATA_MACRO_MODE*/
                {  1,   1,   7 STR_DSCP("CFG_DDR_MPMI_FIFO_BYPASS")}, /*DDR_MPMI_CTL_CFG_DDR_MPMI_FIFO_BYPASS*/
                {  3,   1,   4 STR_DSCP("CFG_DDR_MPMI_RD_PTR_INIT")}, /*DDR_MPMI_CTL_CFG_DDR_MPMI_RD_PTR_INIT*/
                {  6,   1,  16 STR_DSCP("CFG_DDR_VALID_MACRO_MODE")}, /*DDR_MPMI_CTL_CFG_DDR_VALID_MACRO_MODE*/
                {  1,   0,   0 STR_DSCP("RESET_CORE_EXT_DDR_MACRO_RX")}, /*DDR_MPMI_CTL_RESET_CORE_EXT_DDR_MACRO_RX*/
                {  1,   1,   0 STR_DSCP("RESET_CORE_EXT_DDR_MACRO_TX")}, /*DDR_MPMI_CTL_RESET_CORE_EXT_DDR_MACRO_TX*/
};

static fields_t tcam_mpmi_ctl_reg_field[] = {
                {  6,   1,  24 STR_DSCP("CFG_TCAM_MACRO_EXT_CLOCK_MODE")}, /*TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_CLOCK_MODE*/
                {  6,   1,  16 STR_DSCP("CFG_TCAM_MACRO_EXT_DATA_MODE")}, /*TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_DATA_MODE*/
                {  1,   1,   8 STR_DSCP("CFG_TCAM_MACRO_EXT_EDGE_ALIGN")}, /*TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_EDGE_ALIGN*/
                {  6,   2,   0 STR_DSCP("CFG_TCAM_MACRO_EXT_SYS_CLOCK_MODE")}, /*TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_SYS_CLOCK_MODE*/
                {  1,   1,   7 STR_DSCP("CFG_TCAM_MPMI_FIFO_BYPASS")}, /*TCAM_MPMI_CTL_CFG_TCAM_MPMI_FIFO_BYPASS*/
                {  3,   1,   4 STR_DSCP("CFG_TCAM_MPMI_RD_PTR_INIT")}, /*TCAM_MPMI_CTL_CFG_TCAM_MPMI_RD_PTR_INIT*/
                {  1,   0,   0 STR_DSCP("RESET_CORE_EXT_TCAM_MACRO_RX")}, /*TCAM_MPMI_CTL_RESET_CORE_EXT_TCAM_MACRO_RX*/
                {  1,   1,   0 STR_DSCP("RESET_CORE_EXT_TCAM_MACRO_TX")}, /*TCAM_MPMI_CTL_RESET_CORE_EXT_TCAM_MACRO_TX*/
};

static fields_t mac_led_ctl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("LED_TIMER0")}, /*MAC_LED_CTL_LED_TIMER0*/
                { 16,   1,   0 STR_DSCP("LED_TIMER1")}, /*MAC_LED_CTL_LED_TIMER1*/
                { 16,   2,   0 STR_DSCP("LED_TIMER2")}, /*MAC_LED_CTL_LED_TIMER2*/
                { 16,   3,   0 STR_DSCP("LED_TIMER3")}, /*MAC_LED_CTL_LED_TIMER3*/
                {  1,   0,  16 STR_DSCP("LED_TIMER_ENABLE0")}, /*MAC_LED_CTL_LED_TIMER_ENABLE0*/
                {  1,   1,  16 STR_DSCP("LED_TIMER_ENABLE1")}, /*MAC_LED_CTL_LED_TIMER_ENABLE1*/
                {  1,   2,  16 STR_DSCP("LED_TIMER_ENABLE2")}, /*MAC_LED_CTL_LED_TIMER_ENABLE2*/
                {  1,   3,  16 STR_DSCP("LED_TIMER_ENABLE3")}, /*MAC_LED_CTL_LED_TIMER_ENABLE3*/
};

static fields_t xgmac_select_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_SELECT_XGMAC0")}, /*XGMAC_SELECT_CTL_CFG_SELECT_XGMAC0*/
                {  1,   0,   1 STR_DSCP("CFG_SELECT_XGMAC1")}, /*XGMAC_SELECT_CTL_CFG_SELECT_XGMAC1*/
                {  1,   0,   2 STR_DSCP("CFG_SELECT_XGMAC2")}, /*XGMAC_SELECT_CTL_CFG_SELECT_XGMAC2*/
                {  1,   0,   3 STR_DSCP("CFG_SELECT_XGMAC3")}, /*XGMAC_SELECT_CTL_CFG_SELECT_XGMAC3*/
                {  1,   1,   0 STR_DSCP("RESET_XGMAC_PHASE0")}, /*XGMAC_SELECT_CTL_RESET_XGMAC_PHASE0*/
                {  1,   1,   1 STR_DSCP("RESET_XGMAC_PHASE1")}, /*XGMAC_SELECT_CTL_RESET_XGMAC_PHASE1*/
                {  1,   1,   2 STR_DSCP("RESET_XGMAC_PHASE2")}, /*XGMAC_SELECT_CTL_RESET_XGMAC_PHASE2*/
                {  1,   1,   3 STR_DSCP("RESET_XGMAC_PHASE3")}, /*XGMAC_SELECT_CTL_RESET_XGMAC_PHASE3*/
};

static fields_t fabric_select_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_SELECT_FABRIC0")}, /*FABRIC_SELECT_CTL_CFG_SELECT_FABRIC0*/
                {  1,   0,   1 STR_DSCP("CFG_SELECT_FABRIC1")}, /*FABRIC_SELECT_CTL_CFG_SELECT_FABRIC1*/
                {  1,   0,   2 STR_DSCP("CFG_SELECT_FABRIC2")}, /*FABRIC_SELECT_CTL_CFG_SELECT_FABRIC2*/
                {  1,   0,   3 STR_DSCP("CFG_SELECT_FABRIC3")}, /*FABRIC_SELECT_CTL_CFG_SELECT_FABRIC3*/
                {  1,   1,   0 STR_DSCP("RESET_SGMAC_PHASE0")}, /*FABRIC_SELECT_CTL_RESET_SGMAC_PHASE0*/
                {  1,   1,   1 STR_DSCP("RESET_SGMAC_PHASE1")}, /*FABRIC_SELECT_CTL_RESET_SGMAC_PHASE1*/
                {  1,   1,   2 STR_DSCP("RESET_SGMAC_PHASE2")}, /*FABRIC_SELECT_CTL_RESET_SGMAC_PHASE2*/
                {  1,   1,   3 STR_DSCP("RESET_SGMAC_PHASE3")}, /*FABRIC_SELECT_CTL_RESET_SGMAC_PHASE3*/
};

static fields_t misc_mac_clk_ctl_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CFG_CPU_MAC_CLK_INTERNAL")}, /*MISC_MAC_CLK_CTL_CFG_CPU_MAC_CLK_INTERNAL*/
                {  2,   0,  12 STR_DSCP("CFG_CPU_MAC_CLOCK_DIVIDER")}, /*MISC_MAC_CLK_CTL_CFG_CPU_MAC_CLOCK_DIVIDER*/
                {  2,   0,   8 STR_DSCP("CFG_GE_REF_OUT_CTL")}, /*MISC_MAC_CLK_CTL_CFG_GE_REF_OUT_CTL*/
                {  8,   0,   0 STR_DSCP("CFG_MDIO_CLK_DIVIDER")}, /*MISC_MAC_CLK_CTL_CFG_MDIO_CLK_DIVIDER*/
                {  1,   0,  20 STR_DSCP("CFG_RESET_MISC_MAC_CLOCKS")}, /*MISC_MAC_CLK_CTL_CFG_RESET_MISC_MAC_CLOCKS*/
};

static fields_t enable_ram1x_clk_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_RESET_DDR1X_CLK")}, /*ENABLE_RAM1X_CLK_CTL_CFG_RESET_DDR1X_CLK*/
                {  1,   0,   1 STR_DSCP("CFG_RESET_QDR1X_CLK")}, /*ENABLE_RAM1X_CLK_CTL_CFG_RESET_QDR1X_CLK*/
                {  1,   0,   2 STR_DSCP("CFG_RESET_TCAM1X_CLK")}, /*ENABLE_RAM1X_CLK_CTL_CFG_RESET_TCAM1X_CLK*/
};

static fields_t hash_key_select_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_HASH_KEY_SELECT98K")}, /*HASH_KEY_SELECT_CFG_HASH_KEY_SELECT98K*/
};

static fields_t mdio_in_select_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_MDIO_SELECT_MDC")}, /*MDIO_IN_SELECT_CFG_MDIO_SELECT_MDC*/
};

static fields_t ddr_dl_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("CFG_DDR_MACRO_DL_TUNE")}, /*DDR_DL_CTL_CFG_DDR_MACRO_DL_TUNE*/
                {  7,   0,   0 STR_DSCP("CFG_DDR_MACRO_PH1")}, /*DDR_DL_CTL_CFG_DDR_MACRO_PH1*/
                {  7,   0,   8 STR_DSCP("CFG_DDR_MACRO_PH2")}, /*DDR_DL_CTL_CFG_DDR_MACRO_PH2*/
                {  1,   0,  16 STR_DSCP("CFG_DDR_MACRO_PH190")}, /*DDR_DL_CTL_CFG_DDR_MACRO_PH190*/
                {  1,   0,  20 STR_DSCP("CFG_DDR_MACRO_PH290")}, /*DDR_DL_CTL_CFG_DDR_MACRO_PH290*/
};

static fields_t qdr_dl_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("CFG_QDR_MACRO_DL_TUNE")}, /*QDR_DL_CTL_CFG_QDR_MACRO_DL_TUNE*/
                {  7,   0,   0 STR_DSCP("CFG_QDR_MACRO_PH1")}, /*QDR_DL_CTL_CFG_QDR_MACRO_PH1*/
                {  7,   0,   8 STR_DSCP("CFG_QDR_MACRO_PH2")}, /*QDR_DL_CTL_CFG_QDR_MACRO_PH2*/
                {  1,   0,  16 STR_DSCP("CFG_QDR_MACRO_PH190")}, /*QDR_DL_CTL_CFG_QDR_MACRO_PH190*/
                {  1,   0,  20 STR_DSCP("CFG_QDR_MACRO_PH290")}, /*QDR_DL_CTL_CFG_QDR_MACRO_PH290*/
};

static fields_t dl_mon_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MON_DDR_MACRO_DL_LOCK")}, /*DL_MON_MON_DDR_MACRO_DL_LOCK*/
                {  1,   0,   8 STR_DSCP("MON_QDR_MACRO_DL_LOCK")}, /*DL_MON_MON_QDR_MACRO_DL_LOCK*/
};

static fields_t sgmac_use4g_core_ctl_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CFG_SGMAC_USE4G_HSS")}, /*SGMAC_USE4G_CORE_CTL_CFG_SGMAC_USE4G_HSS*/
                {  1,   0,   0 STR_DSCP("RESET_SGMAC4G_PHASE_RX0")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX0*/
                {  1,   0,   1 STR_DSCP("RESET_SGMAC4G_PHASE_RX1")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX1*/
                {  1,   0,   2 STR_DSCP("RESET_SGMAC4G_PHASE_RX2")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX2*/
                {  1,   0,   3 STR_DSCP("RESET_SGMAC4G_PHASE_RX3")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX3*/
                {  1,   0,   8 STR_DSCP("RESET_SGMAC4G_PHASE_TX0")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX0*/
                {  1,   0,   9 STR_DSCP("RESET_SGMAC4G_PHASE_TX1")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX1*/
                {  1,   0,  10 STR_DSCP("RESET_SGMAC4G_PHASE_TX2")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX2*/
                {  1,   0,  11 STR_DSCP("RESET_SGMAC4G_PHASE_TX3")}, /*SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX3*/
};

static fields_t global_gated_clk_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("GLOBAL_EN_CLK")}, /*GLOBAL_GATED_CLK_CTL_GLOBAL_EN_CLK*/
                {  1,   0,   8 STR_DSCP("XGMAC0_REG_CLK_EN")}, /*GLOBAL_GATED_CLK_CTL_XGMAC0_REG_CLK_EN*/
};

static fields_t module_gated_clk_ctl_reg_field[] = {
                {  1,   2,   5 STR_DSCP("EN_CLK_SUP_FABRIC_CAS")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_CAS*/
                {  1,   2,   6 STR_DSCP("EN_CLK_SUP_FABRIC_CRB")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_CRB*/
                {  1,   2,   7 STR_DSCP("EN_CLK_SUP_FABRIC_DSF")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_DSF*/
                {  1,   2,   8 STR_DSCP("EN_CLK_SUP_FABRIC_GTS")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_GTS*/
                {  1,   2,   9 STR_DSCP("EN_CLK_SUP_FABRIC_RTS")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_RTS*/
                {  1,   2,  10 STR_DSCP("EN_CLK_SUP_FABRIC_RXQ")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_RXQ*/
                {  1,   2,  12 STR_DSCP("EN_CLK_SUP_FABRIC_SER")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_SER*/
                {  1,   2,  11 STR_DSCP("EN_CLK_SUP_FABRIC_VOQ")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_VOQ*/
                {  1,   0,   0 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER0")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER0*/
                {  1,   0,   1 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER1")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER1*/
                {  1,   0,   2 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER2")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER2*/
                {  1,   0,   3 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER3")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER3*/
                {  1,   0,   4 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER4")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER4*/
                {  1,   0,   5 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER5")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER5*/
                {  1,   0,   6 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER6")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER6*/
                {  1,   0,   7 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER7")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER7*/
                {  1,   0,   8 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER8")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER8*/
                {  1,   0,   9 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER9")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER9*/
                {  1,   0,  10 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER10")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER10*/
                {  1,   0,  11 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER11")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER11*/
                {  1,   0,  12 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER12")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER12*/
                {  1,   0,  13 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER13")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER13*/
                {  1,   0,  14 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER14")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER14*/
                {  1,   0,  15 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER15")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER15*/
                {  1,   0,  16 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER16")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER16*/
                {  1,   0,  17 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER17")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER17*/
                {  1,   0,  18 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER18")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER18*/
                {  1,   0,  19 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER19")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER19*/
                {  1,   0,  20 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER20")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER20*/
                {  1,   0,  21 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER21")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER21*/
                {  1,   0,  22 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER22")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER22*/
                {  1,   0,  23 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER23")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER23*/
                {  1,   0,  24 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER24")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER24*/
                {  1,   0,  25 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER25")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER25*/
                {  1,   0,  26 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER26")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER26*/
                {  1,   0,  27 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER27")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER27*/
                {  1,   0,  28 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER28")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER28*/
                {  1,   0,  29 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER29")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER29*/
                {  1,   0,  30 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER30")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER30*/
                {  1,   0,  31 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER31")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER31*/
                {  1,   1,   0 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER32")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER32*/
                {  1,   1,   1 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER33")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER33*/
                {  1,   1,   2 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER34")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER34*/
                {  1,   1,   3 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER35")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER35*/
                {  1,   1,   4 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER36")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER36*/
                {  1,   1,   5 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER37")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER37*/
                {  1,   1,   6 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER38")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER38*/
                {  1,   1,   7 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER39")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER39*/
                {  1,   1,   8 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER40")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER40*/
                {  1,   1,   9 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER41")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER41*/
                {  1,   1,  10 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER42")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER42*/
                {  1,   1,  11 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER43")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER43*/
                {  1,   1,  12 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER44")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER44*/
                {  1,   1,  13 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER45")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER45*/
                {  1,   1,  14 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER46")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER46*/
                {  1,   1,  15 STR_DSCP("EN_CLK_SUP_GMAC_WRAPPER47")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER47*/
                {  1,   1,  16 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP0")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP0*/
                {  1,   1,  17 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP1")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP1*/
                {  1,   1,  18 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP2")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP2*/
                {  1,   1,  19 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP3")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP3*/
                {  1,   1,  20 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP4")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP4*/
                {  1,   1,  21 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP5")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP5*/
                {  1,   1,  22 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP6")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP6*/
                {  1,   1,  23 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP7")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP7*/
                {  1,   1,  24 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP8")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP8*/
                {  1,   1,  25 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP9")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP9*/
                {  1,   1,  26 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP10")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP10*/
                {  1,   1,  27 STR_DSCP("EN_CLK_SUP_QUAD_MAC_APP11")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP11*/
                {  1,   1,  28 STR_DSCP("EN_CLK_SUP_SGMAC0")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC0*/
                {  1,   1,  29 STR_DSCP("EN_CLK_SUP_SGMAC1")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC1*/
                {  1,   1,  30 STR_DSCP("EN_CLK_SUP_SGMAC2")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC2*/
                {  1,   1,  31 STR_DSCP("EN_CLK_SUP_SGMAC3")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC3*/
                {  1,   2,   4 STR_DSCP("EN_CLK_SUP_TCAM_MACRO_INT")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_TCAM_MACRO_INT*/
                {  1,   2,   0 STR_DSCP("EN_CLK_SUP_XGMAC0")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC0*/
                {  1,   2,   1 STR_DSCP("EN_CLK_SUP_XGMAC1")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC1*/
                {  1,   2,   2 STR_DSCP("EN_CLK_SUP_XGMAC2")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC2*/
                {  1,   2,   3 STR_DSCP("EN_CLK_SUP_XGMAC3")}, /*MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC3*/
};

static fields_t zcntl_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("ZCNTL_ENABLE_IN_CAL")}, /*ZCNTL_CTL_ZCNTL_ENABLE_IN_CAL*/
                {  1,   0,   1 STR_DSCP("ZCNTL_ENABLE_OUT_CAL")}, /*ZCNTL_CTL_ZCNTL_ENABLE_OUT_CAL*/
                {  1,   0,  16 STR_DSCP("ZCNTL_RESET_BAR_IN_CAL")}, /*ZCNTL_CTL_ZCNTL_RESET_BAR_IN_CAL*/
                {  1,   0,  17 STR_DSCP("ZCNTL_RESET_BAR_OUT_CAL")}, /*ZCNTL_CTL_ZCNTL_RESET_BAR_OUT_CAL*/
};

static fields_t sync_ethernet_cfg0_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_ETHER_BIST_START_CLK_OFF0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_BIST_START_CLK_OFF0*/
                {  1,   0,   1 STR_DSCP("CFG_ETHER_CLK_USER_LBIT0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_CLK_USER_LBIT0*/
                {  6,   0,  16 STR_DSCP("CFG_ETHER_DIVIDER0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_DIVIDER0*/
                {  1,   0,   2 STR_DSCP("CFG_ETHER_EDRAM_MODE0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_EDRAM_MODE0*/
                {  1,   0,   3 STR_DSCP("CFG_ETHER_INVERT_CLOCK0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_INVERT_CLOCK0*/
                {  1,   1,   0 STR_DSCP("CFG_ETHER_RESET0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_RESET0*/
                {  3,   0,   8 STR_DSCP("CFG_ETHER_TEST_FUNC0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_TEST_FUNC0*/
                {  1,   0,   4 STR_DSCP("CFG_ETHER_USER_GO0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_USER_GO0*/
                {  1,   0,   5 STR_DSCP("CFG_ETHER_USER_OFF0")}, /*SYNC_ETHERNET_CFG0_CFG_ETHER_USER_OFF0*/
};

static fields_t sync_ethernet_select0_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CFG_ETHER_CLK_SELECT0")}, /*SYNC_ETHERNET_SELECT0_CFG_ETHER_CLK_SELECT0*/
};

static fields_t sync_ethernet_mon0_reg_field[] = {
                {  1,   0,   0 STR_DSCP("ETHERNET_CLK_OFF0")}, /*SYNC_ETHERNET_MON0_ETHERNET_CLK_OFF0*/
};

static fields_t sync_ethernet_cfg1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_ETHER_BIST_START_CLK_OFF1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_BIST_START_CLK_OFF1*/
                {  1,   0,   1 STR_DSCP("CFG_ETHER_CLK_USER_LBIT1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_CLK_USER_LBIT1*/
                {  6,   0,  16 STR_DSCP("CFG_ETHER_DIVIDER1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_DIVIDER1*/
                {  1,   0,   2 STR_DSCP("CFG_ETHER_EDRAM_MODE1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_EDRAM_MODE1*/
                {  1,   0,   3 STR_DSCP("CFG_ETHER_INVERT_CLOCK1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_INVERT_CLOCK1*/
                {  1,   1,   0 STR_DSCP("CFG_ETHER_RESET1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_RESET1*/
                {  3,   0,   8 STR_DSCP("CFG_ETHER_TEST_FUNC1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_TEST_FUNC1*/
                {  1,   0,   4 STR_DSCP("CFG_ETHER_USER_GO1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_USER_GO1*/
                {  1,   0,   5 STR_DSCP("CFG_ETHER_USER_OFF1")}, /*SYNC_ETHERNET_CFG1_CFG_ETHER_USER_OFF1*/
};

static fields_t sync_ethernet_select1_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CFG_ETHER_CLK_SELECT1")}, /*SYNC_ETHERNET_SELECT1_CFG_ETHER_CLK_SELECT1*/
                {  1,   0,  16 STR_DSCP("CFG_SELECT_SYNC_ETHERNET1")}, /*SYNC_ETHERNET_SELECT1_CFG_SELECT_SYNC_ETHERNET1*/
};

static fields_t sync_ethernet_mon1_reg_field[] = {
                {  1,   0,   0 STR_DSCP("ETHERNET_CLK_OFF1")}, /*SYNC_ETHERNET_MON1_ETHERNET_CLK_OFF1*/
};

static fields_t time_out_info_reg_field[] = {
                {  1,   1,   0 STR_DSCP("TIME_OUT_ACTION")}, /*TIME_OUT_INFO_TIME_OUT_ACTION*/
                { 32,   0,   0 STR_DSCP("TIME_OUT_ADDR")}, /*TIME_OUT_INFO_TIME_OUT_ADDR*/
};

static fields_t time_out_happen_reg_field[] = {
                {  1,   0,   0 STR_DSCP("TIME_OUT_HAPPEN")}, /*TIME_OUT_HAPPEN_TIME_OUT_HAPPEN*/
};

static fields_t ipe_aging_fifo_ram_reg_field[] = {
                { 14,   0,   0 STR_DSCP("AGING_FIFO_PTR")}, /*IPE_AGING_FIFO_RAM_AGING_FIFO_PTR*/
};

static fields_t ipe_aging_ctl_reg_field[] = {
                { 32,   2,   0 STR_DSCP("AGING_INTERVAL")}, /*IPE_AGING_CTL_AGING_INTERVAL*/
                { 14,   1,   0 STR_DSCP("AGING_PTR")}, /*IPE_AGING_CTL_AGING_PTR*/
                {  1,   0,   1 STR_DSCP("ENTRY_VALID_CHECK_EN")}, /*IPE_AGING_CTL_ENTRY_VALID_CHECK_EN*/
                {  5,   0,  16 STR_DSCP("FIFO_DEPTH_THRESHOLD")}, /*IPE_AGING_CTL_FIFO_DEPTH_THRESHOLD*/
                { 14,   3,  16 STR_DSCP("MAX_PTR")}, /*IPE_AGING_CTL_MAX_PTR*/
                { 14,   3,   0 STR_DSCP("MIN_PTR")}, /*IPE_AGING_CTL_MIN_PTR*/
                {  1,   0,   0 STR_DSCP("SCAN_EN")}, /*IPE_AGING_CTL_SCAN_EN*/
                {  1,   0,   3 STR_DSCP("SCAN_PAUSE_ON_FIFO_FULL")}, /*IPE_AGING_CTL_SCAN_PAUSE_ON_FIFO_FULL*/
                {  1,   0,  24 STR_DSCP("SOFTWARE_READ_CLEAR")}, /*IPE_AGING_CTL_SOFTWARE_READ_CLEAR*/
                {  1,   0,   2 STR_DSCP("STOP_ON_MAX_PTR")}, /*IPE_AGING_CTL_STOP_ON_MAX_PTR*/
};

static fields_t ipe_aging_status_reg_field[] = {
                {  1,   0,   4 STR_DSCP("AGING_FIFO_OVERFLOW")}, /*IPE_AGING_STATUS_AGING_FIFO_OVERFLOW*/
                {  1,   0,   0 STR_DSCP("UPDATE_FIFO_OVERFLOW")}, /*IPE_AGING_STATUS_UPDATE_FIFO_OVERFLOW*/
};

static fields_t ipe_aging_status_mask_reg_field[] = {
                {  1,   0,   4 STR_DSCP("AGING_FIFO_OVERFLOW")}, /*IPE_AGING_STATUS_MASK_AGING_FIFO_OVERFLOW*/
                {  1,   0,   0 STR_DSCP("UPDATE_FIFO_OVERFLOW")}, /*IPE_AGING_STATUS_MASK_UPDATE_FIFO_OVERFLOW*/
};

static fields_t ipe_aging_intr_value_set_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_AGING_INTR_VALUE_SET")}, /*IPE_AGING_INTR_VALUE_SET_IPE_AGING_INTR_VALUE_SET*/
};

static fields_t ipe_aging_intr_value_reset_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_AGING_INTR_VALUE_RESET")}, /*IPE_AGING_INTR_VALUE_RESET_IPE_AGING_INTR_VALUE_RESET*/
};

static fields_t ipe_aging_intr_mask_set_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_AGING_INTR_MASK_SET")}, /*IPE_AGING_INTR_MASK_SET_IPE_AGING_INTR_MASK_SET*/
};

static fields_t ipe_aging_intr_mask_reset_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_AGING_INTR_MASK_RESET")}, /*IPE_AGING_INTR_MASK_RESET_IPE_AGING_INTR_MASK_RESET*/
};

static fields_t ipe_aging_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT")}, /*IPE_AGING_INIT_INIT*/
};

static fields_t ipe_aging_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT")}, /*IPE_AGING_INIT_DONE_INIT*/
};

static fields_t ipeaging_normal_intr_value_set_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*IPEAGING_NORMAL_INTR_VALUE_SET_INTR_VALUE_SET*/
};

static fields_t ipeaging_normal_intr_value_reset_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*IPEAGING_NORMAL_INTR_VALUE_RESET_INTR_VALUE_RESET*/
};

static fields_t ipeaging_normal_intr_mask_set_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*IPEAGING_NORMAL_INTR_MASK_SET_INTR_MASK_SET*/
};

static fields_t ipeaging_normal_intr_mask_reset_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*IPEAGING_NORMAL_INTR_MASK_RESET_INTR_MASK_RESET*/
};

static fields_t ipe_aging_fifo_depth_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_AGING_FIFO_DEPTH")}, /*IPE_AGING_FIFO_DEPTH_IPE_AGING_FIFO_DEPTH*/
};

static fields_t ipe_forward_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*IPE_FORWARD_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t ipe_forward_credit_value_cfg_reg_field[] = {
                {  5,   0,   0 STR_DSCP("FORWARD_BUF_STORE_CREDIT_VALUE")}, /*IPE_FORWARD_CREDIT_VALUE_CFG_FORWARD_BUF_STORE_CREDIT_VALUE*/
};

static fields_t ipe_forward_thrd_cfg_reg_field[] = {
                {  5,   0,   0 STR_DSCP("IPE_FWD_EXT_DATA_FIFOA_FULL_THRD")}, /*IPE_FORWARD_THRD_CFG_IPE_FWD_EXT_DATA_FIFOA_FULL_THRD*/
                {  5,   0,   8 STR_DSCP("IPE_FWD_PKT_INFO_FIFOA_FULL_THRD")}, /*IPE_FORWARD_THRD_CFG_IPE_FWD_PKT_INFO_FIFOA_FULL_THRD*/
                {  8,   0,  16 STR_DSCP("IPE_FWD_SOP_DATA_FIFOA_FULL_THRD")}, /*IPE_FORWARD_THRD_CFG_IPE_FWD_SOP_DATA_FIFOA_FULL_THRD*/
                {  2,   1,   8 STR_DSCP("IPE_FWD_SOP_HEADER_FIFOA_FULL_THRD")}, /*IPE_FORWARD_THRD_CFG_IPE_FWD_SOP_HEADER_FIFOA_FULL_THRD*/
                {  5,   0,  24 STR_DSCP("IPE_FWD_TB_INFO_FIFOA_FULL_THRD")}, /*IPE_FORWARD_THRD_CFG_IPE_FWD_TB_INFO_FIFOA_FULL_THRD*/
                {  8,   1,   0 STR_DSCP("IPE_FWD_TIME_STAMP_FIFOA_FULL_THRD")}, /*IPE_FORWARD_THRD_CFG_IPE_FWD_TIME_STAMP_FIFOA_FULL_THRD*/
};

static fields_t ipe_forward_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("IN_PKT_CNT")}, /*IPE_FORWARD_STATS_IN_PKT_CNT*/
                {  4,   1,   0 STR_DSCP("OUT_PKT_CNT")}, /*IPE_FORWARD_STATS_OUT_PKT_CNT*/
};

static fields_t ipe_forward_interrupt_reg_field[] = {
                { 17,   1,   0 STR_DSCP("MASK_RESET")}, /*IPE_FORWARD_INTERRUPT_MASK_RESET*/
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*IPE_FORWARD_INTERRUPT_MASK_SET*/
                { 17,   3,   0 STR_DSCP("VALUE_RESET")}, /*IPE_FORWARD_INTERRUPT_VALUE_RESET*/
                { 17,   2,   0 STR_DSCP("VALUE_SET")}, /*IPE_FORWARD_INTERRUPT_VALUE_SET*/
};

static fields_t ipe_forward_ctl_reg_field[] = {
                { 16,   3,   0 STR_DSCP("CRITICAL_EXCEPTION")}, /*IPE_FORWARD_CTL_CRITICAL_EXCEPTION*/
                { 16,   1,  16 STR_DSCP("DISCARD_FATAL")}, /*IPE_FORWARD_CTL_DISCARD_FATAL*/
                { 10,   1,   6 STR_DSCP("DS_FWD_BASE0")}, /*IPE_FORWARD_CTL_DS_FWD_BASE0*/
                {  2,   2,   8 STR_DSCP("DS_FWD_BASE1")}, /*IPE_FORWARD_CTL_DS_FWD_BASE1*/
                {  1,   2,  11 STR_DSCP("DS_FWD_DISCARD_STATS_EN")}, /*IPE_FORWARD_CTL_DS_FWD_DISCARD_STATS_EN*/
                { 16,   0,   4 STR_DSCP("DS_FWD_INDEX_BASE_FATAL")}, /*IPE_FORWARD_CTL_DS_FWD_INDEX_BASE_FATAL*/
                { 12,   0,  20 STR_DSCP("DS_FWD_STATS_BASE")}, /*IPE_FORWARD_CTL_DS_FWD_STATS_BASE*/
                {  6,   4,   0 STR_DSCP("EXCEPTION2_PRIORITY0")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY0*/
                {  6,   4,   8 STR_DSCP("EXCEPTION2_PRIORITY1")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY1*/
                {  6,   4,  16 STR_DSCP("EXCEPTION2_PRIORITY2")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY2*/
                {  6,   4,  24 STR_DSCP("EXCEPTION2_PRIORITY3")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY3*/
                {  6,   5,   0 STR_DSCP("EXCEPTION2_PRIORITY4")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY4*/
                {  6,   5,   8 STR_DSCP("EXCEPTION2_PRIORITY5")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY5*/
                {  6,   5,  16 STR_DSCP("EXCEPTION2_PRIORITY6")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY6*/
                {  6,   5,  24 STR_DSCP("EXCEPTION2_PRIORITY7")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY7*/
                {  6,   6,   0 STR_DSCP("EXCEPTION2_PRIORITY8")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY8*/
                {  6,   6,   8 STR_DSCP("EXCEPTION2_PRIORITY9")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY9*/
                {  6,   6,  16 STR_DSCP("EXCEPTION2_PRIORITY10")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY10*/
                {  6,   6,  24 STR_DSCP("EXCEPTION2_PRIORITY11")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY11*/
                {  6,   7,   0 STR_DSCP("EXCEPTION2_PRIORITY12")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY12*/
                {  6,   7,   8 STR_DSCP("EXCEPTION2_PRIORITY13")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY13*/
                {  6,   7,  16 STR_DSCP("EXCEPTION2_PRIORITY14")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY14*/
                {  6,   7,  24 STR_DSCP("EXCEPTION2_PRIORITY15")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY15*/
                {  1,   2,  15 STR_DSCP("EXCEPTION2_PRIORITY_EN")}, /*IPE_FORWARD_CTL_EXCEPTION2_PRIORITY_EN*/
                {  1,   2,  21 STR_DSCP("FLOW_ID_EN")}, /*IPE_FORWARD_CTL_FLOW_ID_EN*/
                {  1,   1,   5 STR_DSCP("FORCE_EXCEP_LOCAL_PHY_PORT")}, /*IPE_FORWARD_CTL_FORCE_EXCEP_LOCAL_PHY_PORT*/
                {  1,   2,  14 STR_DSCP("GRE_SEQUENCE_NUMBER_ABSENCE_CHECK_EN")}, /*IPE_FORWARD_CTL_GRE_SEQUENCE_NUMBER_ABSENCE_CHECK_EN*/
                {  3,   2,  29 STR_DSCP("HEADER_HASH_BITS_NUM")}, /*IPE_FORWARD_CTL_HEADER_HASH_BITS_NUM*/
                {  5,   1,   0 STR_DSCP("HUMBER_ID")}, /*IPE_FORWARD_CTL_HUMBER_ID*/
                {  5,   2,  24 STR_DSCP("LOG_ON_DISCARD")}, /*IPE_FORWARD_CTL_LOG_ON_DISCARD*/
                {  1,   2,  16 STR_DSCP("LOG_PORT_DISCARD")}, /*IPE_FORWARD_CTL_LOG_PORT_DISCARD*/
                {  1,   0,   3 STR_DSCP("MULTI_EXCEPTION_EN")}, /*IPE_FORWARD_CTL_MULTI_EXCEPTION_EN*/
                {  2,   2,   6 STR_DSCP("OAM_BELOW_LINK_COLOR")}, /*IPE_FORWARD_CTL_OAM_BELOW_LINK_COLOR*/
                {  6,   2,   0 STR_DSCP("OAM_BELOW_LINK_PRIORITY")}, /*IPE_FORWARD_CTL_OAM_BELOW_LINK_PRIORITY*/
                {  1,   2,  17 STR_DSCP("OAM_BYPASS_POLICING_DISCARD")}, /*IPE_FORWARD_CTL_OAM_BYPASS_POLICING_DISCARD*/
                { 32,   8,   0 STR_DSCP("OAM_DISCARD_BITMAP")}, /*IPE_FORWARD_CTL_OAM_DISCARD_BITMAP*/
                {  1,   2,  10 STR_DSCP("PW_SEQUENCE_NUMBER_ABSENCE_CHECK_EN")}, /*IPE_FORWARD_CTL_PW_SEQUENCE_NUMBER_ABSENCE_CHECK_EN*/
                {  1,   2,  13 STR_DSCP("PW_SEQUENCE_NUMBER_ZERO_CHECK_EN")}, /*IPE_FORWARD_CTL_PW_SEQUENCE_NUMBER_ZERO_CHECK_EN*/
                {  1,   0,   1 STR_DSCP("RX_ETHER_OAM_CRITICAL")}, /*IPE_FORWARD_CTL_RX_ETHER_OAM_CRITICAL*/
                {  1,   2,  19 STR_DSCP("SEQUENCE_NUMBER_DISABLE_CHECK_EN")}, /*IPE_FORWARD_CTL_SEQUENCE_NUMBER_DISABLE_CHECK_EN*/
                {  1,   2,  12 STR_DSCP("SEQUENCE_NUMBER_EXCEPTION_EN")}, /*IPE_FORWARD_CTL_SEQUENCE_NUMBER_EXCEPTION_EN*/
                {  1,   0,   0 STR_DSCP("SERVICE_ID_EN_CFG")}, /*IPE_FORWARD_CTL_SERVICE_ID_EN_CFG*/
                {  1,   2,  20 STR_DSCP("SGMAC_HEADER_EN")}, /*IPE_FORWARD_CTL_SGMAC_HEADER_EN*/
                {  1,   2,  23 STR_DSCP("VPLS_SRC_PORT_EN")}, /*IPE_FORWARD_CTL_VPLS_SRC_PORT_EN*/
                {  1,   2,  22 STR_DSCP("VRF_ID_EN")}, /*IPE_FORWARD_CTL_VRF_ID_EN*/
};

static fields_t ipe_forward_sgmac_ctl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DEFAULT_MET_PTR")}, /*IPE_FORWARD_SGMAC_CTL_DEFAULT_MET_PTR*/
                {  1,   0,  16 STR_DSCP("DEFAULT_MET_VALID")}, /*IPE_FORWARD_SGMAC_CTL_DEFAULT_MET_VALID*/
                { 16,   6,   0 STR_DSCP("DVP_MET_PTR_BASE")}, /*IPE_FORWARD_SGMAC_CTL_DVP_MET_PTR_BASE*/
                { 20,   5,   0 STR_DSCP("DVP_NEXT_HOP_BASE")}, /*IPE_FORWARD_SGMAC_CTL_DVP_NEXT_HOP_BASE*/
                {  1,   0,  21 STR_DSCP("DVP_NEXT_HOP_EXT")}, /*IPE_FORWARD_SGMAC_CTL_DVP_NEXT_HOP_EXT*/
                { 16,   1,  16 STR_DSCP("L2_MET_PTR_BASE")}, /*IPE_FORWARD_SGMAC_CTL_L2_MET_PTR_BASE*/
                { 16,   1,   0 STR_DSCP("L3_MET_PTR_BASE")}, /*IPE_FORWARD_SGMAC_CTL_L3_MET_PTR_BASE*/
                {  1,   0,  20 STR_DSCP("MIRROR_NEXT_HOP_EXT")}, /*IPE_FORWARD_SGMAC_CTL_MIRROR_NEXT_HOP_EXT*/
                { 20,   3,   0 STR_DSCP("MIRROR_NEXT_HOP_PTR")}, /*IPE_FORWARD_SGMAC_CTL_MIRROR_NEXT_HOP_PTR*/
                {  1,   0,  19 STR_DSCP("SGMAC_LBID_EN")}, /*IPE_FORWARD_SGMAC_CTL_SGMAC_LBID_EN*/
                {  1,   0,  18 STR_DSCP("SGMAC_MCAST_HASH_EN")}, /*IPE_FORWARD_SGMAC_CTL_SGMAC_MCAST_HASH_EN*/
                {  1,   0,  17 STR_DSCP("SGMAC_VERSION")}, /*IPE_FORWARD_SGMAC_CTL_SGMAC_VERSION*/
                {  1,   0,  22 STR_DSCP("UCAST_L3_NEXT_HOP_EXT")}, /*IPE_FORWARD_SGMAC_CTL_UCAST_L3_NEXT_HOP_EXT*/
                { 20,   2,   0 STR_DSCP("UCAST_L3_NEXT_HOP_PTR")}, /*IPE_FORWARD_SGMAC_CTL_UCAST_L3_NEXT_HOP_PTR*/
                {  1,   0,  23 STR_DSCP("UCAST_NON_L3_NEXT_HOP_EXT")}, /*IPE_FORWARD_SGMAC_CTL_UCAST_NON_L3_NEXT_HOP_EXT*/
                { 20,   4,   0 STR_DSCP("UCAST_NON_L3_NEXT_HOP_PTR")}, /*IPE_FORWARD_SGMAC_CTL_UCAST_NON_L3_NEXT_HOP_PTR*/
};

static fields_t ipe_forward_aps_bridge_table_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_APS_BRIDGE_TABLE_PARITY_FAIL")}, /*IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_DS_APS_BRIDGE_TABLE_PARITY_FAIL*/
                { 11,   0,   0 STR_DSCP("DS_APS_BRIDGE_TABLE_PARITY_FAIL_ADDR")}, /*IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_DS_APS_BRIDGE_TABLE_PARITY_FAIL_ADDR*/
};

static fields_t ipe_forward_aps_select_table_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_APS_SELECT_TABLE_PARITY_FAIL")}, /*IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_DS_APS_SELECT_TABLE_PARITY_FAIL*/
                {  6,   0,   0 STR_DSCP("DS_APS_SELECT_TABLE_PARITY_FAIL_ADDR")}, /*IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_DS_APS_SELECT_TABLE_PARITY_FAIL_ADDR*/
};

static fields_t ipe_forward_fwd_ext_table_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_FWD_EXT_TABLE_PARITY_FAIL")}, /*IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_DS_FWD_EXT_TABLE_PARITY_FAIL*/
                { 11,   0,   0 STR_DSCP("DS_FWD_EXT_TABLE_PARITY_FAIL_ADDR")}, /*IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_DS_FWD_EXT_TABLE_PARITY_FAIL_ADDR*/
};

static fields_t ipe_forward_sequence_number_table_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_SEQUENCE_NUMBER_TABLE_PARITY_FAIL")}, /*IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_DS_SEQUENCE_NUMBER_TABLE_PARITY_FAIL*/
                {  8,   0,   0 STR_DSCP("DS_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_ADDR")}, /*IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_DS_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_ADDR*/
};

static fields_t ipe_hdr_adj_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE0")}, /*IPE_HDR_ADJ_DRAIN_ENABLE_DRAIN_ENABLE0*/
                {  1,   0,  16 STR_DSCP("DRAIN_ENABLE1")}, /*IPE_HDR_ADJ_DRAIN_ENABLE_DRAIN_ENABLE1*/
};

static fields_t ipe_hdr_adj_mode_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MODE")}, /*IPE_HDR_ADJ_MODE_CTL_MODE*/
};

static fields_t ipe_hdr_adj_sgmac_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("BYPASS_ALL_CFG")}, /*IPE_HDR_ADJ_SGMAC_CTL_BYPASS_ALL_CFG*/
                {  1,   0,   3 STR_DSCP("DUAL_MOD_EN")}, /*IPE_HDR_ADJ_SGMAC_CTL_DUAL_MOD_EN*/
                {  5,   0,   8 STR_DSCP("HUMBER_ID")}, /*IPE_HDR_ADJ_SGMAC_CTL_HUMBER_ID*/
                {  1,   0,   2 STR_DSCP("HUMBER_ID_CHECK_EN")}, /*IPE_HDR_ADJ_SGMAC_CTL_HUMBER_ID_CHECK_EN*/
                {  7,   0,  17 STR_DSCP("SGMAC_LOOKUP_DST_MOD")}, /*IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_DST_MOD*/
                {  8,   0,  24 STR_DSCP("SGMAC_LOOKUP_DST_PORT")}, /*IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_DST_PORT*/
                {  4,   0,   4 STR_DSCP("SGMAC_LOOKUP_EN")}, /*IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_EN*/
                {  4,   0,  13 STR_DSCP("SGMAC_LOOKUP_MODE")}, /*IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_MODE*/
                {  1,   0,   1 STR_DSCP("VERSION")}, /*IPE_HDR_ADJ_SGMAC_CTL_VERSION*/
};

static fields_t ipe_hdr_adj_ctl_reg_field[] = {
                {  1,   0,   3 STR_DSCP("FLOW_ID_EN_CFG")}, /*IPE_HDR_ADJ_CTL_FLOW_ID_EN_CFG*/
                {  2,   0,   0 STR_DSCP("PARSER_LENGTH_ERROR_MODE")}, /*IPE_HDR_ADJ_CTL_PARSER_LENGTH_ERROR_MODE*/
                {  1,   0,   2 STR_DSCP("PTP_DISCARD")}, /*IPE_HDR_ADJ_CTL_PTP_DISCARD*/
                {  1,   0,   5 STR_DSCP("SERVICE_ID_EN_CFG")}, /*IPE_HDR_ADJ_CTL_SERVICE_ID_EN_CFG*/
                {  1,   0,   6 STR_DSCP("VPLS_SRC_PORT_EN_CFG")}, /*IPE_HDR_ADJ_CTL_VPLS_SRC_PORT_EN_CFG*/
                {  1,   0,   4 STR_DSCP("VRF_ID_EN_CFG")}, /*IPE_HDR_ADJ_CTL_VRF_ID_EN_CFG*/
};

static fields_t ipe_hdr_adj_vlan_ptr_reg_field[] = {
                { 14,   0,   0 STR_DSCP("VLAN_PTR")}, /*IPE_HDR_ADJ_VLAN_PTR_VLAN_PTR*/
                {  1,   0,  16 STR_DSCP("VLAN_PTR_VALID")}, /*IPE_HDR_ADJ_VLAN_PTR_VLAN_PTR_VALID*/
};

static fields_t ipe_hdr_adj_exp_map_table_reg_field[] = {
                {  2,   1,   0 STR_DSCP("COLOR0")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR0*/
                {  2,   1,   8 STR_DSCP("COLOR1")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR1*/
                {  2,   1,  16 STR_DSCP("COLOR2")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR2*/
                {  2,   1,  24 STR_DSCP("COLOR3")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR3*/
                {  2,   0,   0 STR_DSCP("COLOR4")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR4*/
                {  2,   0,   8 STR_DSCP("COLOR5")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR5*/
                {  2,   0,  16 STR_DSCP("COLOR6")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR6*/
                {  2,   0,  24 STR_DSCP("COLOR7")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR7*/
                {  6,   1,   2 STR_DSCP("PRIORITY0")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY0*/
                {  6,   1,  10 STR_DSCP("PRIORITY1")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY1*/
                {  6,   1,  18 STR_DSCP("PRIORITY2")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY2*/
                {  6,   1,  26 STR_DSCP("PRIORITY3")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY3*/
                {  6,   0,   2 STR_DSCP("PRIORITY4")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY4*/
                {  6,   0,  10 STR_DSCP("PRIORITY5")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY5*/
                {  6,   0,  18 STR_DSCP("PRIORITY6")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY6*/
                {  6,   0,  26 STR_DSCP("PRIORITY7")}, /*IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY7*/
};

static fields_t ipe_hdr_adj_phy_port_mux_ctl_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MUX_EN31TO0")}, /*IPE_HDR_ADJ_PHY_PORT_MUX_CTL_MUX_EN31TO0*/
                { 20,   1,   0 STR_DSCP("MUX_EN51TO32")}, /*IPE_HDR_ADJ_PHY_PORT_MUX_CTL_MUX_EN51TO32*/
};

static fields_t ipe_hdr_adj_misc_ctl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("BUF_STORE_CREDIT_VALUE")}, /*IPE_HDR_ADJ_MISC_CTL_BUF_STORE_CREDIT_VALUE*/
                {  3,   1,  16 STR_DSCP("IPE_INTF_MAPPER_CREDIT_VALUE")}, /*IPE_HDR_ADJ_MISC_CTL_IPE_INTF_MAPPER_CREDIT_VALUE*/
                {  8,   0,   0 STR_DSCP("MIN_PKT_SIZE_FOR_PARSER")}, /*IPE_HDR_ADJ_MISC_CTL_MIN_PKT_SIZE_FOR_PARSER*/
};

static fields_t ipe_hdr_adj_fifo_thrd_reg_field[] = {
                {  7,   3,   8 STR_DSCP("ADDR_TRACK_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_ADDR_TRACK_FIFOA_FULL_THRD*/
                {  6,   1,  24 STR_DSCP("BUF_TRACK_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_BUF_TRACK_FIFOA_FULL_THRD*/
                {  7,   1,  16 STR_DSCP("CMPCPD_IN_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_CMPCPD_IN_FIFOA_FULL_THRD*/
                {  8,   2,  16 STR_DSCP("CMPCPD_OUT_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_CMPCPD_OUT_FIFOA_FULL_THRD*/
                {  7,   1,   8 STR_DSCP("CMPCPI_IN_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_CMPCPI_IN_FIFOA_FULL_THRD*/
                {  8,   1,   0 STR_DSCP("CMPCPR_IN_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_CMPCPR_IN_FIFOA_FULL_THRD*/
                {  6,   0,   8 STR_DSCP("LPBK_PKT_DATA_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_LPBK_PKT_DATA_FIFOA_FULL_THRD*/
                {  5,   0,   0 STR_DSCP("LPBK_PKT_INFO_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_LPBK_PKT_INFO_FIFOA_FULL_THRD*/
                {  6,   0,  24 STR_DSCP("NET_PKT_DATA_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_NET_PKT_DATA_FIFOA_FULL_THRD*/
                {  5,   0,  16 STR_DSCP("NET_PKT_INFO_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_NET_PKT_INFO_FIFOA_FULL_THRD*/
                {  7,   3,   0 STR_DSCP("PKT_LEN_TRACK_FIFOA_FULL_THRD")}, /*IPE_HDR_ADJ_FIFO_THRD_PKT_LEN_TRACK_FIFOA_FULL_THRD*/
};

static fields_t ipe_hdr_adj_interrupt_reg_field[] = {
                { 25,   1,   0 STR_DSCP("MASK_RESET")}, /*IPE_HDR_ADJ_INTERRUPT_MASK_RESET*/
                { 25,   0,   0 STR_DSCP("MASK_SET")}, /*IPE_HDR_ADJ_INTERRUPT_MASK_SET*/
                { 25,   3,   0 STR_DSCP("VALUE_RESET")}, /*IPE_HDR_ADJ_INTERRUPT_VALUE_RESET*/
                { 25,   2,   0 STR_DSCP("VALUE_SET")}, /*IPE_HDR_ADJ_INTERRUPT_VALUE_SET*/
};

static fields_t ipe_hdr_adj_random_seed_load_reg_field[] = {
                {  1,   1,   0 STR_DSCP("RAND_SEED_LOAD")}, /*IPE_HDR_ADJ_RANDOM_SEED_LOAD_RAND_SEED_LOAD*/
                { 15,   0,   0 STR_DSCP("RAND_SEED_VALUE")}, /*IPE_HDR_ADJ_RANDOM_SEED_LOAD_RAND_SEED_VALUE*/
};

static fields_t ipe_hdr_adj_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("FR_BUF_RETRV_EOP_CNT")}, /*IPE_HDR_ADJ_STATS_FR_BUF_RETRV_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("FR_BUF_RETRV_SOP_CNT")}, /*IPE_HDR_ADJ_STATS_FR_BUF_RETRV_SOP_CNT*/
                {  4,   1,   0 STR_DSCP("FR_NET_RX_EOP_CNT")}, /*IPE_HDR_ADJ_STATS_FR_NET_RX_EOP_CNT*/
                {  4,   0,   0 STR_DSCP("FR_NET_RX_SOP_CNT")}, /*IPE_HDR_ADJ_STATS_FR_NET_RX_SOP_CNT*/
                {  4,  10,   0 STR_DSCP("LPBK_PKT_CRC_ERR_CNT")}, /*IPE_HDR_ADJ_STATS_LPBK_PKT_CRC_ERR_CNT*/
                {  4,   8,   0 STR_DSCP("LPBK_PKT_LEN_ERR_DROP_CNT")}, /*IPE_HDR_ADJ_STATS_LPBK_PKT_LEN_ERR_DROP_CNT*/
                {  4,   9,   0 STR_DSCP("MIN_LEN_ERR_DROP_CNT")}, /*IPE_HDR_ADJ_STATS_MIN_LEN_ERR_DROP_CNT*/
                {  4,   7,   0 STR_DSCP("NET_PKT_LEN_ERR_DROP_CNT")}, /*IPE_HDR_ADJ_STATS_NET_PKT_LEN_ERR_DROP_CNT*/
                {  4,   5,   0 STR_DSCP("TO_BUF_STORE_EOP_CNT")}, /*IPE_HDR_ADJ_STATS_TO_BUF_STORE_EOP_CNT*/
                {  4,   4,   0 STR_DSCP("TO_BUF_STORE_FAKE_SOP_CNT")}, /*IPE_HDR_ADJ_STATS_TO_BUF_STORE_FAKE_SOP_CNT*/
                {  4,   6,   0 STR_DSCP("TO_IPE_FWD_FIRST_WORD_CNT")}, /*IPE_HDR_ADJ_STATS_TO_IPE_FWD_FIRST_WORD_CNT*/
};

static fields_t ipe_hdr_adj_layer4_length_op_ctl_reg_field[] = {
                { 14,   0,   0 STR_DSCP("LAYER4_OP_LENGTH1")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH1*/
                { 14,   1,   0 STR_DSCP("LAYER4_OP_LENGTH2")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH2*/
                { 14,   2,   0 STR_DSCP("LAYER4_OP_LENGTH3")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH3*/
                { 14,   3,   0 STR_DSCP("LAYER4_OP_LENGTH4")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH4*/
                { 14,   4,   0 STR_DSCP("LAYER4_OP_LENGTH5")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH5*/
                { 14,   5,   0 STR_DSCP("LAYER4_OP_LENGTH6")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH6*/
                { 14,   6,   0 STR_DSCP("LAYER4_OP_LENGTH7")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH7*/
                { 14,   7,   0 STR_DSCP("LAYER4_OP_LENGTH8")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH8*/
                { 14,   8,   0 STR_DSCP("LAYER4_OP_LENGTH9")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH9*/
                { 14,   9,   0 STR_DSCP("LAYER4_OP_LENGTH10")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH10*/
                { 14,  10,   0 STR_DSCP("LAYER4_OP_LENGTH11")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH11*/
                { 14,  11,   0 STR_DSCP("LAYER4_OP_LENGTH12")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH12*/
                { 14,  12,   0 STR_DSCP("LAYER4_OP_LENGTH13")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH13*/
                { 14,  13,   0 STR_DSCP("LAYER4_OP_LENGTH14")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH14*/
                { 14,  14,   0 STR_DSCP("LAYER4_OP_LENGTH15")}, /*IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH15*/
};

static fields_t ipe_hdr_adj_parity_fail_record_reg_field[] = {
                {  1,   2,  16 STR_DSCP("CMPC_FIRST_WORD_RAM_PARITY_FAIL")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_FIRST_WORD_RAM_PARITY_FAIL*/
                {  6,   2,   0 STR_DSCP("CMPC_FIRST_WORD_RAM_PARITY_FAIL_ADDR")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_FIRST_WORD_RAM_PARITY_FAIL_ADDR*/
                {  1,   3,  16 STR_DSCP("CMPC_RES_WORD_RAM_PARITY_FAIL")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_RES_WORD_RAM_PARITY_FAIL*/
                {  6,   3,   0 STR_DSCP("CMPC_RES_WORD_RAM_PARITY_FAIL_ADDR")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_RES_WORD_RAM_PARITY_FAIL_ADDR*/
                {  1,   0,  16 STR_DSCP("DS_PHY_PORT_PARITY_FAIL")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_DS_PHY_PORT_PARITY_FAIL*/
                {  8,   0,   0 STR_DSCP("DS_PHY_PORT_PARITY_FAIL_ADDR")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_DS_PHY_PORT_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("MSG_RAM_PARITY_FAIL")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_MSG_RAM_PARITY_FAIL*/
                {  9,   1,   0 STR_DSCP("MSG_RAM_PARITY_FAIL_ADDR")}, /*IPE_HDR_ADJ_PARITY_FAIL_RECORD_MSG_RAM_PARITY_FAIL_ADDR*/
};

static fields_t ipe_hdr_adj_disable_crc_upd_reg_field[] = {
                {  1,   0,   1 STR_DSCP("DISABLE_CRC_CHK")}, /*IPE_HDR_ADJ_DISABLE_CRC_UPD_DISABLE_CRC_CHK*/
                {  1,   0,   0 STR_DSCP("DISABLE_CRC_UPD")}, /*IPE_HDR_ADJ_DISABLE_CRC_UPD_DISABLE_CRC_UPD*/
};

static fields_t ipe_hdr_adj_wrr_weight_reg_field[] = {
                { 10,   0,   0 STR_DSCP("LPBK_WRR_WEIGHT")}, /*IPE_HDR_ADJ_WRR_WEIGHT_LPBK_WRR_WEIGHT*/
                { 10,   0,  16 STR_DSCP("NET_WRR_WEIGHT")}, /*IPE_HDR_ADJ_WRR_WEIGHT_NET_WRR_WEIGHT*/
};

static fields_t ipe_hdr_adj_addr_free_fifo_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("ADDR_FREE_FIFO_INIT_DONE")}, /*IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_ADDR_FREE_FIFO_INIT_DONE*/
};

static fields_t ipe_hdr_adj_cmpc_res_word_ram_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CMPC_RES_WORD_RAM_INIT")}, /*IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_CMPC_RES_WORD_RAM_INIT*/
                {  1,   1,   0 STR_DSCP("CMPC_RES_WORD_RAM_INIT_DONE")}, /*IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_CMPC_RES_WORD_RAM_INIT_DONE*/
};

static fields_t ipe_hdr_adj_credit_used_reg_field[] = {
                {  4,   1,   0 STR_DSCP("BUF_STORE_CREDIT")}, /*IPE_HDR_ADJ_CREDIT_USED_BUF_STORE_CREDIT*/
                {  3,   0,   0 STR_DSCP("IPE_INTF_MAPPER_CREDIT")}, /*IPE_HDR_ADJ_CREDIT_USED_IPE_INTF_MAPPER_CREDIT*/
};

static fields_t ipe_intf_mapper_interrupt0_reg_field[] = {
                { 32,   3,   0 STR_DSCP("MASK_RESET0")}, /*IPE_INTF_MAPPER_INTERRUPT0_MASK_RESET0*/
                { 32,   2,   0 STR_DSCP("MASK_SET0")}, /*IPE_INTF_MAPPER_INTERRUPT0_MASK_SET0*/
                { 32,   1,   0 STR_DSCP("VALUE_RESET0")}, /*IPE_INTF_MAPPER_INTERRUPT0_VALUE_RESET0*/
                { 32,   0,   0 STR_DSCP("VALUE_SET0")}, /*IPE_INTF_MAPPER_INTERRUPT0_VALUE_SET0*/
};

static fields_t ipe_intf_mapper_interrupt1_reg_field[] = {
                { 13,   3,   0 STR_DSCP("MASK_RESET1")}, /*IPE_INTF_MAPPER_INTERRUPT1_MASK_RESET1*/
                { 13,   2,   0 STR_DSCP("MASK_SET1")}, /*IPE_INTF_MAPPER_INTERRUPT1_MASK_SET1*/
                { 13,   1,   0 STR_DSCP("VALUE_RESET1")}, /*IPE_INTF_MAPPER_INTERRUPT1_VALUE_RESET1*/
                { 13,   0,   0 STR_DSCP("VALUE_SET1")}, /*IPE_INTF_MAPPER_INTERRUPT1_VALUE_SET1*/
};

static fields_t intf_mapper_config_reg_field[] = {
                {  4,   0,   8 STR_DSCP("DS_LINK_AGGR_CREDIT_CFG")}, /*INTF_MAPPER_CONFIG_DS_LINK_AGGR_CREDIT_CFG*/
                {  4,   1,   8 STR_DSCP("DS_LINK_AGGR_RUNNING_CREDIT")}, /*INTF_MAPPER_CONFIG_DS_LINK_AGGR_RUNNING_CREDIT*/
                {  4,   0,   4 STR_DSCP("INFO_CREDIT_VALUE")}, /*INTF_MAPPER_CONFIG_INFO_CREDIT_VALUE*/
                {  4,   1,   0 STR_DSCP("INFO_RUNNING_CREDIT")}, /*INTF_MAPPER_CONFIG_INFO_RUNNING_CREDIT*/
                {  1,   0,   1 STR_DSCP("INTF_MAPPER_DRAIN_ENABLE")}, /*INTF_MAPPER_CONFIG_INTF_MAPPER_DRAIN_ENABLE*/
                {  1,   0,   2 STR_DSCP("LENGTH_CHECK_ENABLE")}, /*INTF_MAPPER_CONFIG_LENGTH_CHECK_ENABLE*/
                {  1,   0,   0 STR_DSCP("USER_ID_DRAIN_ENABLE")}, /*INTF_MAPPER_CONFIG_USER_ID_DRAIN_ENABLE*/
};

static fields_t ipe_intf_mapper_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DS_PHY_PORT_EXT_INIT")}, /*IPE_INTF_MAPPER_INIT_DS_PHY_PORT_EXT_INIT*/
                {  1,   0,   2 STR_DSCP("DS_PROTOCOL_VLAN_INIT")}, /*IPE_INTF_MAPPER_INIT_DS_PROTOCOL_VLAN_INIT*/
                {  1,   0,   3 STR_DSCP("DS_ROUTER_MAC_INIT")}, /*IPE_INTF_MAPPER_INIT_DS_ROUTER_MAC_INIT*/
                {  1,   0,   4 STR_DSCP("DS_SRC_INTERFACE_INIT")}, /*IPE_INTF_MAPPER_INIT_DS_SRC_INTERFACE_INIT*/
                {  1,   0,   1 STR_DSCP("DS_SRC_PORT_INIT")}, /*IPE_INTF_MAPPER_INIT_DS_SRC_PORT_INIT*/
                {  1,   0,   5 STR_DSCP("DS_VRF_INIT")}, /*IPE_INTF_MAPPER_INIT_DS_VRF_INIT*/
};

static fields_t ipe_intf_mapper_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DS_PHY_PORT_EXT_INIT")}, /*IPE_INTF_MAPPER_INIT_DONE_DS_PHY_PORT_EXT_INIT*/
                {  1,   0,   2 STR_DSCP("DS_PROTOCOL_VLAN_INIT")}, /*IPE_INTF_MAPPER_INIT_DONE_DS_PROTOCOL_VLAN_INIT*/
                {  1,   0,   3 STR_DSCP("DS_ROUTER_MAC_INIT")}, /*IPE_INTF_MAPPER_INIT_DONE_DS_ROUTER_MAC_INIT*/
                {  1,   0,   4 STR_DSCP("DS_SRC_INTERFACE_INIT")}, /*IPE_INTF_MAPPER_INIT_DONE_DS_SRC_INTERFACE_INIT*/
                {  1,   0,   1 STR_DSCP("DS_SRC_PORT_INIT")}, /*IPE_INTF_MAPPER_INIT_DONE_DS_SRC_PORT_INIT*/
                {  1,   0,   5 STR_DSCP("DS_VRF_INIT")}, /*IPE_INTF_MAPPER_INIT_DONE_DS_VRF_INIT*/
};

static fields_t ipe_ds_vlan_ctl_reg_field[] = {
                {  2,   0,  20 STR_DSCP("DS_STP_STATE_SHIFT")}, /*IPE_DS_VLAN_CTL_DS_STP_STATE_SHIFT*/
                { 12,   0,   8 STR_DSCP("DS_VLAN_STATUS_TABLE_BASE")}, /*IPE_DS_VLAN_CTL_DS_VLAN_STATUS_TABLE_BASE*/
                {  4,   0,  28 STR_DSCP("DS_VLAN_TABLE_BASE_BIT11_TO8")}, /*IPE_DS_VLAN_CTL_DS_VLAN_TABLE_BASE_BIT11_TO8*/
                {  8,   0,   0 STR_DSCP("DS_VLAN_TABLE_BASE_BIT19_TO12")}, /*IPE_DS_VLAN_CTL_DS_VLAN_TABLE_BASE_BIT19_TO12*/
                {  1,   0,  24 STR_DSCP("INTERFACE_STATS_EN")}, /*IPE_DS_VLAN_CTL_INTERFACE_STATS_EN*/
                {  1,   0,  25 STR_DSCP("MAC_BASED_STATS_EN")}, /*IPE_DS_VLAN_CTL_MAC_BASED_STATS_EN*/
                { 12,   1,   0 STR_DSCP("PORT_CROSS_CONNECT_FWD_BASE")}, /*IPE_DS_VLAN_CTL_PORT_CROSS_CONNECT_FWD_BASE*/
                {  1,   0,  26 STR_DSCP("PROTOCOL_BASED_STATS_EN")}, /*IPE_DS_VLAN_CTL_PROTOCOL_BASED_STATS_EN*/
                { 12,   2,   0 STR_DSCP("VLAN_CROSS_CONNECT_FWD_BASE")}, /*IPE_DS_VLAN_CTL_VLAN_CROSS_CONNECT_FWD_BASE*/
};

static fields_t ipe_intf_mapper_ctl_reg_field[] = {
                {  1,   1,  25 STR_DSCP("ARP_ADDRESS_CHECK_EN")}, /*IPE_INTF_MAPPER_CTL_ARP_ADDRESS_CHECK_EN*/
                {  1,   4,   3 STR_DSCP("ARP_BROADCAST_ROUTED_PORT_DISCARD")}, /*IPE_INTF_MAPPER_CTL_ARP_BROADCAST_ROUTED_PORT_DISCARD*/
                {  1,   1,  29 STR_DSCP("ARP_CHECK_EXCEPTION_EN")}, /*IPE_INTF_MAPPER_CTL_ARP_CHECK_EXCEPTION_EN*/
                {  4,   1,  20 STR_DSCP("ARP_EXCEPTION_SUB_INDEX")}, /*IPE_INTF_MAPPER_CTL_ARP_EXCEPTION_SUB_INDEX*/
                {  1,   0,  25 STR_DSCP("ARP_UNICAST_DISCARD")}, /*IPE_INTF_MAPPER_CTL_ARP_UNICAST_DISCARD*/
                {  1,   1,  30 STR_DSCP("ARP_UNICAST_EXCEPTION_DISABLE")}, /*IPE_INTF_MAPPER_CTL_ARP_UNICAST_EXCEPTION_DISABLE*/
                {  1,   1,  27 STR_DSCP("CBP_USE_CMAC_HASH")}, /*IPE_INTF_MAPPER_CTL_CBP_USE_CMAC_HASH*/
                { 16,   3,   0 STR_DSCP("CVLAN_PTR_BASE")}, /*IPE_INTF_MAPPER_CTL_CVLAN_PTR_BASE*/
                {  1,   4,   2 STR_DSCP("DHCP_BROADCAST_ROUTED_PORT_DISCARD")}, /*IPE_INTF_MAPPER_CTL_DHCP_BROADCAST_ROUTED_PORT_DISCARD*/
                {  4,   1,  16 STR_DSCP("DHCP_EXCEPTION_SUB_INDEX")}, /*IPE_INTF_MAPPER_CTL_DHCP_EXCEPTION_SUB_INDEX*/
                {  1,   4,   1 STR_DSCP("DHCP_UNICAST_DISCARD")}, /*IPE_INTF_MAPPER_CTL_DHCP_UNICAST_DISCARD*/
                {  1,   4,   0 STR_DSCP("DHCP_UNICAST_EXCEPTION_DISABLE")}, /*IPE_INTF_MAPPER_CTL_DHCP_UNICAST_EXCEPTION_DISABLE*/
                {  1,   4,   5 STR_DSCP("DISCARD_SAME_IP_ADDR")}, /*IPE_INTF_MAPPER_CTL_DISCARD_SAME_IP_ADDR*/
                {  1,   4,   4 STR_DSCP("DISCARD_SAME_MAC_ADDR")}, /*IPE_INTF_MAPPER_CTL_DISCARD_SAME_MAC_ADDR*/
                {  1,   0,  28 STR_DSCP("ETHER_OAM_OBEY_BYPASS_ALL")}, /*IPE_INTF_MAPPER_CTL_ETHER_OAM_OBEY_BYPASS_ALL*/
                {  1,   2,   7 STR_DSCP("I_TAG_VALID_CHECK")}, /*IPE_INTF_MAPPER_CTL_I_TAG_VALID_CHECK*/
                {  1,   1,  24 STR_DSCP("NCA_VALUE")}, /*IPE_INTF_MAPPER_CTL_NCA_VALUE*/
                {  1,   0,  24 STR_DSCP("OAM_BYPASS_INGRESS_FILTER")}, /*IPE_INTF_MAPPER_CTL_OAM_BYPASS_INGRESS_FILTER*/
                {  1,   0,  30 STR_DSCP("OAM_BYPASS_PORT_RX_EN")}, /*IPE_INTF_MAPPER_CTL_OAM_BYPASS_PORT_RX_EN*/
                {  1,   2,   0 STR_DSCP("OAM_BYPASS_ROUTED_PORT")}, /*IPE_INTF_MAPPER_CTL_OAM_BYPASS_ROUTED_PORT*/
                {  1,   0,  31 STR_DSCP("OAM_BYPASS_VLAN_RX_EN")}, /*IPE_INTF_MAPPER_CTL_OAM_BYPASS_VLAN_RX_EN*/
                {  1,   1,  31 STR_DSCP("PBB_BSI_OAM_ON_IGS_CBP_EN")}, /*IPE_INTF_MAPPER_CTL_PBB_BSI_OAM_ON_IGS_CBP_EN*/
                {  1,   2,   4 STR_DSCP("PBB_OAM_EN")}, /*IPE_INTF_MAPPER_CTL_PBB_OAM_EN*/
                { 24,   0,   0 STR_DSCP("PBB_OUI_VALUE")}, /*IPE_INTF_MAPPER_CTL_PBB_OUI_VALUE*/
                {  1,   0,  27 STR_DSCP("PBB_TCI_NCA_CHECK_EN")}, /*IPE_INTF_MAPPER_CTL_PBB_TCI_NCA_CHECK_EN*/
                {  1,   2,   3 STR_DSCP("PBB_TCI_NCA_EXCEPTION_EN")}, /*IPE_INTF_MAPPER_CTL_PBB_TCI_NCA_EXCEPTION_EN*/
                {  1,   0,  26 STR_DSCP("PBB_TCI_RES2_CHECK_EN")}, /*IPE_INTF_MAPPER_CTL_PBB_TCI_RES2_CHECK_EN*/
                {  1,   2,   5 STR_DSCP("PIP_INVALID_MAC_DA_CHECK")}, /*IPE_INTF_MAPPER_CTL_PIP_INVALID_MAC_DA_CHECK*/
                {  1,   2,   6 STR_DSCP("PIP_LOOP_MAC_CHECK")}, /*IPE_INTF_MAPPER_CTL_PIP_LOOP_MAC_CHECK*/
                { 24,   2,   8 STR_DSCP("PIP_MAC_SA_BIT31_TO8")}, /*IPE_INTF_MAPPER_CTL_PIP_MAC_SA_BIT31_TO8*/
                { 16,   1,   0 STR_DSCP("PIP_MAC_SA_BIT47_TO32")}, /*IPE_INTF_MAPPER_CTL_PIP_MAC_SA_BIT47_TO32*/
                {  1,   1,  28 STR_DSCP("PNP_USE_CMAC_HASH")}, /*IPE_INTF_MAPPER_CTL_PNP_USE_CMAC_HASH*/
                { 16,   3,  16 STR_DSCP("SVLAN_PTR_BASE")}, /*IPE_INTF_MAPPER_CTL_SVLAN_PTR_BASE*/
                {  1,   0,  29 STR_DSCP("USE_IP_HASH")}, /*IPE_INTF_MAPPER_CTL_USE_IP_HASH*/
                {  2,   2,   1 STR_DSCP("VLAN_PTR_BITS_NUM")}, /*IPE_INTF_MAPPER_CTL_VLAN_PTR_BITS_NUM*/
};

static fields_t ipe_user_id_ctl_reg_field[] = {
                {  1,   8,  12 STR_DSCP("ARP_FORCE_IPV4")}, /*IPE_USER_ID_CTL_ARP_FORCE_IPV4*/
                { 12,   8,   0 STR_DSCP("DS_FWD_BASE")}, /*IPE_USER_ID_CTL_DS_FWD_BASE*/
                {  8,   8,  24 STR_DSCP("FLOW_POLICING_BASE")}, /*IPE_USER_ID_CTL_FLOW_POLICING_BASE*/
                {  1,   8,  13 STR_DSCP("FORCE_MAC_KEY")}, /*IPE_USER_ID_CTL_FORCE_MAC_KEY*/
                {  5,   9,   8 STR_DSCP("HUMBER_ID")}, /*IPE_USER_ID_CTL_HUMBER_ID*/
                { 12,   4,  12 STR_DSCP("INDEX_BASE0")}, /*IPE_USER_ID_CTL_INDEX_BASE0*/
                { 12,   5,  12 STR_DSCP("INDEX_BASE1")}, /*IPE_USER_ID_CTL_INDEX_BASE1*/
                { 12,   6,  12 STR_DSCP("INDEX_BASE2")}, /*IPE_USER_ID_CTL_INDEX_BASE2*/
                { 12,   7,  12 STR_DSCP("INDEX_BASE3")}, /*IPE_USER_ID_CTL_INDEX_BASE3*/
                {  2,   4,  24 STR_DSCP("INDEX_SHIFT0")}, /*IPE_USER_ID_CTL_INDEX_SHIFT0*/
                {  2,   5,  24 STR_DSCP("INDEX_SHIFT1")}, /*IPE_USER_ID_CTL_INDEX_SHIFT1*/
                {  2,   6,  24 STR_DSCP("INDEX_SHIFT2")}, /*IPE_USER_ID_CTL_INDEX_SHIFT2*/
                {  2,   7,  24 STR_DSCP("INDEX_SHIFT3")}, /*IPE_USER_ID_CTL_INDEX_SHIFT3*/
                {  2,   0,  12 STR_DSCP("KEY_SIZE0")}, /*IPE_USER_ID_CTL_KEY_SIZE0*/
                {  2,   1,  12 STR_DSCP("KEY_SIZE1")}, /*IPE_USER_ID_CTL_KEY_SIZE1*/
                {  2,   2,  12 STR_DSCP("KEY_SIZE2")}, /*IPE_USER_ID_CTL_KEY_SIZE2*/
                {  2,   3,  12 STR_DSCP("KEY_SIZE3")}, /*IPE_USER_ID_CTL_KEY_SIZE3*/
                {  8,   0,   0 STR_DSCP("LOOKUP_INST0")}, /*IPE_USER_ID_CTL_LOOKUP_INST0*/
                {  8,   1,   0 STR_DSCP("LOOKUP_INST1")}, /*IPE_USER_ID_CTL_LOOKUP_INST1*/
                {  8,   2,   0 STR_DSCP("LOOKUP_INST2")}, /*IPE_USER_ID_CTL_LOOKUP_INST2*/
                {  8,   3,   0 STR_DSCP("LOOKUP_INST3")}, /*IPE_USER_ID_CTL_LOOKUP_INST3*/
                {  8,   8,  16 STR_DSCP("SERVICE_POLICING_BASE")}, /*IPE_USER_ID_CTL_SERVICE_POLICING_BASE*/
                { 16,   9,  16 STR_DSCP("SGMAC_CTL_ETHER_TYPE")}, /*IPE_USER_ID_CTL_SGMAC_CTL_ETHER_TYPE*/
                {  1,   9,  13 STR_DSCP("SGMAC_CTL_MSG_DISCARD")}, /*IPE_USER_ID_CTL_SGMAC_CTL_MSG_DISCARD*/
                {  1,   9,   7 STR_DSCP("SGMAC_CTL_MSG_EN")}, /*IPE_USER_ID_CTL_SGMAC_CTL_MSG_EN*/
                {  1,   9,  14 STR_DSCP("SGMAC_CTL_MSG_EXCEPTION_EN")}, /*IPE_USER_ID_CTL_SGMAC_CTL_MSG_EXCEPTION_EN*/
                {  1,   9,   6 STR_DSCP("SGMAC_L3_MCAST_HASH_MOD_PORT_EN")}, /*IPE_USER_ID_CTL_SGMAC_L3_MCAST_HASH_MOD_PORT_EN*/
                {  1,   9,   0 STR_DSCP("SGMAC_LBID_EN")}, /*IPE_USER_ID_CTL_SGMAC_LBID_EN*/
                {  1,   9,   3 STR_DSCP("SGMAC_MCAST_HASH_IP_DA_EN")}, /*IPE_USER_ID_CTL_SGMAC_MCAST_HASH_IP_DA_EN*/
                {  1,   9,   4 STR_DSCP("SGMAC_MCAST_HASH_IP_SA_EN")}, /*IPE_USER_ID_CTL_SGMAC_MCAST_HASH_IP_SA_EN*/
                {  1,   9,   1 STR_DSCP("SGMAC_MCAST_HASH_MAC_DA_EN")}, /*IPE_USER_ID_CTL_SGMAC_MCAST_HASH_MAC_DA_EN*/
                {  1,   9,   2 STR_DSCP("SGMAC_MCAST_HASH_MAC_SA_EN")}, /*IPE_USER_ID_CTL_SGMAC_MCAST_HASH_MAC_SA_EN*/
                {  1,   9,   5 STR_DSCP("SGMAC_MCAST_HASH_MOD_PORT_EN")}, /*IPE_USER_ID_CTL_SGMAC_MCAST_HASH_MOD_PORT_EN*/
                {  1,   8,  14 STR_DSCP("SGMAC_VERSION")}, /*IPE_USER_ID_CTL_SGMAC_VERSION*/
                { 12,   4,   0 STR_DSCP("TABLE_BASE0")}, /*IPE_USER_ID_CTL_TABLE_BASE0*/
                { 12,   5,   0 STR_DSCP("TABLE_BASE1")}, /*IPE_USER_ID_CTL_TABLE_BASE1*/
                { 12,   6,   0 STR_DSCP("TABLE_BASE2")}, /*IPE_USER_ID_CTL_TABLE_BASE2*/
                { 12,   7,   0 STR_DSCP("TABLE_BASE3")}, /*IPE_USER_ID_CTL_TABLE_BASE3*/
                {  4,   0,   8 STR_DSCP("TABLE_ID0")}, /*IPE_USER_ID_CTL_TABLE_ID0*/
                {  4,   1,   8 STR_DSCP("TABLE_ID1")}, /*IPE_USER_ID_CTL_TABLE_ID1*/
                {  4,   2,   8 STR_DSCP("TABLE_ID2")}, /*IPE_USER_ID_CTL_TABLE_ID2*/
                {  4,   3,   8 STR_DSCP("TABLE_ID3")}, /*IPE_USER_ID_CTL_TABLE_ID3*/
                {  1,   8,  15 STR_DSCP("USER_ID_MAC_KEY_SVLAN_FIRST")}, /*IPE_USER_ID_CTL_USER_ID_MAC_KEY_SVLAN_FIRST*/
                {  1,   0,  14 STR_DSCP("USE_EXT_TCAM0")}, /*IPE_USER_ID_CTL_USE_EXT_TCAM0*/
                {  1,   1,  14 STR_DSCP("USE_EXT_TCAM1")}, /*IPE_USER_ID_CTL_USE_EXT_TCAM1*/
                {  1,   2,  14 STR_DSCP("USE_EXT_TCAM2")}, /*IPE_USER_ID_CTL_USE_EXT_TCAM2*/
                {  1,   3,  14 STR_DSCP("USE_EXT_TCAM3")}, /*IPE_USER_ID_CTL_USE_EXT_TCAM3*/
                {  1,   0,  15 STR_DSCP("USE_HASH_TCAM0")}, /*IPE_USER_ID_CTL_USE_HASH_TCAM0*/
                {  1,   1,  15 STR_DSCP("USE_HASH_TCAM1")}, /*IPE_USER_ID_CTL_USE_HASH_TCAM1*/
                {  1,   2,  15 STR_DSCP("USE_HASH_TCAM2")}, /*IPE_USER_ID_CTL_USE_HASH_TCAM2*/
                {  1,   3,  15 STR_DSCP("USE_HASH_TCAM3")}, /*IPE_USER_ID_CTL_USE_HASH_TCAM3*/
};

static fields_t ipe_router_mac_ctl_reg_field[] = {
                { 24,   1,   8 STR_DSCP("ROUTER_MAC_TYPE0_BIT31_TO8")}, /*IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE0_BIT31_TO8*/
                { 16,   0,   0 STR_DSCP("ROUTER_MAC_TYPE0_BIT47_TO32")}, /*IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE0_BIT47_TO32*/
                { 24,   3,   8 STR_DSCP("ROUTER_MAC_TYPE1_BIT31_TO8")}, /*IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE1_BIT31_TO8*/
                { 16,   2,   0 STR_DSCP("ROUTER_MAC_TYPE1_BIT47_TO32")}, /*IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE1_BIT47_TO32*/
                { 24,   5,   8 STR_DSCP("ROUTER_MAC_TYPE2_BIT31_TO8")}, /*IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE2_BIT31_TO8*/
                { 16,   4,   0 STR_DSCP("ROUTER_MAC_TYPE2_BIT47_TO32")}, /*IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE2_BIT47_TO32*/
};

static fields_t ipe_intf_mapper_min_pkt_length_reg_field[] = {
                { 14,   0,   0 STR_DSCP("MIN_PKT_LENGTH")}, /*IPE_INTF_MAPPER_MIN_PKT_LENGTH_MIN_PKT_LENGTH*/
};

static fields_t ipe_intf_mapper_max_pkt_length_reg_field[] = {
                { 14,   0,   0 STR_DSCP("MAX_PKT_LENGTH")}, /*IPE_INTF_MAPPER_MAX_PKT_LENGTH_MAX_PKT_LENGTH*/
};

static fields_t ipe_intf_mapper_threshold_reg_field[] = {
                {  8,   1,   0 STR_DSCP("EXPPI_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_EXPPI_FIFOA_FULL_THRD*/
                { 10,   1,  16 STR_DSCP("EXPPR_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_EXPPR_FIFOA_FULL_THRD*/
                {  6,   0,   8 STR_DSCP("INDEX_TRACK_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_INDEX_TRACK_FIFOA_FULL_THRD*/
                {  7,   0,   0 STR_DSCP("KEY_TRACK_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_KEY_TRACK_FIFOA_FULL_THRD*/
                {  7,   0,  16 STR_DSCP("PROC_INFO_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_PROC_INFO_FIFOA_FULL_THRD*/
                {  5,   1,   8 STR_DSCP("SRC_PORT_INFO_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_SRC_PORT_INFO_FIFOA_FULL_THRD*/
                {  4,   0,  24 STR_DSCP("VLAN_TRACK_FIFOA_FULL_THRD")}, /*IPE_INTF_MAPPER_THRESHOLD_VLAN_TRACK_FIFOA_FULL_THRD*/
};

static fields_t ipe_bpdu_escape_ctl_reg_field[] = {
                {  1,   0,   5 STR_DSCP("BPDU_BYPASS_ALL")}, /*IPE_BPDU_ESCAPE_CTL_BPDU_BYPASS_ALL*/
                {  5,   0,   0 STR_DSCP("BPDU_ESCAPE_EN")}, /*IPE_BPDU_ESCAPE_CTL_BPDU_ESCAPE_EN*/
                {  1,   0,   7 STR_DSCP("BPDU_EXCEPTION")}, /*IPE_BPDU_ESCAPE_CTL_BPDU_EXCEPTION*/
                {  4,   0,   8 STR_DSCP("BPDU_EXCEPTION_SUB_INDEX")}, /*IPE_BPDU_ESCAPE_CTL_BPDU_EXCEPTION_SUB_INDEX*/
                { 16,   1,  16 STR_DSCP("PROTOCOL_BYPASS_ALL")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_BYPASS_ALL*/
                { 16,   0,  16 STR_DSCP("PROTOCOL_ESCAPE")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_ESCAPE*/
                { 16,   1,   0 STR_DSCP("PROTOCOL_EXCEPTION")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION*/
                {  4,   2,  28 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX0")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX0*/
                {  4,   2,  24 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX1")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX1*/
                {  4,   2,  20 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX2")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX2*/
                {  4,   2,  16 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX3")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX3*/
                {  4,   2,  12 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX4")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX4*/
                {  4,   2,   8 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX5")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX5*/
                {  4,   2,   4 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX6")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX6*/
                {  4,   2,   0 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX7")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX7*/
                {  4,   3,  28 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX8")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX8*/
                {  4,   3,  24 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX9")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX9*/
                {  4,   3,  20 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX10")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX10*/
                {  4,   3,  16 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX11")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX11*/
                {  4,   3,  12 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX12")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX12*/
                {  4,   3,   8 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX13")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX13*/
                {  4,   3,   4 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX14")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX14*/
                {  4,   3,   0 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX15")}, /*IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX15*/
};

static fields_t ipe_bpdu_protocol_escape_cam_reg_field[] = {
                { 32,   1,   0 STR_DSCP("MAC_DA_MASK0_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK0_BIT31_TO0*/
                { 16,   0,   0 STR_DSCP("MAC_DA_MASK0_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK0_BIT47_TO32*/
                { 32,   5,   0 STR_DSCP("MAC_DA_MASK1_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK1_BIT31_TO0*/
                { 16,   4,   0 STR_DSCP("MAC_DA_MASK1_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK1_BIT47_TO32*/
                { 32,   9,   0 STR_DSCP("MAC_DA_MASK2_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK2_BIT31_TO0*/
                { 16,   8,   0 STR_DSCP("MAC_DA_MASK2_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK2_BIT47_TO32*/
                { 32,  13,   0 STR_DSCP("MAC_DA_MASK3_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK3_BIT31_TO0*/
                { 16,  12,   0 STR_DSCP("MAC_DA_MASK3_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK3_BIT47_TO32*/
                { 32,   3,   0 STR_DSCP("MAC_DA_VALUE0_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE0_BIT31_TO0*/
                { 16,   2,   0 STR_DSCP("MAC_DA_VALUE0_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE0_BIT47_TO32*/
                { 32,   7,   0 STR_DSCP("MAC_DA_VALUE1_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE1_BIT31_TO0*/
                { 16,   6,   0 STR_DSCP("MAC_DA_VALUE1_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE1_BIT47_TO32*/
                { 32,  11,   0 STR_DSCP("MAC_DA_VALUE2_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE2_BIT31_TO0*/
                { 16,  10,   0 STR_DSCP("MAC_DA_VALUE2_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE2_BIT47_TO32*/
                { 32,  15,   0 STR_DSCP("MAC_DA_VALUE3_BIT31_TO0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE3_BIT31_TO0*/
                { 16,  14,   0 STR_DSCP("MAC_DA_VALUE3_BIT47_TO32")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE3_BIT47_TO32*/
};

static fields_t ipe_bpdu_protocol_escape_cam2_reg_field[] = {
                { 24,   0,   0 STR_DSCP("CAM2_MAC_DA_MASK0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK0*/
                { 24,   2,   0 STR_DSCP("CAM2_MAC_DA_MASK1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK1*/
                { 24,   4,   0 STR_DSCP("CAM2_MAC_DA_MASK2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK2*/
                { 24,   6,   0 STR_DSCP("CAM2_MAC_DA_MASK3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK3*/
                { 24,   8,   0 STR_DSCP("CAM2_MAC_DA_MASK4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK4*/
                { 24,  10,   0 STR_DSCP("CAM2_MAC_DA_MASK5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK5*/
                { 24,  12,   0 STR_DSCP("CAM2_MAC_DA_MASK6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK6*/
                { 24,  14,   0 STR_DSCP("CAM2_MAC_DA_MASK7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK7*/
                { 24,   1,   0 STR_DSCP("CAM2_MAC_DA_VALUE0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE0*/
                { 24,   3,   0 STR_DSCP("CAM2_MAC_DA_VALUE1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE1*/
                { 24,   5,   0 STR_DSCP("CAM2_MAC_DA_VALUE2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE2*/
                { 24,   7,   0 STR_DSCP("CAM2_MAC_DA_VALUE3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE3*/
                { 24,   9,   0 STR_DSCP("CAM2_MAC_DA_VALUE4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE4*/
                { 24,  11,   0 STR_DSCP("CAM2_MAC_DA_VALUE5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE5*/
                { 24,  13,   0 STR_DSCP("CAM2_MAC_DA_VALUE6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE6*/
                { 24,  15,   0 STR_DSCP("CAM2_MAC_DA_VALUE7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE7*/
};

static fields_t ipe_bpdu_protocol_escape_cam3_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CAM3_ETHER_TYPE0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE0*/
                { 16,   1,   0 STR_DSCP("CAM3_ETHER_TYPE1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE1*/
                { 16,   2,   0 STR_DSCP("CAM3_ETHER_TYPE2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE2*/
                { 16,   3,   0 STR_DSCP("CAM3_ETHER_TYPE3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE3*/
                { 16,   4,   0 STR_DSCP("CAM3_ETHER_TYPE4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE4*/
                { 16,   5,   0 STR_DSCP("CAM3_ETHER_TYPE5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE5*/
                { 16,   6,   0 STR_DSCP("CAM3_ETHER_TYPE6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE6*/
                { 16,   7,   0 STR_DSCP("CAM3_ETHER_TYPE7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE7*/
                { 16,   8,   0 STR_DSCP("CAM3_ETHER_TYPE8")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE8*/
                { 16,   9,   0 STR_DSCP("CAM3_ETHER_TYPE9")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE9*/
                { 16,  10,   0 STR_DSCP("CAM3_ETHER_TYPE10")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE10*/
                { 16,  11,   0 STR_DSCP("CAM3_ETHER_TYPE11")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE11*/
                { 16,  12,   0 STR_DSCP("CAM3_ETHER_TYPE12")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE12*/
                { 16,  13,   0 STR_DSCP("CAM3_ETHER_TYPE13")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE13*/
                { 16,  14,   0 STR_DSCP("CAM3_ETHER_TYPE14")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE14*/
                { 16,  15,   0 STR_DSCP("CAM3_ETHER_TYPE15")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE15*/
};

static fields_t ipe_bpdu_protocol_escape_cam_result_reg_field[] = {
                {  1,   0,   4 STR_DSCP("CAM1_ENTRY_VALID0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID0*/
                {  1,   1,   4 STR_DSCP("CAM1_ENTRY_VALID1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID1*/
                {  1,   2,   4 STR_DSCP("CAM1_ENTRY_VALID2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID2*/
                {  1,   3,   4 STR_DSCP("CAM1_ENTRY_VALID3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID3*/
                {  1,   0,   5 STR_DSCP("CAM1_ESCAPE_BYPASS_ALL0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL0*/
                {  1,   1,   5 STR_DSCP("CAM1_ESCAPE_BYPASS_ALL1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL1*/
                {  1,   2,   5 STR_DSCP("CAM1_ESCAPE_BYPASS_ALL2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL2*/
                {  1,   3,   5 STR_DSCP("CAM1_ESCAPE_BYPASS_ALL3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL3*/
                {  4,   0,   0 STR_DSCP("CAM1_EXCEPTION_SUB_INDEX0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX0*/
                {  4,   1,   0 STR_DSCP("CAM1_EXCEPTION_SUB_INDEX1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX1*/
                {  4,   2,   0 STR_DSCP("CAM1_EXCEPTION_SUB_INDEX2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX2*/
                {  4,   3,   0 STR_DSCP("CAM1_EXCEPTION_SUB_INDEX3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX3*/
};

static fields_t ipe_bpdu_protocol_escape_cam_result2_reg_field[] = {
                {  1,   0,   4 STR_DSCP("CAM2_ENTRY_VALID0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID0*/
                {  1,   1,   4 STR_DSCP("CAM2_ENTRY_VALID1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID1*/
                {  1,   2,   4 STR_DSCP("CAM2_ENTRY_VALID2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID2*/
                {  1,   3,   4 STR_DSCP("CAM2_ENTRY_VALID3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID3*/
                {  1,   4,   4 STR_DSCP("CAM2_ENTRY_VALID4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID4*/
                {  1,   5,   4 STR_DSCP("CAM2_ENTRY_VALID5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID5*/
                {  1,   6,   4 STR_DSCP("CAM2_ENTRY_VALID6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID6*/
                {  1,   7,   4 STR_DSCP("CAM2_ENTRY_VALID7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID7*/
                {  1,   0,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL0*/
                {  1,   1,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL1*/
                {  1,   2,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL2*/
                {  1,   3,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL3*/
                {  1,   4,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL4*/
                {  1,   5,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL5*/
                {  1,   6,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL6*/
                {  1,   7,   5 STR_DSCP("CAM2_ESCAPE_BYPASS_ALL7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL7*/
                {  4,   0,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX0*/
                {  4,   1,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX1*/
                {  4,   2,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX2*/
                {  4,   3,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX3*/
                {  4,   4,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX4*/
                {  4,   5,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX5*/
                {  4,   6,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX6*/
                {  4,   7,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX7*/
};

static fields_t ipe_bpdu_protocol_escape_cam_result3_reg_field[] = {
                {  1,   0,   4 STR_DSCP("CAM3_ENTRY_VALID0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID0*/
                {  1,   1,   4 STR_DSCP("CAM3_ENTRY_VALID1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID1*/
                {  1,   2,   4 STR_DSCP("CAM3_ENTRY_VALID2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID2*/
                {  1,   3,   4 STR_DSCP("CAM3_ENTRY_VALID3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID3*/
                {  1,   4,   4 STR_DSCP("CAM3_ENTRY_VALID4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID4*/
                {  1,   5,   4 STR_DSCP("CAM3_ENTRY_VALID5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID5*/
                {  1,   6,   4 STR_DSCP("CAM3_ENTRY_VALID6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID6*/
                {  1,   7,   4 STR_DSCP("CAM3_ENTRY_VALID7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID7*/
                {  1,   8,   4 STR_DSCP("CAM3_ENTRY_VALID8")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID8*/
                {  1,   9,   4 STR_DSCP("CAM3_ENTRY_VALID9")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID9*/
                {  1,  10,   4 STR_DSCP("CAM3_ENTRY_VALID10")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID10*/
                {  1,  11,   4 STR_DSCP("CAM3_ENTRY_VALID11")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID11*/
                {  1,  12,   4 STR_DSCP("CAM3_ENTRY_VALID12")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID12*/
                {  1,  13,   4 STR_DSCP("CAM3_ENTRY_VALID13")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID13*/
                {  1,  14,   4 STR_DSCP("CAM3_ENTRY_VALID14")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID14*/
                {  1,  15,   4 STR_DSCP("CAM3_ENTRY_VALID15")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID15*/
                {  1,   0,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL0*/
                {  1,   1,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL1*/
                {  1,   2,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL2*/
                {  1,   3,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL3*/
                {  1,   4,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL4*/
                {  1,   5,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL5*/
                {  1,   6,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL6*/
                {  1,   7,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL7*/
                {  1,   8,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL8")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL8*/
                {  1,   9,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL9")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL9*/
                {  1,  10,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL10")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL10*/
                {  1,  11,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL11")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL11*/
                {  1,  12,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL12")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL12*/
                {  1,  13,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL13")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL13*/
                {  1,  14,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL14")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL14*/
                {  1,  15,   5 STR_DSCP("CAM3_ESCAPE_BYPASS_ALL15")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL15*/
                {  4,   0,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX0")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX0*/
                {  4,   1,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX1")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX1*/
                {  4,   2,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX2")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX2*/
                {  4,   3,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX3")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX3*/
                {  4,   4,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX4")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX4*/
                {  4,   5,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX5")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX5*/
                {  4,   6,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX6")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX6*/
                {  4,   7,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX7")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX7*/
                {  4,   8,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX8")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX8*/
                {  4,   9,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX9")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX9*/
                {  4,  10,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX10")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX10*/
                {  4,  11,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX11")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX11*/
                {  4,  12,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX12")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX12*/
                {  4,  13,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX13")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX13*/
                {  4,  14,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX14")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX14*/
                {  4,  15,   0 STR_DSCP("CAM3_EXCEPTION_SUB_INDEX15")}, /*IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX15*/
};

static fields_t ipe_intf_mapper_rx_debug_reg_field[] = {
                {  4,   0,  16 STR_DSCP("RX_DROP_CNT")}, /*IPE_INTF_MAPPER_RX_DEBUG_RX_DROP_CNT*/
                {  4,   0,  24 STR_DSCP("RX_LEN_ERROR_DROP_CNT")}, /*IPE_INTF_MAPPER_RX_DEBUG_RX_LEN_ERROR_DROP_CNT*/
                {  4,   0,   0 STR_DSCP("RX_PKT_CNT")}, /*IPE_INTF_MAPPER_RX_DEBUG_RX_PKT_CNT*/
};

static fields_t ipe_intf_mapper_tx_debug_reg_field[] = {
                {  4,   0,  16 STR_DSCP("TX_DROP_CNT")}, /*IPE_INTF_MAPPER_TX_DEBUG_TX_DROP_CNT*/
                {  4,   0,   0 STR_DSCP("TX_PKT_CNT")}, /*IPE_INTF_MAPPER_TX_DEBUG_TX_PKT_CNT*/
};

static fields_t ipe_intf_mapper_tcam_arb_stats_reg_field[] = {
                {  4,   1,  16 STR_DSCP("FR_TCAM_ARB_ERROR_CNT")}, /*IPE_INTF_MAPPER_TCAM_ARB_STATS_FR_TCAM_ARB_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("FR_TCAM_ARB_VALID_CNT")}, /*IPE_INTF_MAPPER_TCAM_ARB_STATS_FR_TCAM_ARB_VALID_CNT*/
                {  4,   0,  16 STR_DSCP("TO_TCAM_ARB_EOK_CNT")}, /*IPE_INTF_MAPPER_TCAM_ARB_STATS_TO_TCAM_ARB_EOK_CNT*/
                {  4,   0,   0 STR_DSCP("TO_TCAM_ARB_SOK_CNT")}, /*IPE_INTF_MAPPER_TCAM_ARB_STATS_TO_TCAM_ARB_SOK_CNT*/
};

static fields_t ipe_intf_mapper_tb_info_stats_reg_field[] = {
                {  4,   1,  16 STR_DSCP("FR_TB_INFO_ERROR_CNT")}, /*IPE_INTF_MAPPER_TB_INFO_STATS_FR_TB_INFO_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("FR_TB_INFO_VALID_CNT")}, /*IPE_INTF_MAPPER_TB_INFO_STATS_FR_TB_INFO_VALID_CNT*/
                {  4,   0,   0 STR_DSCP("TO_TB_INFO_VALID_CNT")}, /*IPE_INTF_MAPPER_TB_INFO_STATS_TO_TB_INFO_VALID_CNT*/
};

static fields_t ipe_intf_mapper_shared_ds_stats_reg_field[] = {
                {  4,   1,  16 STR_DSCP("FR_DS_VLAN_ERROR_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_ERROR_CNT*/
                {  4,   1,  24 STR_DSCP("FR_DS_VLAN_SEQ_MISMATCH_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_SEQ_MISMATCH_CNT*/
                {  4,   3,  16 STR_DSCP("FR_DS_VLAN_STATUS_ERROR_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_STATUS_ERROR_CNT*/
                {  4,   3,  24 STR_DSCP("FR_DS_VLAN_STATUS_SEQ_MISMATCH_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_STATUS_SEQ_MISMATCH_CNT*/
                {  4,   3,   0 STR_DSCP("FR_DS_VLAN_STATUS_VALID_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_STATUS_VALID_CNT*/
                {  4,   1,   0 STR_DSCP("FR_DS_VLAN_VALID_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_VALID_CNT*/
                {  4,   2,   0 STR_DSCP("TO_DS_VLAN_STATUS_VALID_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_TO_DS_VLAN_STATUS_VALID_CNT*/
                {  4,   0,   0 STR_DSCP("TO_DS_VLAN_VALID_CNT")}, /*IPE_INTF_MAPPER_SHARED_DS_STATS_TO_DS_VLAN_VALID_CNT*/
};

static fields_t ipe_intf_mapper_ds_link_aggregate_group_stats_reg_field[] = {
                {  4,   1,  16 STR_DSCP("FR_DS_LINK_AGGR_ERROR_CNT")}, /*IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_FR_DS_LINK_AGGR_ERROR_CNT*/
                {  4,   1,  24 STR_DSCP("FR_DS_LINK_AGGR_SEQ_MISMATCH_CNT")}, /*IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_FR_DS_LINK_AGGR_SEQ_MISMATCH_CNT*/
                {  4,   1,   0 STR_DSCP("FR_DS_LINK_AGGR_VALID_CNT")}, /*IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_FR_DS_LINK_AGGR_VALID_CNT*/
                {  4,   0,   0 STR_DSCP("TO_DS_LINK_AGGR_VALID_CNT")}, /*IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_TO_DS_LINK_AGGR_VALID_CNT*/
};

static fields_t ipe_intf_mapper_parity_fail_record_reg_field[] = {
                {  1,   3,  16 STR_DSCP("DS_PHY_PORT_EXT_PARITY_FAIL")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PHY_PORT_EXT_PARITY_FAIL*/
                {  8,   3,   0 STR_DSCP("DS_PHY_PORT_EXT_PARITY_FAIL_ADDR")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PHY_PORT_EXT_PARITY_FAIL_ADDR*/
                {  1,   0,  16 STR_DSCP("DS_PROTOCOL_VLAN_PARITY_FAIL")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PROTOCOL_VLAN_PARITY_FAIL*/
                {  4,   0,   0 STR_DSCP("DS_PROTOCOL_VLAN_PARITY_FAIL_ADDR")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PROTOCOL_VLAN_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("DS_ROUTER_MAC_PARITY_FAIL")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_ROUTER_MAC_PARITY_FAIL*/
                {  6,   1,   0 STR_DSCP("DS_ROUTER_MAC_PARITY_FAIL_ADDR")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_ROUTER_MAC_PARITY_FAIL_ADDR*/
                {  1,   4,  16 STR_DSCP("DS_SRC_INTERFACE_PARITY_FAIL")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_INTERFACE_PARITY_FAIL*/
                { 10,   4,   0 STR_DSCP("DS_SRC_INTERFACE_PARITY_FAIL_ADDR")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_INTERFACE_PARITY_FAIL_ADDR*/
                {  1,   2,  16 STR_DSCP("DS_SRC_PORT_PARITY_FAIL")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_PORT_PARITY_FAIL*/
                {  8,   2,   0 STR_DSCP("DS_SRC_PORT_PARITY_FAIL_ADDR")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_PORT_PARITY_FAIL_ADDR*/
                {  1,   5,  16 STR_DSCP("DS_VRF_PARITY_FAIL")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_VRF_PARITY_FAIL*/
                {  8,   5,   0 STR_DSCP("DS_VRF_PARITY_FAIL_ADDR")}, /*IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_VRF_PARITY_FAIL_ADDR*/
};

static fields_t ipe_lookup_interrupt_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET")}, /*IPE_LOOKUP_INTERRUPT_MASK_RESET*/
                { 24,   2,   0 STR_DSCP("MASK_SET")}, /*IPE_LOOKUP_INTERRUPT_MASK_SET*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET")}, /*IPE_LOOKUP_INTERRUPT_VALUE_RESET*/
                { 24,   0,   0 STR_DSCP("VALUE_SET")}, /*IPE_LOOKUP_INTERRUPT_VALUE_SET*/
};

static fields_t ipe_pkt_proc_credit_reg_field[] = {
                {  6,   0,   0 STR_DSCP("PKT_PROC_CREDIT")}, /*IPE_PKT_PROC_CREDIT_PKT_PROC_CREDIT*/
};

static fields_t ipe_dual_index_order_reg_field[] = {
                {  1,   0,   1 STR_DSCP("QOS_HI_ACL_LO")}, /*IPE_DUAL_INDEX_ORDER_QOS_HI_ACL_LO*/
};

static fields_t ipe_pkt_proc_credit_cfg_reg_field[] = {
                {  6,   0,   0 STR_DSCP("PKT_PROC_CREDIT_CFG")}, /*IPE_PKT_PROC_CREDIT_CFG_PKT_PROC_CREDIT_CFG*/
};

static fields_t ipe_lookup_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*IPE_LOOKUP_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t ipe_lookup_cur_state_machine_reg_field[] = {
                {  6,   0,  16 STR_DSCP("INDEX_GEN_CUR_STATE_MACHINE")}, /*IPE_LOOKUP_CUR_STATE_MACHINE_INDEX_GEN_CUR_STATE_MACHINE*/
                {  5,   0,   8 STR_DSCP("KEY_GEN_CUR_STATE_MACHINE")}, /*IPE_LOOKUP_CUR_STATE_MACHINE_KEY_GEN_CUR_STATE_MACHINE*/
                {  4,   0,   0 STR_DSCP("KEY_TX_CUR_STATE_MACHINE")}, /*IPE_LOOKUP_CUR_STATE_MACHINE_KEY_TX_CUR_STATE_MACHINE*/
};

static fields_t ipe_lookup_parity_fail_addr_reg_field[] = {
                {  1,   0,  31 STR_DSCP("DS_MPLS_CTL_MEM_PARITY_FAIL")}, /*IPE_LOOKUP_PARITY_FAIL_ADDR_DS_MPLS_CTL_MEM_PARITY_FAIL*/
                {  8,   0,   0 STR_DSCP("DS_MPLS_CTL_MEM_PARITY_FAIL_ADDR")}, /*IPE_LOOKUP_PARITY_FAIL_ADDR_DS_MPLS_CTL_MEM_PARITY_FAIL_ADDR*/
};

static fields_t ipe_lookup_ctl_reg_field[] = {
                { 16,   0,   0 STR_DSCP("ACL_QOS_LOOKUP_CTL0")}, /*IPE_LOOKUP_CTL_ACL_QOS_LOOKUP_CTL0*/
                { 16,   1,   0 STR_DSCP("ACL_QOS_LOOKUP_CTL1")}, /*IPE_LOOKUP_CTL_ACL_QOS_LOOKUP_CTL1*/
                { 16,   2,   0 STR_DSCP("ACL_QOS_LOOKUP_CTL2")}, /*IPE_LOOKUP_CTL_ACL_QOS_LOOKUP_CTL2*/
                {  1,  15,   2 STR_DSCP("ACL_USE_PACKET_VLAN")}, /*IPE_LOOKUP_CTL_ACL_USE_PACKET_VLAN*/
                {  1,  15,   9 STR_DSCP("DUAL_ACL_LOOKUP")}, /*IPE_LOOKUP_CTL_DUAL_ACL_LOOKUP*/
                {  1,  15,  14 STR_DSCP("ETHER_OAM_DISCARD_LOOKUP_EN")}, /*IPE_LOOKUP_CTL_ETHER_OAM_DISCARD_LOOKUP_EN*/
                { 16,  16,   0 STR_DSCP("GLOBAL_VRF_ID")}, /*IPE_LOOKUP_CTL_GLOBAL_VRF_ID*/
                {  1,  15,   0 STR_DSCP("GLOBAL_VRF_ID_LOOKUP_EN")}, /*IPE_LOOKUP_CTL_GLOBAL_VRF_ID_LOOKUP_EN*/
                {  1,  15,  27 STR_DSCP("IPV4_MCAST_FORCE_BRIDGE_EN")}, /*IPE_LOOKUP_CTL_IPV4_MCAST_FORCE_BRIDGE_EN*/
                {  1,  15,  24 STR_DSCP("IPV4_MCAST_FORCE_UNICAST_EN")}, /*IPE_LOOKUP_CTL_IPV4_MCAST_FORCE_UNICAST_EN*/
                {  1,  15,  20 STR_DSCP("IPV4_UCAST_ROUTE_KEY_SA_EN")}, /*IPE_LOOKUP_CTL_IPV4_UCAST_ROUTE_KEY_SA_EN*/
                {  1,  15,  28 STR_DSCP("IPV6_MCAST_FORCE_BRIDGE_EN")}, /*IPE_LOOKUP_CTL_IPV6_MCAST_FORCE_BRIDGE_EN*/
                {  1,  15,  25 STR_DSCP("IPV6_MCAST_FORCE_UNICAST_EN")}, /*IPE_LOOKUP_CTL_IPV6_MCAST_FORCE_UNICAST_EN*/
                {  1,  15,  21 STR_DSCP("IPV6_UCAST_ROUTE_KEY_SA_EN")}, /*IPE_LOOKUP_CTL_IPV6_UCAST_ROUTE_KEY_SA_EN*/
                { 16,   3,   0 STR_DSCP("IP_DA_LOOKUP_CTL0")}, /*IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL0*/
                { 16,   4,   0 STR_DSCP("IP_DA_LOOKUP_CTL1")}, /*IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL1*/
                { 16,   5,   0 STR_DSCP("IP_DA_LOOKUP_CTL2")}, /*IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL2*/
                { 16,   6,   0 STR_DSCP("IP_DA_LOOKUP_CTL3")}, /*IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL3*/
                { 16,   7,   0 STR_DSCP("IP_SA_LOOKUP_CTL0")}, /*IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL0*/
                { 16,   8,   0 STR_DSCP("IP_SA_LOOKUP_CTL1")}, /*IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL1*/
                { 16,   9,   0 STR_DSCP("IP_SA_LOOKUP_CTL2")}, /*IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL2*/
                { 16,  10,   0 STR_DSCP("IP_SA_LOOKUP_CTL3")}, /*IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL3*/
                { 16,  11,   0 STR_DSCP("IP_SA_LOOKUP_CTL4")}, /*IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL4*/
                { 16,  12,   0 STR_DSCP("IP_SA_LOOKUP_CTL5")}, /*IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL5*/
                { 16,  13,   0 STR_DSCP("MAC_DA_LOOKUP_CTL")}, /*IPE_LOOKUP_CTL_MAC_DA_LOOKUP_CTL*/
                { 16,  14,   0 STR_DSCP("MAC_SA_LOOKUP_CTL")}, /*IPE_LOOKUP_CTL_MAC_SA_LOOKUP_CTL*/
                {  1,  15,   6 STR_DSCP("MERGE_MAC_IP_ACL_KEY")}, /*IPE_LOOKUP_CTL_MERGE_MAC_IP_ACL_KEY*/
                {  1,  15,   7 STR_DSCP("NO_IP_MCAST_MAC_LOOKUP")}, /*IPE_LOOKUP_CTL_NO_IP_MCAST_MAC_LOOKUP*/
                {  1,  15,  19 STR_DSCP("OAM_OBEY_ACL_QOS")}, /*IPE_LOOKUP_CTL_OAM_OBEY_ACL_QOS*/
                {  1,  15,  26 STR_DSCP("ROUTED_PORT_DISABLE_BCAST_BRIDGE")}, /*IPE_LOOKUP_CTL_ROUTED_PORT_DISABLE_BCAST_BRIDGE*/
                {  1,  15,  13 STR_DSCP("ROUTE_OBEY_STP")}, /*IPE_LOOKUP_CTL_ROUTE_OBEY_STP*/
                {  1,  15,   1 STR_DSCP("STP_BLOCK_BRIDGE_DISABLE")}, /*IPE_LOOKUP_CTL_STP_BLOCK_BRIDGE_DISABLE*/
                {  1,  15,  12 STR_DSCP("STP_BLOCK_IP_MPLS")}, /*IPE_LOOKUP_CTL_STP_BLOCK_IP_MPLS*/
                {  1,  15,   8 STR_DSCP("USE_ROUTE_MAC_IN_ACL_KEY")}, /*IPE_LOOKUP_CTL_USE_ROUTE_MAC_IN_ACL_KEY*/
};

static fields_t ipe_lookup_result_ctl_reg_field[] = {
                { 19,   0,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL00")}, /*IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL00*/
                { 32,   1,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL01")}, /*IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL01*/
                { 19,   2,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL10")}, /*IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL10*/
                { 32,   3,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL11")}, /*IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL11*/
                { 19,   4,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL20")}, /*IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL20*/
                { 32,   5,   0 STR_DSCP("ACL_LOOKUP_RESULT_CTL21")}, /*IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL21*/
                { 12,  38,  20 STR_DSCP("DS_IPV4_MCAST_RPF_TABLE_BASE")}, /*IPE_LOOKUP_RESULT_CTL_DS_IPV4_MCAST_RPF_TABLE_BASE*/
                { 12,  37,  20 STR_DSCP("DS_IPV6_MCAST_RPF_TABLE_BASE")}, /*IPE_LOOKUP_RESULT_CTL_DS_IPV6_MCAST_RPF_TABLE_BASE*/
                {  4,  40,   0 STR_DSCP("DS_MPLS_TABLE_BASE0")}, /*IPE_LOOKUP_RESULT_CTL_DS_MPLS_TABLE_BASE0*/
                {  8,  39,   0 STR_DSCP("DS_MPLS_TABLE_BASE1")}, /*IPE_LOOKUP_RESULT_CTL_DS_MPLS_TABLE_BASE1*/
                { 19,   6,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL00")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL00*/
                { 32,   7,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL01")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL01*/
                { 19,   8,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL10")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL10*/
                { 32,   9,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL11")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL11*/
                { 19,  10,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL20")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL20*/
                { 32,  11,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL21")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL21*/
                { 19,  12,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL30")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL30*/
                { 32,  13,   0 STR_DSCP("IP_DA_LOOKUP_RESULT_CTL31")}, /*IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL31*/
                { 19,  14,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL00")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL00*/
                { 32,  15,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL01")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL01*/
                { 19,  16,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL10")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL10*/
                { 32,  17,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL11")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL11*/
                { 19,  18,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL20")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL20*/
                { 32,  19,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL21")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL21*/
                { 19,  20,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL30")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL30*/
                { 32,  21,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL31")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL31*/
                { 19,  22,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL40")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL40*/
                { 32,  23,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL41")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL41*/
                { 19,  24,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL50")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL50*/
                { 32,  25,   0 STR_DSCP("IP_SA_LOOKUP_RESULT_CTL51")}, /*IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL51*/
                { 12,  36,  16 STR_DSCP("LABEL_BASE_GLOBAL")}, /*IPE_LOOKUP_RESULT_CTL_LABEL_BASE_GLOBAL*/
                { 12,  36,   0 STR_DSCP("LABEL_BASE_GLOBAL_MCAST")}, /*IPE_LOOKUP_RESULT_CTL_LABEL_BASE_GLOBAL_MCAST*/
                {  4,  39,  20 STR_DSCP("LABEL_SPACE_SIZE_TYPE_GLOBAL")}, /*IPE_LOOKUP_RESULT_CTL_LABEL_SPACE_SIZE_TYPE_GLOBAL*/
                {  4,  40,  20 STR_DSCP("LABEL_SPACE_SIZE_TYPE_GLOBAL_MCAST")}, /*IPE_LOOKUP_RESULT_CTL_LABEL_SPACE_SIZE_TYPE_GLOBAL_MCAST*/
                { 19,  26,   0 STR_DSCP("MAC_DA_LOOKUP_RESULT_CTL0")}, /*IPE_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_RESULT_CTL0*/
                { 32,  27,   0 STR_DSCP("MAC_DA_LOOKUP_RESULT_CTL1")}, /*IPE_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_RESULT_CTL1*/
                { 19,  28,   0 STR_DSCP("MAC_SA_LOOKUP_RESULT_CTL0")}, /*IPE_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_RESULT_CTL0*/
                { 32,  29,   0 STR_DSCP("MAC_SA_LOOKUP_RESULT_CTL1")}, /*IPE_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_RESULT_CTL1*/
                { 12,  39,   8 STR_DSCP("MIN_INTERFACE_LABEL")}, /*IPE_LOOKUP_RESULT_CTL_MIN_INTERFACE_LABEL*/
                { 12,  40,   8 STR_DSCP("MIN_INTERFACE_LABEL_MCAST")}, /*IPE_LOOKUP_RESULT_CTL_MIN_INTERFACE_LABEL_MCAST*/
                { 19,  30,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL00")}, /*IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL00*/
                { 32,  31,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL01")}, /*IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL01*/
                { 19,  32,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL10")}, /*IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL10*/
                { 32,  33,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL11")}, /*IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL11*/
                { 19,  34,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL20")}, /*IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL20*/
                { 32,  35,   0 STR_DSCP("QOS_LOOKUP_RESULT_CTL21")}, /*IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL21*/
};

static fields_t ipe_lookup_debug_stats_reg_field[] = {
                {  4,  10,   0 STR_DSCP("DROP4_LOOKUP_ERR_OR_NOT_HIT_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_DROP4_LOOKUP_ERR_OR_NOT_HIT_CNT*/
                {  4,   2,   0 STR_DSCP("INPUT_LOOKUP_RESULT_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_INPUT_LOOKUP_RESULT_CNT*/
                {  4,   1,   0 STR_DSCP("INPUT_PAR_RESULT_CHOP_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_INPUT_PAR_RESULT_CHOP_CNT*/
                {  4,   1,   4 STR_DSCP("INPUT_PAR_RESULT_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_INPUT_PAR_RESULT_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_PKT_INFO_CHOP_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_INPUT_PKT_INFO_CHOP_CNT*/
                {  4,   0,   4 STR_DSCP("INPUT_PKT_INFO_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_INPUT_PKT_INFO_CNT*/
                {  4,   3,   0 STR_DSCP("INPUT_PKT_PROC_DONE_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_INPUT_PKT_PROC_DONE_CNT*/
                {  4,   6,   0 STR_DSCP("OUTPUT_INFO_RD_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_INFO_RD_CNT*/
                {  4,   5,   4 STR_DSCP("OUTPUT_LOOKUP_KEY_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_LOOKUP_KEY_CNT*/
                {  4,   5,   0 STR_DSCP("OUTPUT_LOOKUP_KEY_SEG_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_LOOKUP_KEY_SEG_CNT*/
                {  4,   4,   0 STR_DSCP("OUTPUT_LOOKUP_MGR_DONE_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_LOOKUP_MGR_DONE_CNT*/
                {  4,   8,   0 STR_DSCP("OUTPUT_PAR_RESULT_CHOP_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_PAR_RESULT_CHOP_CNT*/
                {  4,   8,   4 STR_DSCP("OUTPUT_PAR_RESULT_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_PAR_RESULT_CNT*/
                {  4,   7,   0 STR_DSCP("OUTPUT_PKT_INFO_CHOP_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_PKT_INFO_CHOP_CNT*/
                {  4,   7,   4 STR_DSCP("OUTPUT_PKT_INFO_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_PKT_INFO_CNT*/
                {  4,   9,   0 STR_DSCP("OUTPUT_PKT_PROC_TRIG_CNT")}, /*IPE_LOOKUP_DEBUG_STATS_OUTPUT_PKT_PROC_TRIG_CNT*/
};

static fields_t ipe_hash_lookup_result_ctl_reg_field[] = {
                { 12,   3,   0 STR_DSCP("IPV4_MCAST_HASH_RESULT_MASK")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_HASH_RESULT_MASK*/
                { 12,   3,  16 STR_DSCP("IPV4_MCAST_HASH_RESULT_VALUE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_HASH_RESULT_VALUE*/
                { 12,   9,   0 STR_DSCP("IPV4_MCAST_LOOKUP_TABLE_BASE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_LOOKUP_TABLE_BASE*/
                {  1,   9,  12 STR_DSCP("IPV4_MCAST_LOOKUP_TABLE_BASE_POS")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_LOOKUP_TABLE_BASE_POS*/
                { 12,   2,   0 STR_DSCP("IPV4_UCAST_HASH_RESULT_MASK")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_HASH_RESULT_MASK*/
                { 12,   2,  16 STR_DSCP("IPV4_UCAST_HASH_RESULT_VALUE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_HASH_RESULT_VALUE*/
                { 12,   8,   0 STR_DSCP("IPV4_UCAST_LOOKUP_TABLE_BASE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_LOOKUP_TABLE_BASE*/
                {  1,   8,  12 STR_DSCP("IPV4_UCAST_LOOKUP_TABLE_BASE_POS")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_LOOKUP_TABLE_BASE_POS*/
                { 12,   5,   0 STR_DSCP("IPV6_MCAST_HASH_RESULT_MASK")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_HASH_RESULT_MASK*/
                { 12,   5,  16 STR_DSCP("IPV6_MCAST_HASH_RESULT_VALUE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_HASH_RESULT_VALUE*/
                { 12,  11,   0 STR_DSCP("IPV6_MCAST_LOOKUP_TABLE_BASE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_LOOKUP_TABLE_BASE*/
                {  1,  11,  12 STR_DSCP("IPV6_MCAST_LOOKUP_TABLE_BASE_POS")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_LOOKUP_TABLE_BASE_POS*/
                { 12,   4,   0 STR_DSCP("IPV6_UCAST_HASH_RESULT_MASK")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_HASH_RESULT_MASK*/
                { 12,   4,  16 STR_DSCP("IPV6_UCAST_HASH_RESULT_VALUE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_HASH_RESULT_VALUE*/
                { 12,  10,   0 STR_DSCP("IPV6_UCAST_LOOKUP_TABLE_BASE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_LOOKUP_TABLE_BASE*/
                {  1,  10,  12 STR_DSCP("IPV6_UCAST_LOOKUP_TABLE_BASE_POS")}, /*IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_LOOKUP_TABLE_BASE_POS*/
                { 12,   0,   0 STR_DSCP("MAC_DA_HASH_RESULT_MASK")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_HASH_RESULT_MASK*/
                { 12,   0,  16 STR_DSCP("MAC_DA_HASH_RESULT_VALUE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_HASH_RESULT_VALUE*/
                { 12,   6,   0 STR_DSCP("MAC_DA_LOOKUP_TABLE_BASE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_TABLE_BASE*/
                {  1,   6,  12 STR_DSCP("MAC_DA_LOOKUP_TABLE_BASE_POS")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_TABLE_BASE_POS*/
                { 12,   1,   0 STR_DSCP("MAC_SA_HASH_RESULT_MASK")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_HASH_RESULT_MASK*/
                { 12,   1,  16 STR_DSCP("MAC_SA_HASH_RESULT_VALUE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_HASH_RESULT_VALUE*/
                { 12,   7,   0 STR_DSCP("MAC_SA_LOOKUP_TABLE_BASE")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_TABLE_BASE*/
                {  1,   7,  12 STR_DSCP("MAC_SA_LOOKUP_TABLE_BASE_POS")}, /*IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_TABLE_BASE_POS*/
};

static fields_t ipe_ipv4_mcast_force_route_reg_field[] = {
                { 32,   1,   0 STR_DSCP("ADDR0_MASK")}, /*IPE_IPV4_MCAST_FORCE_ROUTE_ADDR0_MASK*/
                { 32,   0,   0 STR_DSCP("ADDR0_VALUE")}, /*IPE_IPV4_MCAST_FORCE_ROUTE_ADDR0_VALUE*/
                { 32,   3,   0 STR_DSCP("ADDR1_MASK")}, /*IPE_IPV4_MCAST_FORCE_ROUTE_ADDR1_MASK*/
                { 32,   2,   0 STR_DSCP("ADDR1_VALUE")}, /*IPE_IPV4_MCAST_FORCE_ROUTE_ADDR1_VALUE*/
};

static fields_t ipe_ipv6_mcast_force_route_reg_field[] = {
                { 32,   7,   0 STR_DSCP("ADDR0_MASK31_TO0")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK31_TO0*/
                { 32,   6,   0 STR_DSCP("ADDR0_MASK63_TO32")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK63_TO32*/
                { 32,   5,   0 STR_DSCP("ADDR0_MASK95_TO64")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK95_TO64*/
                { 32,   4,   0 STR_DSCP("ADDR0_MASK127_TO96")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK127_TO96*/
                { 32,   3,   0 STR_DSCP("ADDR0_VALUE31_TO0")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE31_TO0*/
                { 32,   2,   0 STR_DSCP("ADDR0_VALUE63_TO32")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE63_TO32*/
                { 32,   1,   0 STR_DSCP("ADDR0_VALUE95_TO64")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE95_TO64*/
                { 32,   0,   0 STR_DSCP("ADDR0_VALUE127_TO96")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE127_TO96*/
                { 32,  15,   0 STR_DSCP("ADDR1_MASK31_TO0")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK31_TO0*/
                { 32,  14,   0 STR_DSCP("ADDR1_MASK63_TO32")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK63_TO32*/
                { 32,  13,   0 STR_DSCP("ADDR1_MASK95_TO64")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK95_TO64*/
                { 32,  12,   0 STR_DSCP("ADDR1_MASK127_TO96")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK127_TO96*/
                { 32,  11,   0 STR_DSCP("ADDR1_VALUE31_TO0")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE31_TO0*/
                { 32,  10,   0 STR_DSCP("ADDR1_VALUE63_TO32")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE63_TO32*/
                { 32,   9,   0 STR_DSCP("ADDR1_VALUE95_TO64")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE95_TO64*/
                { 32,   8,   0 STR_DSCP("ADDR1_VALUE127_TO96")}, /*IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE127_TO96*/
};

static fields_t interrupt_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET")}, /*INTERRUPT_MASK_RESET*/
                { 24,   2,   0 STR_DSCP("MASK_SET")}, /*INTERRUPT_MASK_SET*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET")}, /*INTERRUPT_VALUE_RESET*/
                { 24,   0,   0 STR_DSCP("VALUE_SET")}, /*INTERRUPT_VALUE_SET*/
};

static fields_t interrupt_normal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET")}, /*INTERRUPT_NORMAL_MASK_RESET*/
                { 24,   2,   0 STR_DSCP("MASK_SET")}, /*INTERRUPT_NORMAL_MASK_SET*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET")}, /*INTERRUPT_NORMAL_VALUE_RESET*/
                { 24,   0,   0 STR_DSCP("VALUE_SET")}, /*INTERRUPT_NORMAL_VALUE_SET*/
};

static fields_t ipe_pkt_proc_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*IPE_PKT_PROC_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t ipe_pkt_proc_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*IPE_PKT_PROC_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t ipe_pkt_proc_forward_credit_reg_field[] = {
                {  6,   0,   0 STR_DSCP("FORWARD_CREDIT")}, /*IPE_PKT_PROC_FORWARD_CREDIT_FORWARD_CREDIT*/
                {  6,   0,   8 STR_DSCP("RUNNING_CREDIT")}, /*IPE_PKT_PROC_FORWARD_CREDIT_RUNNING_CREDIT*/
};

static fields_t ipe_pkt_proc_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DS_BIDI_PIM_GROUP_INIT")}, /*IPE_PKT_PROC_INIT_DS_BIDI_PIM_GROUP_INIT*/
                {  1,   0,   8 STR_DSCP("DS_BIDI_PIM_GROUP_INIT_DONE")}, /*IPE_PKT_PROC_INIT_DS_BIDI_PIM_GROUP_INIT_DONE*/
                {  1,   0,   1 STR_DSCP("DS_PBB_MAC_TAB_INIT")}, /*IPE_PKT_PROC_INIT_DS_PBB_MAC_TAB_INIT*/
                {  1,   0,   9 STR_DSCP("DS_PBB_MAC_TAB_INIT_DONE")}, /*IPE_PKT_PROC_INIT_DS_PBB_MAC_TAB_INIT_DONE*/
};

static fields_t ipe_acl_qos_rand_seed_load_reg_field[] = {
                {  1,   0,  31 STR_DSCP("RAND_SEED_LOAD")}, /*IPE_ACL_QOS_RAND_SEED_LOAD_RAND_SEED_LOAD*/
                { 24,   0,   0 STR_DSCP("RAND_SEED_VALUE")}, /*IPE_ACL_QOS_RAND_SEED_LOAD_RAND_SEED_VALUE*/
};

static fields_t ipe_acl_qos_ctl_reg_field[] = {
                { 12,   0,  16 STR_DSCP("DS_FWD_PTR_BASE")}, /*IPE_ACL_QOS_CTL_DS_FWD_PTR_BASE*/
                {  1,   0,   0 STR_DSCP("QOS_HIGH_PRIORITY")}, /*IPE_ACL_QOS_CTL_QOS_HIGH_PRIORITY*/
};

static fields_t ipe_learning_cache_valid_reg_field[] = {
                {  1,   0,  31 STR_DSCP("ALWAYS_CPU_LEARNING")}, /*IPE_LEARNING_CACHE_VALID_ALWAYS_CPU_LEARNING*/
                {  1,   0,  30 STR_DSCP("EXCEPTION_EN")}, /*IPE_LEARNING_CACHE_VALID_EXCEPTION_EN*/
                {  5,   0,  16 STR_DSCP("LEARNING_CACHE_INT_THRD")}, /*IPE_LEARNING_CACHE_VALID_LEARNING_CACHE_INT_THRD*/
                { 16,   0,   0 STR_DSCP("LEARNING_ENTRY_VALID")}, /*IPE_LEARNING_CACHE_VALID_LEARNING_ENTRY_VALID*/
};

static fields_t ipe_route_ctl_reg_field[] = {
                {  3,   0,  16 STR_DSCP("GRE_FLEX_PAYLOAD_PACKET_TYPE")}, /*IPE_ROUTE_CTL_GRE_FLEX_PAYLOAD_PACKET_TYPE*/
                { 16,   0,   0 STR_DSCP("GRE_FLEX_PROTOCOL")}, /*IPE_ROUTE_CTL_GRE_FLEX_PROTOCOL*/
                {  1,   0,  19 STR_DSCP("GRE_OPTION2_CHECK_EN")}, /*IPE_ROUTE_CTL_GRE_OPTION2_CHECK_EN*/
                {  1,   1,  16 STR_DSCP("IP_OPTIONS_ESCAPE_DIS")}, /*IPE_ROUTE_CTL_IP_OPTIONS_ESCAPE_DIS*/
                {  8,   1,   0 STR_DSCP("IP_TTL_LIMIT")}, /*IPE_ROUTE_CTL_IP_TTL_LIMIT*/
                {  1,   1,  18 STR_DSCP("MARTIAN_ADDR_CHECK_DIS")}, /*IPE_ROUTE_CTL_MARTIAN_ADDR_CHECK_DIS*/
                {  6,   1,   8 STR_DSCP("MARTIAN_CHECK_EN_BIT5_TO0")}, /*IPE_ROUTE_CTL_MARTIAN_CHECK_EN_BIT5_TO0*/
                {  5,   1,  20 STR_DSCP("MARTIAN_CHECK_EN_BIT10_TO6")}, /*IPE_ROUTE_CTL_MARTIAN_CHECK_EN_BIT10_TO6*/
                {  1,   1,  17 STR_DSCP("MCAST_ADDR_MATCH_CHECK_DIS")}, /*IPE_ROUTE_CTL_MCAST_ADDR_MATCH_CHECK_DIS*/
                {  1,   1,  19 STR_DSCP("MCAST_ESCAPE_TO_CPU")}, /*IPE_ROUTE_CTL_MCAST_ESCAPE_TO_CPU*/
                {  2,   1,  14 STR_DSCP("ROUTE_OFFSET_BYTE_SHIFT")}, /*IPE_ROUTE_CTL_ROUTE_OFFSET_BYTE_SHIFT*/
};

static fields_t ipe_bridge_ctl_reg_field[] = {
                {  1,   0,   2 STR_DSCP("CBP_USE_CMAC_HASH")}, /*IPE_BRIDGE_CTL_CBP_USE_CMAC_HASH*/
                {  1,   0,   4 STR_DSCP("DISCARD_FORCE_BRIDGE")}, /*IPE_BRIDGE_CTL_DISCARD_FORCE_BRIDGE*/
                {  1,   0,   5 STR_DSCP("MCAST_STORM_CTRL_MODE")}, /*IPE_BRIDGE_CTL_MCAST_STORM_CTRL_MODE*/
                {  1,   0,   1 STR_DSCP("OAM_BYPASS_INGRESS_STP")}, /*IPE_BRIDGE_CTL_OAM_BYPASS_INGRESS_STP*/
                {  1,   0,   3 STR_DSCP("PNP_USE_CMAC_HASH")}, /*IPE_BRIDGE_CTL_PNP_USE_CMAC_HASH*/
                { 16,   1,   0 STR_DSCP("PROTOCOL_EXCEPTION")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION*/
                {  4,   2,  28 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX0")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX0*/
                {  4,   2,  24 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX1")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX1*/
                {  4,   2,  20 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX2")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX2*/
                {  4,   2,  16 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX3")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX3*/
                {  4,   2,  12 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX4")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX4*/
                {  4,   2,   8 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX5")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX5*/
                {  4,   2,   4 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX6")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX6*/
                {  4,   2,   0 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX7")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX7*/
                {  4,   3,  28 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX8")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX8*/
                {  4,   3,  24 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX9")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX9*/
                {  4,   3,  20 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX10")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX10*/
                {  4,   3,  16 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX11")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX11*/
                {  4,   3,  12 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX12")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX12*/
                {  4,   3,   8 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX13")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX13*/
                {  4,   3,   4 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX14")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX14*/
                {  4,   3,   0 STR_DSCP("PROTOCOL_EXCEPTION_SUB_INDEX15")}, /*IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX15*/
                {  1,   0,   6 STR_DSCP("UCAST_STORM_CTRL_MODE")}, /*IPE_BRIDGE_CTL_UCAST_STORM_CTRL_MODE*/
                {  1,   0,   0 STR_DSCP("USE_IP_HASH")}, /*IPE_BRIDGE_CTL_USE_IP_HASH*/
};

static fields_t ipe_bridge_storm_ctl_reg_field[] = {
                {  1,   1,  15 STR_DSCP("IPG_EN")}, /*IPE_BRIDGE_STORM_CTL_IPG_EN*/
                { 14,   1,   0 STR_DSCP("MAX_PORT_NUM")}, /*IPE_BRIDGE_STORM_CTL_MAX_PORT_NUM*/
                { 14,   1,  16 STR_DSCP("MAX_UPDATE_PORT_NUM")}, /*IPE_BRIDGE_STORM_CTL_MAX_UPDATE_PORT_NUM*/
                {  1,   1,  30 STR_DSCP("OAM_OBEY_STORM_CTL")}, /*IPE_BRIDGE_STORM_CTL_OAM_OBEY_STORM_CTL*/
                {  1,   1,  31 STR_DSCP("STORM_CTL_UPD_EN")}, /*IPE_BRIDGE_STORM_CTL_STORM_CTL_UPD_EN*/
                { 32,   0,   0 STR_DSCP("UPDATE_THRESHOLD")}, /*IPE_BRIDGE_STORM_CTL_UPDATE_THRESHOLD*/
};

static fields_t ipe_classification_ctl_reg_field[] = {
                {  1,   0,  30 STR_DSCP("FLOW_POLICER_FIRST")}, /*IPE_CLASSIFICATION_CTL_FLOW_POLICER_FIRST*/
                {  4,   1,  16 STR_DSCP("LOCAL_PHY_PORT_MASK")}, /*IPE_CLASSIFICATION_CTL_LOCAL_PHY_PORT_MASK*/
                {  1,   0,  31 STR_DSCP("OAM_OBEY_POLICER_COLOR")}, /*IPE_CLASSIFICATION_CTL_OAM_OBEY_POLICER_COLOR*/
                {  1,   0,  20 STR_DSCP("PHB_PER_PORT_STATS_EN")}, /*IPE_CLASSIFICATION_CTL_PHB_PER_PORT_STATS_EN*/
                {  2,   0,  16 STR_DSCP("PHB_PORT_STATS_SHIFT")}, /*IPE_CLASSIFICATION_CTL_PHB_PORT_STATS_SHIFT*/
                { 16,   0,   0 STR_DSCP("PHB_STATS_BASE")}, /*IPE_CLASSIFICATION_CTL_PHB_STATS_BASE*/
                {  1,   0,  21 STR_DSCP("PHB_STATS_EN")}, /*IPE_CLASSIFICATION_CTL_PHB_STATS_EN*/
                { 16,   1,   0 STR_DSCP("PORT_POLICER_BASE")}, /*IPE_CLASSIFICATION_CTL_PORT_POLICER_BASE*/
                {  2,   0,  24 STR_DSCP("PORT_POLICER_SHIFT")}, /*IPE_CLASSIFICATION_CTL_PORT_POLICER_SHIFT*/
                {  2,   0,  28 STR_DSCP("VLAN_FLOW_POLICER_SHIFT")}, /*IPE_CLASSIFICATION_CTL_VLAN_FLOW_POLICER_SHIFT*/
};

static fields_t ipe_classification_phb_offset_table_reg_field[] = {
                { 32,   3,   0 STR_DSCP("PHB_OFFSET_ENTRY0")}, /*IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY0*/
                { 32,   2,   0 STR_DSCP("PHB_OFFSET_ENTRY1")}, /*IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY1*/
                { 32,   1,   0 STR_DSCP("PHB_OFFSET_ENTRY2")}, /*IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY2*/
                { 32,   0,   0 STR_DSCP("PHB_OFFSET_ENTRY3")}, /*IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY3*/
};

static fields_t ipe_route_martian_addr_reg_field[] = {
                { 32,   1,   0 STR_DSCP("FLEX0_MASK")}, /*IPE_ROUTE_MARTIAN_ADDR_FLEX0_MASK*/
                { 32,   0,   0 STR_DSCP("FLEX0_VALUE")}, /*IPE_ROUTE_MARTIAN_ADDR_FLEX0_VALUE*/
                { 32,   3,   0 STR_DSCP("FLEX1_MASK")}, /*IPE_ROUTE_MARTIAN_ADDR_FLEX1_MASK*/
                { 32,   2,   0 STR_DSCP("FLEX1_VALUE")}, /*IPE_ROUTE_MARTIAN_ADDR_FLEX1_VALUE*/
};

static fields_t ipe_classification_path_map_table_reg_field[] = {
                {  3,   7,   0 STR_DSCP("PRI_PATH_SEL0")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL0*/
                {  3,   7,   4 STR_DSCP("PRI_PATH_SEL1")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL1*/
                {  3,   7,   8 STR_DSCP("PRI_PATH_SEL2")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL2*/
                {  3,   7,  12 STR_DSCP("PRI_PATH_SEL3")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL3*/
                {  3,   7,  16 STR_DSCP("PRI_PATH_SEL4")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL4*/
                {  3,   7,  20 STR_DSCP("PRI_PATH_SEL5")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL5*/
                {  3,   7,  24 STR_DSCP("PRI_PATH_SEL6")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL6*/
                {  3,   7,  28 STR_DSCP("PRI_PATH_SEL7")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL7*/
                {  3,   6,   0 STR_DSCP("PRI_PATH_SEL8")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL8*/
                {  3,   6,   4 STR_DSCP("PRI_PATH_SEL9")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL9*/
                {  3,   6,   8 STR_DSCP("PRI_PATH_SEL10")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL10*/
                {  3,   6,  12 STR_DSCP("PRI_PATH_SEL11")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL11*/
                {  3,   6,  16 STR_DSCP("PRI_PATH_SEL12")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL12*/
                {  3,   6,  20 STR_DSCP("PRI_PATH_SEL13")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL13*/
                {  3,   6,  24 STR_DSCP("PRI_PATH_SEL14")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL14*/
                {  3,   6,  28 STR_DSCP("PRI_PATH_SEL15")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL15*/
                {  3,   5,   0 STR_DSCP("PRI_PATH_SEL16")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL16*/
                {  3,   5,   4 STR_DSCP("PRI_PATH_SEL17")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL17*/
                {  3,   5,   8 STR_DSCP("PRI_PATH_SEL18")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL18*/
                {  3,   5,  12 STR_DSCP("PRI_PATH_SEL19")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL19*/
                {  3,   5,  16 STR_DSCP("PRI_PATH_SEL20")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL20*/
                {  3,   5,  20 STR_DSCP("PRI_PATH_SEL21")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL21*/
                {  3,   5,  24 STR_DSCP("PRI_PATH_SEL22")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL22*/
                {  3,   5,  28 STR_DSCP("PRI_PATH_SEL23")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL23*/
                {  3,   4,   0 STR_DSCP("PRI_PATH_SEL24")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL24*/
                {  3,   4,   4 STR_DSCP("PRI_PATH_SEL25")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL25*/
                {  3,   4,   8 STR_DSCP("PRI_PATH_SEL26")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL26*/
                {  3,   4,  12 STR_DSCP("PRI_PATH_SEL27")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL27*/
                {  3,   4,  16 STR_DSCP("PRI_PATH_SEL28")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL28*/
                {  3,   4,  20 STR_DSCP("PRI_PATH_SEL29")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL29*/
                {  3,   4,  24 STR_DSCP("PRI_PATH_SEL30")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL30*/
                {  3,   4,  28 STR_DSCP("PRI_PATH_SEL31")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL31*/
                {  3,   3,   0 STR_DSCP("PRI_PATH_SEL32")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL32*/
                {  3,   3,   4 STR_DSCP("PRI_PATH_SEL33")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL33*/
                {  3,   3,   8 STR_DSCP("PRI_PATH_SEL34")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL34*/
                {  3,   3,  12 STR_DSCP("PRI_PATH_SEL35")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL35*/
                {  3,   3,  16 STR_DSCP("PRI_PATH_SEL36")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL36*/
                {  3,   3,  20 STR_DSCP("PRI_PATH_SEL37")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL37*/
                {  3,   3,  24 STR_DSCP("PRI_PATH_SEL38")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL38*/
                {  3,   3,  28 STR_DSCP("PRI_PATH_SEL39")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL39*/
                {  3,   2,   0 STR_DSCP("PRI_PATH_SEL40")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL40*/
                {  3,   2,   4 STR_DSCP("PRI_PATH_SEL41")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL41*/
                {  3,   2,   8 STR_DSCP("PRI_PATH_SEL42")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL42*/
                {  3,   2,  12 STR_DSCP("PRI_PATH_SEL43")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL43*/
                {  3,   2,  16 STR_DSCP("PRI_PATH_SEL44")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL44*/
                {  3,   2,  20 STR_DSCP("PRI_PATH_SEL45")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL45*/
                {  3,   2,  24 STR_DSCP("PRI_PATH_SEL46")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL46*/
                {  3,   2,  28 STR_DSCP("PRI_PATH_SEL47")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL47*/
                {  3,   1,   0 STR_DSCP("PRI_PATH_SEL48")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL48*/
                {  3,   1,   4 STR_DSCP("PRI_PATH_SEL49")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL49*/
                {  3,   1,   8 STR_DSCP("PRI_PATH_SEL50")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL50*/
                {  3,   1,  12 STR_DSCP("PRI_PATH_SEL51")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL51*/
                {  3,   1,  16 STR_DSCP("PRI_PATH_SEL52")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL52*/
                {  3,   1,  20 STR_DSCP("PRI_PATH_SEL53")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL53*/
                {  3,   1,  24 STR_DSCP("PRI_PATH_SEL54")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL54*/
                {  3,   1,  28 STR_DSCP("PRI_PATH_SEL55")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL55*/
                {  3,   0,   0 STR_DSCP("PRI_PATH_SEL56")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL56*/
                {  3,   0,   4 STR_DSCP("PRI_PATH_SEL57")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL57*/
                {  3,   0,   8 STR_DSCP("PRI_PATH_SEL58")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL58*/
                {  3,   0,  12 STR_DSCP("PRI_PATH_SEL59")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL59*/
                {  3,   0,  16 STR_DSCP("PRI_PATH_SEL60")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL60*/
                {  3,   0,  20 STR_DSCP("PRI_PATH_SEL61")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL61*/
                {  3,   0,  24 STR_DSCP("PRI_PATH_SEL62")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL62*/
                {  3,   0,  28 STR_DSCP("PRI_PATH_SEL63")}, /*IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL63*/
};

static fields_t ipe_mpls_ctl_reg_field[] = {
                {  3,   0,   0 STR_DSCP("EXP_POLICER_OFFSET0")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET0*/
                {  3,   0,   4 STR_DSCP("EXP_POLICER_OFFSET1")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET1*/
                {  3,   0,   8 STR_DSCP("EXP_POLICER_OFFSET2")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET2*/
                {  3,   0,  12 STR_DSCP("EXP_POLICER_OFFSET3")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET3*/
                {  3,   0,  16 STR_DSCP("EXP_POLICER_OFFSET4")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET4*/
                {  3,   0,  20 STR_DSCP("EXP_POLICER_OFFSET5")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET5*/
                {  3,   0,  24 STR_DSCP("EXP_POLICER_OFFSET6")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET6*/
                {  3,   0,  28 STR_DSCP("EXP_POLICER_OFFSET7")}, /*IPE_MPLS_CTL_EXP_POLICER_OFFSET7*/
                { 20,   4,   0 STR_DSCP("MAX_RESERVE_LABEL")}, /*IPE_MPLS_CTL_MAX_RESERVE_LABEL*/
                {  1,   4,  23 STR_DSCP("MPLS_ECMP_FULL_LABEL")}, /*IPE_MPLS_CTL_MPLS_ECMP_FULL_LABEL*/
                {  1,   4,  20 STR_DSCP("MPLS_ECMP_USE_IP")}, /*IPE_MPLS_CTL_MPLS_ECMP_USE_IP*/
                {  1,   4,  21 STR_DSCP("MPLS_ECMP_USE_LABEL")}, /*IPE_MPLS_CTL_MPLS_ECMP_USE_LABEL*/
                {  1,   4,  22 STR_DSCP("MPLS_ECMP_USE_RESERVE_LABEL")}, /*IPE_MPLS_CTL_MPLS_ECMP_USE_RESERVE_LABEL*/
                {  8,   1,   0 STR_DSCP("MPLS_FLOW_POLICER_BASE")}, /*IPE_MPLS_CTL_MPLS_FLOW_POLICER_BASE*/
                {  8,   1,  20 STR_DSCP("MPLS_FLOW_STATS_BASE")}, /*IPE_MPLS_CTL_MPLS_FLOW_STATS_BASE*/
                {  2,   1,  16 STR_DSCP("MPLS_OFFSET_BYTES_SHIFT")}, /*IPE_MPLS_CTL_MPLS_OFFSET_BYTES_SHIFT*/
                {  1,   4,  25 STR_DSCP("MPLS_POLICING_HIGH_PRIORITY")}, /*IPE_MPLS_CTL_MPLS_POLICING_HIGH_PRIORITY*/
                {  1,   4,  24 STR_DSCP("MPLS_STATS_HIGH_PRIORITY")}, /*IPE_MPLS_CTL_MPLS_STATS_HIGH_PRIORITY*/
                {  8,   3,  24 STR_DSCP("MPLS_TTL_DECREMENT")}, /*IPE_MPLS_CTL_MPLS_TTL_DECREMENT*/
                {  8,   2,  24 STR_DSCP("MPLS_TTL_LIMIT")}, /*IPE_MPLS_CTL_MPLS_TTL_LIMIT*/
                { 20,   2,   0 STR_DSCP("OAM_ALERT_LABEL0")}, /*IPE_MPLS_CTL_OAM_ALERT_LABEL0*/
                { 20,   3,   0 STR_DSCP("OAM_ALERT_LABEL1")}, /*IPE_MPLS_CTL_OAM_ALERT_LABEL1*/
                {  1,   1,   9 STR_DSCP("USE_FIRST_LABEL_EXP")}, /*IPE_MPLS_CTL_USE_FIRST_LABEL_EXP*/
                {  1,   1,   8 STR_DSCP("USE_FIRST_LABEL_TTL")}, /*IPE_MPLS_CTL_USE_FIRST_LABEL_TTL*/
                {  4,   1,  28 STR_DSCP("VCCV_CW")}, /*IPE_MPLS_CTL_VCCV_CW*/
};

static fields_t ipe_ipg_ctl_reg_field[] = {
                {  8,   0,   0 STR_DSCP("IPG0")}, /*IPE_IPG_CTL_IPG0*/
                {  8,   1,   0 STR_DSCP("IPG1")}, /*IPE_IPG_CTL_IPG1*/
                {  8,   2,   0 STR_DSCP("IPG2")}, /*IPE_IPG_CTL_IPG2*/
                {  8,   3,   0 STR_DSCP("IPG3")}, /*IPE_IPG_CTL_IPG3*/
};

static fields_t ipe_exception3_ctl_reg_field[] = {
                {  1,   0,   1 STR_DSCP("EXCEPTION_CAM_EN2")}, /*IPE_EXCEPTION3_CTL_EXCEPTION_CAM_EN2*/
                {  1,   0,   0 STR_DSCP("EXCEPTION_CAM_EN")}, /*IPE_EXCEPTION3_CTL_EXCEPTION_CAM_EN*/
                {  4,   2,  28 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX0")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX0*/
                {  4,   2,  24 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX1")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX1*/
                {  4,   2,  20 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX2")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX2*/
                {  4,   2,  16 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX3")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX3*/
                {  4,   2,  12 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX4")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX4*/
                {  4,   2,   8 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX5")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX5*/
                {  4,   2,   4 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX6")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX6*/
                {  4,   2,   0 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX7")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX7*/
                {  4,   3,  28 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX8")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX8*/
                {  4,   3,  24 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX9")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX9*/
                {  4,   3,  20 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX10")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX10*/
                {  4,   3,  16 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX11")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX11*/
                {  4,   3,  12 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX12")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX12*/
                {  4,   3,   8 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX13")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX13*/
                {  4,   3,   4 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX14")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX14*/
                {  4,   3,   0 STR_DSCP("PROTOCOL_EXCEPTION3_SUB_INDEX15")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX15*/
                { 16,   0,  16 STR_DSCP("PROTOCOL_EXCEPTION_EN")}, /*IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION_EN*/
};

static fields_t ipe_exception3_cam_reg_field[] = {
                {  8,   0,   0 STR_DSCP("L3_HEADER_PROTOCOL0")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL0*/
                {  8,   1,   0 STR_DSCP("L3_HEADER_PROTOCOL1")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL1*/
                {  8,   2,   0 STR_DSCP("L3_HEADER_PROTOCOL2")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL2*/
                {  8,   3,   0 STR_DSCP("L3_HEADER_PROTOCOL3")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL3*/
                {  8,   4,   0 STR_DSCP("L3_HEADER_PROTOCOL4")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL4*/
                {  8,   5,   0 STR_DSCP("L3_HEADER_PROTOCOL5")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL5*/
                {  8,   6,   0 STR_DSCP("L3_HEADER_PROTOCOL6")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL6*/
                {  8,   7,   0 STR_DSCP("L3_HEADER_PROTOCOL7")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL7*/
                {  8,   8,   0 STR_DSCP("L3_HEADER_PROTOCOL8")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL8*/
                {  8,   9,   0 STR_DSCP("L3_HEADER_PROTOCOL9")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL9*/
                {  8,  10,   0 STR_DSCP("L3_HEADER_PROTOCOL10")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL10*/
                {  8,  11,   0 STR_DSCP("L3_HEADER_PROTOCOL11")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL11*/
                {  8,  12,   0 STR_DSCP("L3_HEADER_PROTOCOL12")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL12*/
                {  8,  13,   0 STR_DSCP("L3_HEADER_PROTOCOL13")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL13*/
                {  8,  14,   0 STR_DSCP("L3_HEADER_PROTOCOL14")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL14*/
                {  8,  15,   0 STR_DSCP("L3_HEADER_PROTOCOL15")}, /*IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL15*/
};

static fields_t ipe_exception3_cam_result_reg_field[] = {
                {  1,   0,   4 STR_DSCP("ENTRY_VALID0")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID0*/
                {  1,   1,   4 STR_DSCP("ENTRY_VALID1")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID1*/
                {  1,   2,   4 STR_DSCP("ENTRY_VALID2")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID2*/
                {  1,   3,   4 STR_DSCP("ENTRY_VALID3")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID3*/
                {  1,   4,   4 STR_DSCP("ENTRY_VALID4")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID4*/
                {  1,   5,   4 STR_DSCP("ENTRY_VALID5")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID5*/
                {  1,   6,   4 STR_DSCP("ENTRY_VALID6")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID6*/
                {  1,   7,   4 STR_DSCP("ENTRY_VALID7")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID7*/
                {  1,   8,   4 STR_DSCP("ENTRY_VALID8")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID8*/
                {  1,   9,   4 STR_DSCP("ENTRY_VALID9")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID9*/
                {  1,  10,   4 STR_DSCP("ENTRY_VALID10")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID10*/
                {  1,  11,   4 STR_DSCP("ENTRY_VALID11")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID11*/
                {  1,  12,   4 STR_DSCP("ENTRY_VALID12")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID12*/
                {  1,  13,   4 STR_DSCP("ENTRY_VALID13")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID13*/
                {  1,  14,   4 STR_DSCP("ENTRY_VALID14")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID14*/
                {  1,  15,   4 STR_DSCP("ENTRY_VALID15")}, /*IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID15*/
                {  4,   0,   0 STR_DSCP("EXCEPTION_SUB_INDEX0")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX0*/
                {  4,   1,   0 STR_DSCP("EXCEPTION_SUB_INDEX1")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX1*/
                {  4,   2,   0 STR_DSCP("EXCEPTION_SUB_INDEX2")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX2*/
                {  4,   3,   0 STR_DSCP("EXCEPTION_SUB_INDEX3")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX3*/
                {  4,   4,   0 STR_DSCP("EXCEPTION_SUB_INDEX4")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX4*/
                {  4,   5,   0 STR_DSCP("EXCEPTION_SUB_INDEX5")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX5*/
                {  4,   6,   0 STR_DSCP("EXCEPTION_SUB_INDEX6")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX6*/
                {  4,   7,   0 STR_DSCP("EXCEPTION_SUB_INDEX7")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX7*/
                {  4,   8,   0 STR_DSCP("EXCEPTION_SUB_INDEX8")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX8*/
                {  4,   9,   0 STR_DSCP("EXCEPTION_SUB_INDEX9")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX9*/
                {  4,  10,   0 STR_DSCP("EXCEPTION_SUB_INDEX10")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX10*/
                {  4,  11,   0 STR_DSCP("EXCEPTION_SUB_INDEX11")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX11*/
                {  4,  12,   0 STR_DSCP("EXCEPTION_SUB_INDEX12")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX12*/
                {  4,  13,   0 STR_DSCP("EXCEPTION_SUB_INDEX13")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX13*/
                {  4,  14,   0 STR_DSCP("EXCEPTION_SUB_INDEX14")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX14*/
                {  4,  15,   0 STR_DSCP("EXCEPTION_SUB_INDEX15")}, /*IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX15*/
};

static fields_t ipe_exception3_cam2_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DEST_PORT0")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT0*/
                { 16,   1,   0 STR_DSCP("DEST_PORT1")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT1*/
                { 16,   2,   0 STR_DSCP("DEST_PORT2")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT2*/
                { 16,   3,   0 STR_DSCP("DEST_PORT3")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT3*/
                { 16,   4,   0 STR_DSCP("DEST_PORT4")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT4*/
                { 16,   5,   0 STR_DSCP("DEST_PORT5")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT5*/
                { 16,   6,   0 STR_DSCP("DEST_PORT6")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT6*/
                { 16,   7,   0 STR_DSCP("DEST_PORT7")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT7*/
                { 16,   8,   0 STR_DSCP("DEST_PORT8")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT8*/
                { 16,   9,   0 STR_DSCP("DEST_PORT9")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT9*/
                { 16,  10,   0 STR_DSCP("DEST_PORT10")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT10*/
                { 16,  11,   0 STR_DSCP("DEST_PORT11")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT11*/
                { 16,  12,   0 STR_DSCP("DEST_PORT12")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT12*/
                { 16,  13,   0 STR_DSCP("DEST_PORT13")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT13*/
                { 16,  14,   0 STR_DSCP("DEST_PORT14")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT14*/
                { 16,  15,   0 STR_DSCP("DEST_PORT15")}, /*IPE_EXCEPTION3_CAM2_DEST_PORT15*/
                {  1,   0,  17 STR_DSCP("IS_TCP_MASK0")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK0*/
                {  1,   1,  17 STR_DSCP("IS_TCP_MASK1")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK1*/
                {  1,   2,  17 STR_DSCP("IS_TCP_MASK2")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK2*/
                {  1,   3,  17 STR_DSCP("IS_TCP_MASK3")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK3*/
                {  1,   4,  17 STR_DSCP("IS_TCP_MASK4")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK4*/
                {  1,   5,  17 STR_DSCP("IS_TCP_MASK5")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK5*/
                {  1,   6,  17 STR_DSCP("IS_TCP_MASK6")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK6*/
                {  1,   7,  17 STR_DSCP("IS_TCP_MASK7")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK7*/
                {  1,   8,  17 STR_DSCP("IS_TCP_MASK8")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK8*/
                {  1,   9,  17 STR_DSCP("IS_TCP_MASK9")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK9*/
                {  1,  10,  17 STR_DSCP("IS_TCP_MASK10")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK10*/
                {  1,  11,  17 STR_DSCP("IS_TCP_MASK11")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK11*/
                {  1,  12,  17 STR_DSCP("IS_TCP_MASK12")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK12*/
                {  1,  13,  17 STR_DSCP("IS_TCP_MASK13")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK13*/
                {  1,  14,  17 STR_DSCP("IS_TCP_MASK14")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK14*/
                {  1,  15,  17 STR_DSCP("IS_TCP_MASK15")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_MASK15*/
                {  1,   0,  16 STR_DSCP("IS_TCP_VALUE0")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE0*/
                {  1,   1,  16 STR_DSCP("IS_TCP_VALUE1")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE1*/
                {  1,   2,  16 STR_DSCP("IS_TCP_VALUE2")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE2*/
                {  1,   3,  16 STR_DSCP("IS_TCP_VALUE3")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE3*/
                {  1,   4,  16 STR_DSCP("IS_TCP_VALUE4")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE4*/
                {  1,   5,  16 STR_DSCP("IS_TCP_VALUE5")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE5*/
                {  1,   6,  16 STR_DSCP("IS_TCP_VALUE6")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE6*/
                {  1,   7,  16 STR_DSCP("IS_TCP_VALUE7")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE7*/
                {  1,   8,  16 STR_DSCP("IS_TCP_VALUE8")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE8*/
                {  1,   9,  16 STR_DSCP("IS_TCP_VALUE9")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE9*/
                {  1,  10,  16 STR_DSCP("IS_TCP_VALUE10")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE10*/
                {  1,  11,  16 STR_DSCP("IS_TCP_VALUE11")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE11*/
                {  1,  12,  16 STR_DSCP("IS_TCP_VALUE12")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE12*/
                {  1,  13,  16 STR_DSCP("IS_TCP_VALUE13")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE13*/
                {  1,  14,  16 STR_DSCP("IS_TCP_VALUE14")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE14*/
                {  1,  15,  16 STR_DSCP("IS_TCP_VALUE15")}, /*IPE_EXCEPTION3_CAM2_IS_TCP_VALUE15*/
                {  1,   0,  19 STR_DSCP("IS_UDP_MASK0")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK0*/
                {  1,   1,  19 STR_DSCP("IS_UDP_MASK1")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK1*/
                {  1,   2,  19 STR_DSCP("IS_UDP_MASK2")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK2*/
                {  1,   3,  19 STR_DSCP("IS_UDP_MASK3")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK3*/
                {  1,   4,  19 STR_DSCP("IS_UDP_MASK4")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK4*/
                {  1,   5,  19 STR_DSCP("IS_UDP_MASK5")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK5*/
                {  1,   6,  19 STR_DSCP("IS_UDP_MASK6")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK6*/
                {  1,   7,  19 STR_DSCP("IS_UDP_MASK7")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK7*/
                {  1,   8,  19 STR_DSCP("IS_UDP_MASK8")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK8*/
                {  1,   9,  19 STR_DSCP("IS_UDP_MASK9")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK9*/
                {  1,  10,  19 STR_DSCP("IS_UDP_MASK10")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK10*/
                {  1,  11,  19 STR_DSCP("IS_UDP_MASK11")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK11*/
                {  1,  12,  19 STR_DSCP("IS_UDP_MASK12")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK12*/
                {  1,  13,  19 STR_DSCP("IS_UDP_MASK13")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK13*/
                {  1,  14,  19 STR_DSCP("IS_UDP_MASK14")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK14*/
                {  1,  15,  19 STR_DSCP("IS_UDP_MASK15")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_MASK15*/
                {  1,   0,  18 STR_DSCP("IS_UDP_VALUE0")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE0*/
                {  1,   1,  18 STR_DSCP("IS_UDP_VALUE1")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE1*/
                {  1,   2,  18 STR_DSCP("IS_UDP_VALUE2")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE2*/
                {  1,   3,  18 STR_DSCP("IS_UDP_VALUE3")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE3*/
                {  1,   4,  18 STR_DSCP("IS_UDP_VALUE4")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE4*/
                {  1,   5,  18 STR_DSCP("IS_UDP_VALUE5")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE5*/
                {  1,   6,  18 STR_DSCP("IS_UDP_VALUE6")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE6*/
                {  1,   7,  18 STR_DSCP("IS_UDP_VALUE7")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE7*/
                {  1,   8,  18 STR_DSCP("IS_UDP_VALUE8")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE8*/
                {  1,   9,  18 STR_DSCP("IS_UDP_VALUE9")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE9*/
                {  1,  10,  18 STR_DSCP("IS_UDP_VALUE10")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE10*/
                {  1,  11,  18 STR_DSCP("IS_UDP_VALUE11")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE11*/
                {  1,  12,  18 STR_DSCP("IS_UDP_VALUE12")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE12*/
                {  1,  13,  18 STR_DSCP("IS_UDP_VALUE13")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE13*/
                {  1,  14,  18 STR_DSCP("IS_UDP_VALUE14")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE14*/
                {  1,  15,  18 STR_DSCP("IS_UDP_VALUE15")}, /*IPE_EXCEPTION3_CAM2_IS_UDP_VALUE15*/
};

static fields_t ipe_exception3_cam2_result_reg_field[] = {
                {  1,   0,   4 STR_DSCP("CAM2_ENTRY_VALID0")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID0*/
                {  1,   1,   4 STR_DSCP("CAM2_ENTRY_VALID1")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID1*/
                {  1,   2,   4 STR_DSCP("CAM2_ENTRY_VALID2")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID2*/
                {  1,   3,   4 STR_DSCP("CAM2_ENTRY_VALID3")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID3*/
                {  1,   4,   4 STR_DSCP("CAM2_ENTRY_VALID4")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID4*/
                {  1,   5,   4 STR_DSCP("CAM2_ENTRY_VALID5")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID5*/
                {  1,   6,   4 STR_DSCP("CAM2_ENTRY_VALID6")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID6*/
                {  1,   7,   4 STR_DSCP("CAM2_ENTRY_VALID7")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID7*/
                {  1,   8,   4 STR_DSCP("CAM2_ENTRY_VALID8")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID8*/
                {  1,   9,   4 STR_DSCP("CAM2_ENTRY_VALID9")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID9*/
                {  1,  10,   4 STR_DSCP("CAM2_ENTRY_VALID10")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID10*/
                {  1,  11,   4 STR_DSCP("CAM2_ENTRY_VALID11")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID11*/
                {  1,  12,   4 STR_DSCP("CAM2_ENTRY_VALID12")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID12*/
                {  1,  13,   4 STR_DSCP("CAM2_ENTRY_VALID13")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID13*/
                {  1,  14,   4 STR_DSCP("CAM2_ENTRY_VALID14")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID14*/
                {  1,  15,   4 STR_DSCP("CAM2_ENTRY_VALID15")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID15*/
                {  4,   0,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX0")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX0*/
                {  4,   1,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX1")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX1*/
                {  4,   2,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX2")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX2*/
                {  4,   3,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX3")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX3*/
                {  4,   4,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX4")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX4*/
                {  4,   5,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX5")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX5*/
                {  4,   6,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX6")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX6*/
                {  4,   7,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX7")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX7*/
                {  4,   8,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX8")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX8*/
                {  4,   9,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX9")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX9*/
                {  4,  10,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX10")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX10*/
                {  4,  11,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX11")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX11*/
                {  4,  12,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX12")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX12*/
                {  4,  13,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX13")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX13*/
                {  4,  14,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX14")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX14*/
                {  4,  15,   0 STR_DSCP("CAM2_EXCEPTION_SUB_INDEX15")}, /*IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX15*/
};

static fields_t ipe_pkt_proc_discard_src_reg_field[] = {
                { 10,   0,   0 STR_DSCP("PKT_PROC_DISCARD_SRC")}, /*IPE_PKT_PROC_DISCARD_SRC_PKT_PROC_DISCARD_SRC*/
};

static fields_t ipe_storm_ctl_update_cnt_reg_field[] = {
                { 32,   0,   0 STR_DSCP("UPDATE_COUNT")}, /*IPE_STORM_CTL_UPDATE_CNT_UPDATE_COUNT*/
};

static fields_t ipe_pkt_proc_input_pkt_info_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_PKT_INFO_CHOP_CNT")}, /*IPE_PKT_PROC_INPUT_PKT_INFO_CNT_INPUT_PKT_INFO_CHOP_CNT*/
                {  4,   0,  16 STR_DSCP("INPUT_PKT_INFO_CNT")}, /*IPE_PKT_PROC_INPUT_PKT_INFO_CNT_INPUT_PKT_INFO_CNT*/
};

static fields_t ipe_pkt_proc_input_par_result_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_PAR_RESULT_CHOP_CNT")}, /*IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_INPUT_PAR_RESULT_CHOP_CNT*/
                {  4,   0,  16 STR_DSCP("INPUT_PAR_RESULT_CNT")}, /*IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_INPUT_PAR_RESULT_CNT*/
};

static fields_t ipe_pkt_proc_input_trig_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_TRIG_CNT")}, /*IPE_PKT_PROC_INPUT_TRIG_CNT_INPUT_TRIG_CNT*/
};

static fields_t ipe_pkt_proc_input_tb_info_ds_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_TB_INFO_DS_CNT")}, /*IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_INPUT_TB_INFO_DS_CNT*/
};

static fields_t ipe_pkt_proc_input_policing_result_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_POLICING_RESULT_CNT")}, /*IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_INPUT_POLICING_RESULT_CNT*/
};

static fields_t ipe_pkt_proc_input_forward_done_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_FORWARD_DONE_CNT")}, /*IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_INPUT_FORWARD_DONE_CNT*/
};

static fields_t ipe_pkt_proc_output_policing_req_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_POLICING_REQ_CNT")}, /*IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_OUTPUT_POLICING_REQ_CNT*/
};

static fields_t ipe_pkt_proc_output_cla_result_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_CLA_RESULT_CNT")}, /*IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_OUTPUT_CLA_RESULT_CNT*/
};

static fields_t ipe_pkt_proc_output_result_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_PKT_INFO_CHOP_CNT")}, /*IPE_PKT_PROC_OUTPUT_RESULT_CNT_OUTPUT_PKT_INFO_CHOP_CNT*/
                {  4,   0,  16 STR_DSCP("OUTPUT_PKT_INFO_CNT")}, /*IPE_PKT_PROC_OUTPUT_RESULT_CNT_OUTPUT_PKT_INFO_CNT*/
};

static fields_t ipe_pkt_proc_output_pkt_proc_done_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_PKT_PROC_DONE_CNT")}, /*IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_OUTPUT_PKT_PROC_DONE_CNT*/
};

static fields_t ipe_pkt_proc_drop_from_former_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_FORMER_CNT")}, /*IPE_PKT_PROC_DROP_FROM_FORMER_CNT_DROP_IN_FORMER_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_lookup_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_LOOKUP_CNT")}, /*IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_DROP_IN_LOOKUP_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_expand_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_EXPAND_CNT")}, /*IPE_PKT_PROC_DROP_IN_EXPAND_CNT_DROP_IN_EXPAND_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_acl_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_ACL_CNT")}, /*IPE_PKT_PROC_DROP_IN_ACL_CNT_DROP_IN_ACL_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_qos_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_QOS_CNT")}, /*IPE_PKT_PROC_DROP_IN_QOS_CNT_DROP_IN_QOS_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_routing_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_ROUTING_CNT")}, /*IPE_PKT_PROC_DROP_IN_ROUTING_CNT_DROP_IN_ROUTING_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_bridge_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_BRIDGE_CNT")}, /*IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_DROP_IN_BRIDGE_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_learn_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_LEARN_CNT")}, /*IPE_PKT_PROC_DROP_IN_LEARN_CNT_DROP_IN_LEARN_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_storm_ctl_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_STORM_CTL_CNT")}, /*IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_DROP_IN_STORM_CTL_CNT*/
};

static fields_t ipe_pkt_proc_drop_in_mpls_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DROP_IN_MPLS_CNT")}, /*IPE_PKT_PROC_DROP_IN_MPLS_CNT_DROP_IN_MPLS_CNT*/
};

static fields_t ipe_pkt_proc_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLA_COS_MAP_TAB_PARITY_FAIL")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_COS_MAP_TAB_PARITY_FAIL*/
                {  5,   0,   0 STR_DSCP("CLA_COS_MAP_TAB_PARITY_FAIL_ADDR")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_COS_MAP_TAB_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("CLA_DSCP_MAP_TAB_PARITY_FAIL")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_DSCP_MAP_TAB_PARITY_FAIL*/
                {  7,   1,   0 STR_DSCP("CLA_DSCP_MAP_TAB_PARITY_FAIL_ADDR")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_DSCP_MAP_TAB_PARITY_FAIL_ADDR*/
                {  1,   2,  16 STR_DSCP("CLA_PRE_MAP_TAB_PARITY_FAIL")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_PRE_MAP_TAB_PARITY_FAIL*/
                {  4,   2,   0 STR_DSCP("CLA_PRE_MAP_TAB_PARITY_FAIL_ADDR")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_PRE_MAP_TAB_PARITY_FAIL_ADDR*/
                {  1,   3,  16 STR_DSCP("DS_BIDI_PIM_GROUP_PARITY_FAIL")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_BIDI_PIM_GROUP_PARITY_FAIL*/
                { 10,   3,   0 STR_DSCP("DS_BIDI_PIM_GROUP_PARITY_FAIL_ADDR")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_BIDI_PIM_GROUP_PARITY_FAIL_ADDR*/
                {  1,   4,  16 STR_DSCP("DS_PBB_MAC_TAB_PARITY_FAIL")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_PBB_MAC_TAB_PARITY_FAIL*/
                { 10,   4,   0 STR_DSCP("DS_PBB_MAC_TAB_PARITY_FAIL_ADDR")}, /*IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_PBB_MAC_TAB_PARITY_FAIL_ADDR*/
};

static fields_t ipe_stats_ctl_ipe_phb_intf_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLEAR_ON_READ_IPE_PHB_INTF")}, /*IPE_STATS_CTL_IPE_PHB_INTF_CLEAR_ON_READ_IPE_PHB_INTF*/
                {  1,   0,  18 STR_DSCP("SATURATE_EN_IPE_PHB_INTF")}, /*IPE_STATS_CTL_IPE_PHB_INTF_SATURATE_EN_IPE_PHB_INTF*/
                { 16,   0,   0 STR_DSCP("STATS_BASE_PTR_IPE_PHB_INTF")}, /*IPE_STATS_CTL_IPE_PHB_INTF_STATS_BASE_PTR_IPE_PHB_INTF*/
                {  1,   0,  17 STR_DSCP("STATS_HOLD_IPE_PHB_INTF")}, /*IPE_STATS_CTL_IPE_PHB_INTF_STATS_HOLD_IPE_PHB_INTF*/
};

static fields_t ipe_stats_init_ipe_phb_intf_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_IPE_PHB_INTF")}, /*IPE_STATS_INIT_IPE_PHB_INTF_INIT_IPE_PHB_INTF*/
};

static fields_t ipe_stats_init_done_ipe_phb_intf_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_DONE_IPE_PHB_INTF")}, /*IPE_STATS_INIT_DONE_IPE_PHB_INTF_INIT_DONE_IPE_PHB_INTF*/
};

static fields_t ipe_stats_ctl_ipe_overall_fwd_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLEAR_ON_READ_IPE_OVERALL_FWD")}, /*IPE_STATS_CTL_IPE_OVERALL_FWD_CLEAR_ON_READ_IPE_OVERALL_FWD*/
                {  1,   0,  18 STR_DSCP("SATURATE_EN_IPE_OVERALL_FWD")}, /*IPE_STATS_CTL_IPE_OVERALL_FWD_SATURATE_EN_IPE_OVERALL_FWD*/
                { 16,   0,   0 STR_DSCP("STATS_BASE_PTR_IPE_OVERALL_FWD")}, /*IPE_STATS_CTL_IPE_OVERALL_FWD_STATS_BASE_PTR_IPE_OVERALL_FWD*/
                {  1,   0,  17 STR_DSCP("STATS_HOLD_IPE_OVERALL_FWD")}, /*IPE_STATS_CTL_IPE_OVERALL_FWD_STATS_HOLD_IPE_OVERALL_FWD*/
};

static fields_t ipe_stats_init_ipe_overall_fwd_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_IPE_OVERALL_FWD")}, /*IPE_STATS_INIT_IPE_OVERALL_FWD_INIT_IPE_OVERALL_FWD*/
};

static fields_t ipe_stats_init_done_ipe_overall_fwd_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_DONE_IPE_OVERALL_FWD")}, /*IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_INIT_DONE_IPE_OVERALL_FWD*/
};

static fields_t ipe_stats_intr_value_set_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*IPE_STATS_INTR_VALUE_SET_INTR_VALUE_SET*/
};

static fields_t ipe_stats_intr_value_reset_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*IPE_STATS_INTR_VALUE_RESET_INTR_VALUE_RESET*/
};

static fields_t ipe_stats_intr_mask_set_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*IPE_STATS_INTR_MASK_SET_INTR_MASK_SET*/
};

static fields_t ipe_stats_intr_mask_reset_reg_field[] = {
                { 18,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*IPE_STATS_INTR_MASK_RESET_INTR_MASK_RESET*/
};

static fields_t ipe_stats_debug_stats_reg_field[] = {
                {  4,   0,  16 STR_DSCP("FWD_DROP_CNT")}, /*IPE_STATS_DEBUG_STATS_FWD_DROP_CNT*/
                {  4,   0,   8 STR_DSCP("INTF_DROP_CNT")}, /*IPE_STATS_DEBUG_STATS_INTF_DROP_CNT*/
                {  4,   0,   0 STR_DSCP("PHB_DROP_CNT")}, /*IPE_STATS_DEBUG_STATS_PHB_DROP_CNT*/
                {  4,   0,  24 STR_DSCP("PORT_LOG_DROP_CNT")}, /*IPE_STATS_DEBUG_STATS_PORT_LOG_DROP_CNT*/
};

static fields_t ipe_stats_ctl_ipe_port_log_reg_field[] = {
                {  1,   0,  16 STR_DSCP("CLEAR_ON_READ_IPE_PORT_LOG")}, /*IPE_STATS_CTL_IPE_PORT_LOG_CLEAR_ON_READ_IPE_PORT_LOG*/
                {  1,   0,  18 STR_DSCP("SATURATE_EN_IPE_PORT_LOG")}, /*IPE_STATS_CTL_IPE_PORT_LOG_SATURATE_EN_IPE_PORT_LOG*/
                { 16,   0,   0 STR_DSCP("STATS_BASE_PTR_IPE_PORT_LOG")}, /*IPE_STATS_CTL_IPE_PORT_LOG_STATS_BASE_PTR_IPE_PORT_LOG*/
                {  1,   0,  17 STR_DSCP("STATS_HOLD_IPE_PORT_LOG")}, /*IPE_STATS_CTL_IPE_PORT_LOG_STATS_HOLD_IPE_PORT_LOG*/
};

static fields_t ipe_stats_init_ipe_port_log_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_IPE_PORT_LOG")}, /*IPE_STATS_INIT_IPE_PORT_LOG_INIT_IPE_PORT_LOG*/
};

static fields_t ipe_stats_init_done_ipe_port_log_reg_field[] = {
                {  1,   0,   0 STR_DSCP("INIT_DONE_IPE_PORT_LOG")}, /*IPE_STATS_INIT_DONE_IPE_PORT_LOG_INIT_DONE_IPE_PORT_LOG*/
};

static fields_t mac_mux_calendar_reg_field[] = {
                {  3,   0,   0 STR_DSCP("CAL_ENTRY00")}, /*MAC_MUX_CALENDAR_CAL_ENTRY00*/
                {  3,   0,   4 STR_DSCP("CAL_ENTRY01")}, /*MAC_MUX_CALENDAR_CAL_ENTRY01*/
                {  3,   0,   8 STR_DSCP("CAL_ENTRY02")}, /*MAC_MUX_CALENDAR_CAL_ENTRY02*/
                {  3,   0,  12 STR_DSCP("CAL_ENTRY03")}, /*MAC_MUX_CALENDAR_CAL_ENTRY03*/
                {  3,   0,  16 STR_DSCP("CAL_ENTRY04")}, /*MAC_MUX_CALENDAR_CAL_ENTRY04*/
                {  3,   0,  20 STR_DSCP("CAL_ENTRY05")}, /*MAC_MUX_CALENDAR_CAL_ENTRY05*/
                {  3,   0,  24 STR_DSCP("CAL_ENTRY06")}, /*MAC_MUX_CALENDAR_CAL_ENTRY06*/
                {  3,   0,  28 STR_DSCP("CAL_ENTRY07")}, /*MAC_MUX_CALENDAR_CAL_ENTRY07*/
                {  3,   1,   0 STR_DSCP("CAL_ENTRY08")}, /*MAC_MUX_CALENDAR_CAL_ENTRY08*/
                {  3,   1,   4 STR_DSCP("CAL_ENTRY09")}, /*MAC_MUX_CALENDAR_CAL_ENTRY09*/
                {  3,   1,   8 STR_DSCP("CAL_ENTRY10")}, /*MAC_MUX_CALENDAR_CAL_ENTRY10*/
                {  3,   1,  12 STR_DSCP("CAL_ENTRY11")}, /*MAC_MUX_CALENDAR_CAL_ENTRY11*/
                {  3,   1,  16 STR_DSCP("CAL_ENTRY12")}, /*MAC_MUX_CALENDAR_CAL_ENTRY12*/
                {  3,   1,  20 STR_DSCP("CAL_ENTRY13")}, /*MAC_MUX_CALENDAR_CAL_ENTRY13*/
                {  3,   1,  24 STR_DSCP("CAL_ENTRY14")}, /*MAC_MUX_CALENDAR_CAL_ENTRY14*/
                {  3,   1,  28 STR_DSCP("CAL_ENTRY15")}, /*MAC_MUX_CALENDAR_CAL_ENTRY15*/
                {  3,   2,   0 STR_DSCP("CAL_ENTRY16")}, /*MAC_MUX_CALENDAR_CAL_ENTRY16*/
                {  3,   2,   4 STR_DSCP("CAL_ENTRY17")}, /*MAC_MUX_CALENDAR_CAL_ENTRY17*/
                {  3,   2,   8 STR_DSCP("CAL_ENTRY18")}, /*MAC_MUX_CALENDAR_CAL_ENTRY18*/
                {  3,   2,  12 STR_DSCP("CAL_ENTRY19")}, /*MAC_MUX_CALENDAR_CAL_ENTRY19*/
                {  3,   2,  16 STR_DSCP("CAL_ENTRY20")}, /*MAC_MUX_CALENDAR_CAL_ENTRY20*/
                {  3,   2,  20 STR_DSCP("CAL_ENTRY21")}, /*MAC_MUX_CALENDAR_CAL_ENTRY21*/
                {  3,   2,  24 STR_DSCP("CAL_ENTRY22")}, /*MAC_MUX_CALENDAR_CAL_ENTRY22*/
                {  3,   2,  28 STR_DSCP("CAL_ENTRY23")}, /*MAC_MUX_CALENDAR_CAL_ENTRY23*/
                {  3,   3,   0 STR_DSCP("CAL_ENTRY24")}, /*MAC_MUX_CALENDAR_CAL_ENTRY24*/
                {  3,   3,   4 STR_DSCP("CAL_ENTRY25")}, /*MAC_MUX_CALENDAR_CAL_ENTRY25*/
                {  3,   3,   8 STR_DSCP("CAL_ENTRY26")}, /*MAC_MUX_CALENDAR_CAL_ENTRY26*/
                {  3,   3,  12 STR_DSCP("CAL_ENTRY27")}, /*MAC_MUX_CALENDAR_CAL_ENTRY27*/
                {  3,   3,  16 STR_DSCP("CAL_ENTRY28")}, /*MAC_MUX_CALENDAR_CAL_ENTRY28*/
                {  3,   3,  20 STR_DSCP("CAL_ENTRY29")}, /*MAC_MUX_CALENDAR_CAL_ENTRY29*/
                {  3,   3,  24 STR_DSCP("CAL_ENTRY30")}, /*MAC_MUX_CALENDAR_CAL_ENTRY30*/
                {  3,   3,  28 STR_DSCP("CAL_ENTRY31")}, /*MAC_MUX_CALENDAR_CAL_ENTRY31*/
                {  3,   4,   0 STR_DSCP("CAL_ENTRY32")}, /*MAC_MUX_CALENDAR_CAL_ENTRY32*/
                {  3,   4,   4 STR_DSCP("CAL_ENTRY33")}, /*MAC_MUX_CALENDAR_CAL_ENTRY33*/
                {  3,   4,   8 STR_DSCP("CAL_ENTRY34")}, /*MAC_MUX_CALENDAR_CAL_ENTRY34*/
                {  3,   4,  12 STR_DSCP("CAL_ENTRY35")}, /*MAC_MUX_CALENDAR_CAL_ENTRY35*/
                {  3,   4,  16 STR_DSCP("CAL_ENTRY36")}, /*MAC_MUX_CALENDAR_CAL_ENTRY36*/
                {  3,   4,  20 STR_DSCP("CAL_ENTRY37")}, /*MAC_MUX_CALENDAR_CAL_ENTRY37*/
                {  3,   4,  24 STR_DSCP("CAL_ENTRY38")}, /*MAC_MUX_CALENDAR_CAL_ENTRY38*/
                {  3,   4,  28 STR_DSCP("CAL_ENTRY39")}, /*MAC_MUX_CALENDAR_CAL_ENTRY39*/
                {  3,   5,   0 STR_DSCP("CAL_ENTRY40")}, /*MAC_MUX_CALENDAR_CAL_ENTRY40*/
                {  3,   5,   4 STR_DSCP("CAL_ENTRY41")}, /*MAC_MUX_CALENDAR_CAL_ENTRY41*/
                {  3,   5,   8 STR_DSCP("CAL_ENTRY42")}, /*MAC_MUX_CALENDAR_CAL_ENTRY42*/
                {  3,   5,  12 STR_DSCP("CAL_ENTRY43")}, /*MAC_MUX_CALENDAR_CAL_ENTRY43*/
                {  3,   5,  16 STR_DSCP("CAL_ENTRY44")}, /*MAC_MUX_CALENDAR_CAL_ENTRY44*/
                {  3,   5,  20 STR_DSCP("CAL_ENTRY45")}, /*MAC_MUX_CALENDAR_CAL_ENTRY45*/
                {  3,   5,  24 STR_DSCP("CAL_ENTRY46")}, /*MAC_MUX_CALENDAR_CAL_ENTRY46*/
                {  3,   5,  28 STR_DSCP("CAL_ENTRY47")}, /*MAC_MUX_CALENDAR_CAL_ENTRY47*/
                {  3,   6,   0 STR_DSCP("CAL_ENTRY48")}, /*MAC_MUX_CALENDAR_CAL_ENTRY48*/
                {  3,   6,   4 STR_DSCP("CAL_ENTRY49")}, /*MAC_MUX_CALENDAR_CAL_ENTRY49*/
                {  3,   6,   8 STR_DSCP("CAL_ENTRY50")}, /*MAC_MUX_CALENDAR_CAL_ENTRY50*/
                {  3,   6,  12 STR_DSCP("CAL_ENTRY51")}, /*MAC_MUX_CALENDAR_CAL_ENTRY51*/
};

static fields_t mac_mux_walker_reg_field[] = {
                {  6,   0,   0 STR_DSCP("WALKER_END")}, /*MAC_MUX_WALKER_WALKER_END*/
                {  1,   0,  31 STR_DSCP("WALKER_STOP")}, /*MAC_MUX_WALKER_WALKER_STOP*/
                {  6,   0,   8 STR_DSCP("WALKER_STOP_IDX")}, /*MAC_MUX_WALKER_WALKER_STOP_IDX*/
};

static fields_t mac_mux_stat_sel_reg_field[] = {
                { 32,   0,   0 STR_DSCP("STAT_SEL0")}, /*MAC_MUX_STAT_SEL_STAT_SEL0*/
                { 20,   1,   0 STR_DSCP("STAT_SEL1")}, /*MAC_MUX_STAT_SEL_STAT_SEL1*/
};

static fields_t mac_mux_debug_stats_reg_field[] = {
                {  8,   4,   0 STR_DSCP("DATA_BYTES_CNT")}, /*MAC_MUX_DEBUG_STATS_DATA_BYTES_CNT*/
                {  4,   2,   0 STR_DSCP("DATA_ERROR_CNT")}, /*MAC_MUX_DEBUG_STATS_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("EOP_CNT")}, /*MAC_MUX_DEBUG_STATS_EOP_CNT*/
                {  4,   3,   0 STR_DSCP("PKT_ERROR_CNT")}, /*MAC_MUX_DEBUG_STATS_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("SOP_CNT")}, /*MAC_MUX_DEBUG_STATS_SOP_CNT*/
};

static fields_t mux_agg0_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0_INTERRUPT_FATAL")}, /*MUX_AGG0_INTERRUPT_FATAL_MASK_RESET0_INTERRUPT_FATAL*/
                { 24,   2,   0 STR_DSCP("MASK_SET0_INTERRUPT_FATAL")}, /*MUX_AGG0_INTERRUPT_FATAL_MASK_SET0_INTERRUPT_FATAL*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0_INTERRUPT_FATAL")}, /*MUX_AGG0_INTERRUPT_FATAL_VALUE_RESET0_INTERRUPT_FATAL*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0_INTERRUPT_FATAL")}, /*MUX_AGG0_INTERRUPT_FATAL_VALUE_SET0_INTERRUPT_FATAL*/
};

static fields_t mux_agg1_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET1_INTERRUPT_FATAL")}, /*MUX_AGG1_INTERRUPT_FATAL_MASK_RESET1_INTERRUPT_FATAL*/
                { 24,   2,   0 STR_DSCP("MASK_SET1_INTERRUPT_FATAL")}, /*MUX_AGG1_INTERRUPT_FATAL_MASK_SET1_INTERRUPT_FATAL*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET1_INTERRUPT_FATAL")}, /*MUX_AGG1_INTERRUPT_FATAL_VALUE_RESET1_INTERRUPT_FATAL*/
                { 24,   0,   0 STR_DSCP("VALUE_SET1_INTERRUPT_FATAL")}, /*MUX_AGG1_INTERRUPT_FATAL_VALUE_SET1_INTERRUPT_FATAL*/
};

static fields_t mux_agg2_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET2_INTERRUPT_FATAL")}, /*MUX_AGG2_INTERRUPT_FATAL_MASK_RESET2_INTERRUPT_FATAL*/
                { 24,   2,   0 STR_DSCP("MASK_SET2_INTERRUPT_FATAL")}, /*MUX_AGG2_INTERRUPT_FATAL_MASK_SET2_INTERRUPT_FATAL*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET2_INTERRUPT_FATAL")}, /*MUX_AGG2_INTERRUPT_FATAL_VALUE_RESET2_INTERRUPT_FATAL*/
                { 24,   0,   0 STR_DSCP("VALUE_SET2_INTERRUPT_FATAL")}, /*MUX_AGG2_INTERRUPT_FATAL_VALUE_SET2_INTERRUPT_FATAL*/
};

static fields_t mux_agg3_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET3_INTERRUPT_FATAL")}, /*MUX_AGG3_INTERRUPT_FATAL_MASK_RESET3_INTERRUPT_FATAL*/
                { 24,   2,   0 STR_DSCP("MASK_SET3_INTERRUPT_FATAL")}, /*MUX_AGG3_INTERRUPT_FATAL_MASK_SET3_INTERRUPT_FATAL*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET3_INTERRUPT_FATAL")}, /*MUX_AGG3_INTERRUPT_FATAL_VALUE_RESET3_INTERRUPT_FATAL*/
                { 24,   0,   0 STR_DSCP("VALUE_SET3_INTERRUPT_FATAL")}, /*MUX_AGG3_INTERRUPT_FATAL_VALUE_SET3_INTERRUPT_FATAL*/
};

static fields_t mux_agg_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*MUX_AGG_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t met_fifo_ctl_reg_field[] = {
                {  1,   0,   2 STR_DSCP("DISCARD_MET_LOOP")}, /*MET_FIFO_CTL_DISCARD_MET_LOOP*/
                { 12,   0,  20 STR_DSCP("DS_MET_ENTRY_BASE")}, /*MET_FIFO_CTL_DS_MET_ENTRY_BASE*/
                {  1,   0,   1 STR_DSCP("ETHER_OAM_MUTILCAST_EN")}, /*MET_FIFO_CTL_ETHER_OAM_MUTILCAST_EN*/
                {  1,   0,   6 STR_DSCP("FROM_FABRIC_MULTICAST_EN")}, /*MET_FIFO_CTL_FROM_FABRIC_MULTICAST_EN*/
                {  5,   0,   8 STR_DSCP("HUMBER_ID")}, /*MET_FIFO_CTL_HUMBER_ID*/
                {  1,   0,   7 STR_DSCP("LOCAL_BAY_QUEUE_ON_BAY_ID")}, /*MET_FIFO_CTL_LOCAL_BAY_QUEUE_ON_BAY_ID*/
                { 16,   1,   0 STR_DSCP("LOCAL_MET_BASE")}, /*MET_FIFO_CTL_LOCAL_MET_BASE*/
                {  1,   0,   3 STR_DSCP("PORT_CHECK_EN")}, /*MET_FIFO_CTL_PORT_CHECK_EN*/
};

static fields_t met_fifo_force_use_rcd_ram_reg_field[] = {
                {  1,   0,   0 STR_DSCP("FORCE_USE_RCD_RAM")}, /*MET_FIFO_FORCE_USE_RCD_RAM_FORCE_USE_RCD_RAM*/
};

static fields_t met_fifo_wrr_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("MAX_PENDING_MCAST")}, /*MET_FIFO_WRR_CTL_MAX_PENDING_MCAST*/
                {  6,   0,   6 STR_DSCP("MCAST_HI_WEIGHT")}, /*MET_FIFO_WRR_CTL_MCAST_HI_WEIGHT*/
                {  6,   0,   0 STR_DSCP("MCAST_LO_WEIGHT")}, /*MET_FIFO_WRR_CTL_MCAST_LO_WEIGHT*/
                {  6,   0,  18 STR_DSCP("UCAST_HI_WEIGHT")}, /*MET_FIFO_WRR_CTL_UCAST_HI_WEIGHT*/
                {  6,   0,  12 STR_DSCP("UCAST_LO_WEIGHT")}, /*MET_FIFO_WRR_CTL_UCAST_LO_WEIGHT*/
};

static fields_t met_fifo_input_fifo_threshold_reg_field[] = {
                {  8,   1,   8 STR_DSCP("MCAST_HI_HALF_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_HI_HALF_THRESHOLD*/
                {  8,   0,   8 STR_DSCP("MCAST_HI_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_HI_THRESHOLD*/
                {  8,   1,   0 STR_DSCP("MCAST_LO_HALF_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_LO_HALF_THRESHOLD*/
                {  8,   0,   0 STR_DSCP("MCAST_LO_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_LO_THRESHOLD*/
                {  8,   1,  24 STR_DSCP("UCAST_HI_HALF_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_HI_HALF_THRESHOLD*/
                {  8,   0,  24 STR_DSCP("UCAST_HI_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_HI_THRESHOLD*/
                {  8,   1,  16 STR_DSCP("UCAST_LO_HALF_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_LO_HALF_THRESHOLD*/
                {  8,   0,  16 STR_DSCP("UCAST_LO_THRESHOLD")}, /*MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_LO_THRESHOLD*/
};

static fields_t met_fifo_start_ptr_reg_field[] = {
                { 12,   1,  16 STR_DSCP("MCAST_HI_START_PTR")}, /*MET_FIFO_START_PTR_MCAST_HI_START_PTR*/
                { 12,   1,   0 STR_DSCP("MCAST_LO_START_PTR")}, /*MET_FIFO_START_PTR_MCAST_LO_START_PTR*/
                { 12,   0,  16 STR_DSCP("UCAST_HI_START_PTR")}, /*MET_FIFO_START_PTR_UCAST_HI_START_PTR*/
                { 12,   0,   0 STR_DSCP("UCAST_LO_START_PTR")}, /*MET_FIFO_START_PTR_UCAST_LO_START_PTR*/
};

static fields_t met_fifo_end_ptr_reg_field[] = {
                { 12,   1,  16 STR_DSCP("MCAST_HI_END_PTR")}, /*MET_FIFO_END_PTR_MCAST_HI_END_PTR*/
                { 12,   1,   0 STR_DSCP("MCAST_LO_END_PTR")}, /*MET_FIFO_END_PTR_MCAST_LO_END_PTR*/
                { 12,   0,  16 STR_DSCP("UCAST_HI_END_PTR")}, /*MET_FIFO_END_PTR_UCAST_HI_END_PTR*/
                { 12,   0,   0 STR_DSCP("UCAST_LO_END_PTR")}, /*MET_FIFO_END_PTR_UCAST_LO_END_PTR*/
};

static fields_t met_fifo_input_fifo_depth_reg_field[] = {
                { 13,   1,  16 STR_DSCP("MCAST_HI_FIFO_DEPTH")}, /*MET_FIFO_INPUT_FIFO_DEPTH_MCAST_HI_FIFO_DEPTH*/
                { 13,   1,   0 STR_DSCP("MCAST_LO_FIFO_DEPTH")}, /*MET_FIFO_INPUT_FIFO_DEPTH_MCAST_LO_FIFO_DEPTH*/
                { 13,   0,  16 STR_DSCP("UCAST_HI_FIFO_DEPTH")}, /*MET_FIFO_INPUT_FIFO_DEPTH_UCAST_HI_FIFO_DEPTH*/
                { 13,   0,   0 STR_DSCP("UCAST_LO_FIFO_DEPTH")}, /*MET_FIFO_INPUT_FIFO_DEPTH_UCAST_LO_FIFO_DEPTH*/
};

static fields_t met_fifo_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MET_FIFO_INIT")}, /*MET_FIFO_INIT_MET_FIFO_INIT*/
};

static fields_t met_fifo_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MET_FIFO_INIT")}, /*MET_FIFO_INIT_DONE_MET_FIFO_INIT*/
};

static fields_t met_fifo_max_init_cnt_reg_field[] = {
                { 15,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*MET_FIFO_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t met_fifo_mcast_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MCAST_MET_FIFO_ENABLE")}, /*MET_FIFO_MCAST_ENABLE_MCAST_MET_FIFO_ENABLE*/
};

static fields_t met_fifo_msg_cnt_reg_field[] = {
                { 13,   1,  16 STR_DSCP("MCAST_HI_MSG_CNT")}, /*MET_FIFO_MSG_CNT_MCAST_HI_MSG_CNT*/
                { 13,   1,   0 STR_DSCP("MCAST_LO_MSG_CNT")}, /*MET_FIFO_MSG_CNT_MCAST_LO_MSG_CNT*/
                { 13,   0,  16 STR_DSCP("UCAST_HI_MSG_CNT")}, /*MET_FIFO_MSG_CNT_UCAST_HI_MSG_CNT*/
                { 13,   0,   0 STR_DSCP("UCAST_LO_MSG_CNT")}, /*MET_FIFO_MSG_CNT_UCAST_LO_MSG_CNT*/
};

static fields_t met_fifo_wr_ptr_reg_field[] = {
                { 12,   1,  16 STR_DSCP("MCAST_HI_WR_PTR")}, /*MET_FIFO_WR_PTR_MCAST_HI_WR_PTR*/
                { 12,   1,   0 STR_DSCP("MCAST_LO_WR_PTR")}, /*MET_FIFO_WR_PTR_MCAST_LO_WR_PTR*/
                { 12,   0,  16 STR_DSCP("UCAST_HI_WR_PTR")}, /*MET_FIFO_WR_PTR_UCAST_HI_WR_PTR*/
                { 12,   0,   0 STR_DSCP("UCAST_LO_WR_PTR")}, /*MET_FIFO_WR_PTR_UCAST_LO_WR_PTR*/
};

static fields_t met_fifo_rd_ptr_reg_field[] = {
                { 12,   1,  16 STR_DSCP("MCAST_HI_RD_PTR")}, /*MET_FIFO_RD_PTR_MCAST_HI_RD_PTR*/
                { 12,   1,   0 STR_DSCP("MCAST_LO_RD_PTR")}, /*MET_FIFO_RD_PTR_MCAST_LO_RD_PTR*/
                { 12,   0,  16 STR_DSCP("UCAST_HI_RD_PTR")}, /*MET_FIFO_RD_PTR_UCAST_HI_RD_PTR*/
                { 12,   0,   0 STR_DSCP("UCAST_LO_RD_PTR")}, /*MET_FIFO_RD_PTR_UCAST_LO_RD_PTR*/
};

static fields_t met_fifo_wrr_weight_cnt_reg_field[] = {
                {  6,   0,   8 STR_DSCP("MCAST_HI_WEIGHT_CNT")}, /*MET_FIFO_WRR_WEIGHT_CNT_MCAST_HI_WEIGHT_CNT*/
                {  6,   0,   0 STR_DSCP("MCAST_LO_WEIGHT_CNT")}, /*MET_FIFO_WRR_WEIGHT_CNT_MCAST_LO_WEIGHT_CNT*/
                {  6,   0,  24 STR_DSCP("UCAST_HI_WEIGHT_CNT")}, /*MET_FIFO_WRR_WEIGHT_CNT_UCAST_HI_WEIGHT_CNT*/
                {  6,   0,  16 STR_DSCP("UCAST_LO_WEIGHT_CNT")}, /*MET_FIFO_WRR_WEIGHT_CNT_UCAST_LO_WEIGHT_CNT*/
};

static fields_t met_fifo_pending_mcast_cnt_reg_field[] = {
                {  5,   0,   0 STR_DSCP("PENDING_MCAST_CNT")}, /*MET_FIFO_PENDING_MCAST_CNT_PENDING_MCAST_CNT*/
};

static fields_t met_fifo_update_rcd_error_spot_reg_field[] = {
                {  6,   0,  24 STR_DSCP("ES_BUFFER_COUNT")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_BUFFER_COUNT*/
                { 15,   0,   0 STR_DSCP("ES_HEAD_BUFFER_PTR")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_HEAD_BUFFER_PTR*/
                {  1,   0,  31 STR_DSCP("ES_MCAST_RCD")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_MCAST_RCD*/
                {  1,   1,  31 STR_DSCP("ES_QMGR_FLAG")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_QMGR_FLAG*/
                {  8,   1,   8 STR_DSCP("ES_RCD_RAM_RCD")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_RCD_RAM_RCD*/
                {  8,   0,  16 STR_DSCP("ES_RESOURCE_GROUP_ID")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_RESOURCE_GROUP_ID*/
                {  8,   1,   0 STR_DSCP("ES_UPDATE_RCD")}, /*MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_UPDATE_RCD*/
};

static fields_t met_fifo_en_que_credit_reg_field[] = {
                {  5,   0,   0 STR_DSCP("EN_QUE_CREDIT")}, /*MET_FIFO_EN_QUE_CREDIT_EN_QUE_CREDIT*/
};

static fields_t met_fifo_tb_info_arb_credit_reg_field[] = {
                {  5,   0,   0 STR_DSCP("TB_INFO_ARB_CREDIT")}, /*MET_FIFO_TB_INFO_ARB_CREDIT_TB_INFO_ARB_CREDIT*/
};

static fields_t met_fifoq_mgr_credit_reg_field[] = {
                {  5,   0,   0 STR_DSCP("Q_MGR_CREDIT")}, /*MET_FIFOQ_MGR_CREDIT_Q_MGR_CREDIT*/
};

static fields_t met_fifo_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*MET_FIFO_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t met_fifoq_write_rcd_upd_fifo_thrd_reg_field[] = {
                {  7,   0,   8 STR_DSCP("Q_RCD_UPD_FIFO_HI_THRD")}, /*MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_Q_RCD_UPD_FIFO_HI_THRD*/
                {  7,   0,   0 STR_DSCP("Q_RCD_UPD_FIFO_LOW_THRD")}, /*MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_Q_RCD_UPD_FIFO_LOW_THRD*/
};

static fields_t met_fifo_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MET_FIFO_DRAIN_ENABLE")}, /*MET_FIFO_DRAIN_ENABLE_MET_FIFO_DRAIN_ENABLE*/
};

static fields_t met_fifo_wrr_wt_cfg_reg_field[] = {
                {  6,   0,   0 STR_DSCP("MCAST_WT_CFG")}, /*MET_FIFO_WRR_WT_CFG_MCAST_WT_CFG*/
                {  6,   0,   8 STR_DSCP("UCAST_WT_CFG")}, /*MET_FIFO_WRR_WT_CFG_UCAST_WT_CFG*/
};

static fields_t met_fifo_wrr_wt_reg_field[] = {
                {  6,   0,   0 STR_DSCP("MCAST_WT")}, /*MET_FIFO_WRR_WT_MCAST_WT*/
                {  6,   0,   8 STR_DSCP("UCAST_WT")}, /*MET_FIFO_WRR_WT_UCAST_WT*/
};

static fields_t met_fifo_rd_cur_state_machine_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RD_CUR_STATE_MACHINE")}, /*MET_FIFO_RD_CUR_STATE_MACHINE_RD_CUR_STATE_MACHINE*/
};

static fields_t met_fifo_input_en_que_msg_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_ENQUE_MSG_CNT")}, /*MET_FIFO_INPUT_EN_QUE_MSG_STATS_INPUT_ENQUE_MSG_CNT*/
};

static fields_t met_fifo_output_en_que_msg_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_ENQUE_MSG_CNT")}, /*MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_OUTPUT_ENQUE_MSG_CNT*/
};

static fields_t met_fifo_inputq_write_rcd_update_stats_reg_field[] = {
                {  4,   0,  16 STR_DSCP("INPUTQ_WRITE_RCD_UPDATE_CNT")}, /*MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_INPUTQ_WRITE_RCD_UPDATE_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_BUF_RETRV_RCD_UPDATE_CNT")}, /*MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_INPUT_BUF_RETRV_RCD_UPDATE_CNT*/
};

static fields_t met_fifo_output_free_buf_msg_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_FREE_BUF_MSG_CNT")}, /*MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_OUTPUT_FREE_BUF_MSG_CNT*/
};

static fields_t met_fifo_output_tb_info_req_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_TB_INFO_REQ_CNT")}, /*MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_OUTPUT_TB_INFO_REQ_CNT*/
};

static fields_t met_fifo_input_tb_info_arb_done_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_TB_INFO_ARB_DONE_CNT")}, /*MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_INPUT_TB_INFO_ARB_DONE_CNT*/
};

static fields_t met_fifo_input_tb_info_rd_valid_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_TB_INFO_RD_VALID_CNT")}, /*MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_INPUT_TB_INFO_RD_VALID_CNT*/
};

static fields_t met_fifo_inputq_write_met_fifo_done_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUTQ_WRITE_MET_FIFO_DONE_CNT")}, /*MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_INPUTQ_WRITE_MET_FIFO_DONE_CNT*/
};

static fields_t met_fifo_output_rcd_done_stats_reg_field[] = {
                {  4,   0,  16 STR_DSCP("OUTPUT_RCDQ_WRITE_DONE_CNT")}, /*MET_FIFO_OUTPUT_RCD_DONE_STATS_OUTPUT_RCDQ_WRITE_DONE_CNT*/
                {  4,   0,   0 STR_DSCP("OUTPUT_RCD_BUF_RETRV_DONE_CNT")}, /*MET_FIFO_OUTPUT_RCD_DONE_STATS_OUTPUT_RCD_BUF_RETRV_DONE_CNT*/
};

static fields_t met_fifo_output_enque_discard_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_ENQUE_DISCARD_CNT")}, /*MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_OUTPUT_ENQUE_DISCARD_CNT*/
};

static fields_t met_fifo_output_free_buf_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_FREE_BUF_CNT")}, /*MET_FIFO_OUTPUT_FREE_BUF_CNT_OUTPUT_FREE_BUF_CNT*/
};

static fields_t met_fifo_output_met_fifo_buf_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OUTPUT_MET_FIFO_BUF_CNT")}, /*MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_OUTPUT_MET_FIFO_BUF_CNT*/
};

static fields_t met_fifo_input_upd_buf_cnt_reg_field[] = {
                {  4,   0,  16 STR_DSCP("INPUTQ_MGR_UPD_BUF_CNT")}, /*MET_FIFO_INPUT_UPD_BUF_CNT_INPUTQ_MGR_UPD_BUF_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_BUF_RETRV_UPD_BUF_CNT")}, /*MET_FIFO_INPUT_UPD_BUF_CNT_INPUT_BUF_RETRV_UPD_BUF_CNT*/
};

static fields_t met_fifo_input_buf_store_buf_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("INPUT_BUF_STORE_BUF_CNT")}, /*MET_FIFO_INPUT_BUF_STORE_BUF_CNT_INPUT_BUF_STORE_BUF_CNT*/
};

static fields_t met_fifo_input_ucast_msg_cnt_reg_field[] = {
                {  4,   0,  16 STR_DSCP("INPUT_UCAST_HI_MSG_CNT")}, /*MET_FIFO_INPUT_UCAST_MSG_CNT_INPUT_UCAST_HI_MSG_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_UCAST_LO_MSG_CNT")}, /*MET_FIFO_INPUT_UCAST_MSG_CNT_INPUT_UCAST_LO_MSG_CNT*/
};

static fields_t met_fifo_input_mcast_msg_cnt_reg_field[] = {
                {  4,   0,  16 STR_DSCP("INPUT_MCAST_HI_MSG_CNT")}, /*MET_FIFO_INPUT_MCAST_MSG_CNT_INPUT_MCAST_HI_MSG_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_MCAST_LO_MSG_CNT")}, /*MET_FIFO_INPUT_MCAST_MSG_CNT_INPUT_MCAST_LO_MSG_CNT*/
};

static fields_t met_fifo_output_ucast_msg_cnt_reg_field[] = {
                {  4,   0,  16 STR_DSCP("OUTPUT_UCAST_HI_MSG_CNT")}, /*MET_FIFO_OUTPUT_UCAST_MSG_CNT_OUTPUT_UCAST_HI_MSG_CNT*/
                {  4,   0,   0 STR_DSCP("OUTPUT_UCAST_LO_MSG_CNT")}, /*MET_FIFO_OUTPUT_UCAST_MSG_CNT_OUTPUT_UCAST_LO_MSG_CNT*/
};

static fields_t met_fifo_output_mcast_msg_cnt_reg_field[] = {
                {  4,   0,  16 STR_DSCP("OUTPUT_MCAST_HI_MSG_CNT")}, /*MET_FIFO_OUTPUT_MCAST_MSG_CNT_OUTPUT_MCAST_HI_MSG_CNT*/
                {  4,   0,   0 STR_DSCP("OUTPUT_MCAST_LO_MSG_CNT")}, /*MET_FIFO_OUTPUT_MCAST_MSG_CNT_OUTPUT_MCAST_LO_MSG_CNT*/
};

static fields_t met_fifo_ecc_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_ECC_CHECK_EN")}, /*MET_FIFO_ECC_CTL_CFG_ECC_CHECK_EN*/
                {  1,   0,   4 STR_DSCP("CFG_ECC_CORRECT_EN")}, /*MET_FIFO_ECC_CTL_CFG_ECC_CORRECT_EN*/
                {  1,   0,   8 STR_DSCP("CFG_REPORT_SINGLE_BIT_ERROR")}, /*MET_FIFO_ECC_CTL_CFG_REPORT_SINGLE_BIT_ERROR*/
};

static fields_t met_fifo_ecc_error_stats_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_ECC_MULTIPLE_BIT_COUNT")}, /*MET_FIFO_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT*/
                {  8,   0,   8 STR_DSCP("CFG_ECC_SINGLE_BIT_COUNT")}, /*MET_FIFO_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT*/
};

static fields_t met_fifo_met_entry_ecc_discard_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("MET_ENTRY_ECC_ERR_DISCARD_CNT")}, /*MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_MET_ENTRY_ECC_ERR_DISCARD_CNT*/
};

static fields_t met_fifo_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_APS_BRIDGE_MCAST_PARITY_FAIL")}, /*MET_FIFO_PARITY_FAIL_RECORD_DS_APS_BRIDGE_MCAST_PARITY_FAIL*/
                { 11,   0,   0 STR_DSCP("DS_APS_BRIDGE_MCAST_PARITY_FAIL_ADDR")}, /*MET_FIFO_PARITY_FAIL_RECORD_DS_APS_BRIDGE_MCAST_PARITY_FAIL_ADDR*/
                {  1,   2,  16 STR_DSCP("DS_LINK_AGG_BITMAP_PARITY_FAIL")}, /*MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BITMAP_PARITY_FAIL*/
                {  7,   2,   0 STR_DSCP("DS_LINK_AGG_BITMAP_PARITY_FAIL_ADDR")}, /*MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BITMAP_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("DS_LINK_AGG_BLOCK_MASK_PARITY_FAIL")}, /*MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BLOCK_MASK_PARITY_FAIL*/
                {  6,   1,   0 STR_DSCP("DS_LINK_AGG_BLOCK_MASK_PARITY_FAIL_ADDR")}, /*MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BLOCK_MASK_PARITY_FAIL_ADDR*/
};

static fields_t met_fifo_interrupt_reg_field[] = {
                { 32,   1,   0 STR_DSCP("MASK_RESET_FATAL0")}, /*MET_FIFO_INTERRUPT_MASK_RESET_FATAL0*/
                {  4,   5,   0 STR_DSCP("MASK_RESET_FATAL1")}, /*MET_FIFO_INTERRUPT_MASK_RESET_FATAL1*/
                { 32,   0,   0 STR_DSCP("MASK_SET_FATAL0")}, /*MET_FIFO_INTERRUPT_MASK_SET_FATAL0*/
                {  4,   4,   0 STR_DSCP("MASK_SET_FATAL1")}, /*MET_FIFO_INTERRUPT_MASK_SET_FATAL1*/
                { 32,   3,   0 STR_DSCP("VALUE_RESET_FATAL0")}, /*MET_FIFO_INTERRUPT_VALUE_RESET_FATAL0*/
                {  4,   7,   0 STR_DSCP("VALUE_RESET_FATAL1")}, /*MET_FIFO_INTERRUPT_VALUE_RESET_FATAL1*/
                { 32,   2,   0 STR_DSCP("VALUE_SET_FATAL0")}, /*MET_FIFO_INTERRUPT_VALUE_SET_FATAL0*/
                {  4,   6,   0 STR_DSCP("VALUE_SET_FATAL1")}, /*MET_FIFO_INTERRUPT_VALUE_SET_FATAL1*/
};

static fields_t net_rx_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*NET_RX_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t net_rx_ctl_reg_field[] = {
                { 20,   0,   0 STR_DSCP("FILL_ENABLE_HI")}, /*NET_RX_CTL_FILL_ENABLE_HI*/
                { 32,   1,   0 STR_DSCP("FILL_ENABLE_LO")}, /*NET_RX_CTL_FILL_ENABLE_LO*/
                {  1,   0,  24 STR_DSCP("OVER_LEN_ERROR_CHK_ENABLE")}, /*NET_RX_CTL_OVER_LEN_ERROR_CHK_ENABLE*/
                {  1,   0,  25 STR_DSCP("UNDER_LEN_ERROR_CHK_ENABLE")}, /*NET_RX_CTL_UNDER_LEN_ERROR_CHK_ENABLE*/
};

static fields_t net_rx_free_list_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("FREE_LIST_INIT")}, /*NET_RX_FREE_LIST_INIT_FREE_LIST_INIT*/
                {  1,   1,   0 STR_DSCP("FREE_LIST_INIT_DONE")}, /*NET_RX_FREE_LIST_INIT_FREE_LIST_INIT_DONE*/
};

static fields_t net_rx_free_list_ctl_reg_field[] = {
                {  9,   2,   0 STR_DSCP("FREE_LIST_BUF_CNT")}, /*NET_RX_FREE_LIST_CTL_FREE_LIST_BUF_CNT*/
                {  9,   0,   0 STR_DSCP("FREE_LIST_HEAD_PTR")}, /*NET_RX_FREE_LIST_CTL_FREE_LIST_HEAD_PTR*/
                {  9,   1,   0 STR_DSCP("FREE_LIST_TAIL_PTR")}, /*NET_RX_FREE_LIST_CTL_FREE_LIST_TAIL_PTR*/
};

static fields_t net_rx_max_pkt_size_reg_field[] = {
                { 14,   0,   0 STR_DSCP("MAX_PKT_SIZE0")}, /*NET_RX_MAX_PKT_SIZE_MAX_PKT_SIZE0*/
                { 14,   0,  16 STR_DSCP("MAX_PKT_SIZE1")}, /*NET_RX_MAX_PKT_SIZE_MAX_PKT_SIZE1*/
};

static fields_t net_rx_min_pkt_size_reg_field[] = {
                { 14,   0,   0 STR_DSCP("MIN_PKT_SIZE0")}, /*NET_RX_MIN_PKT_SIZE_MIN_PKT_SIZE0*/
                { 14,   0,  16 STR_DSCP("MIN_PKT_SIZE1")}, /*NET_RX_MIN_PKT_SIZE_MIN_PKT_SIZE1*/
};

static fields_t net_rx_max_pkt_size_select_reg_field[] = {
                { 20,   0,   0 STR_DSCP("MAX_PKT_SIZE_SELECT_HI")}, /*NET_RX_MAX_PKT_SIZE_SELECT_MAX_PKT_SIZE_SELECT_HI*/
                { 32,   1,   0 STR_DSCP("MAX_PKT_SIZE_SELECT_LO")}, /*NET_RX_MAX_PKT_SIZE_SELECT_MAX_PKT_SIZE_SELECT_LO*/
};

static fields_t net_rx_min_pkt_size_select_reg_field[] = {
                { 20,   0,   0 STR_DSCP("MIN_PKT_SIZE_SELECT_HI")}, /*NET_RX_MIN_PKT_SIZE_SELECT_MIN_PKT_SIZE_SELECT_HI*/
                { 32,   1,   0 STR_DSCP("MIN_PKT_SIZE_SELECT_LO")}, /*NET_RX_MIN_PKT_SIZE_SELECT_MIN_PKT_SIZE_SELECT_LO*/
};

static fields_t net_rx_channel_drop_threshold_reg_field[] = {
                {  9,   0,   0 STR_DSCP("CHANNEL_DROP_THRESHOLD0")}, /*NET_RX_CHANNEL_DROP_THRESHOLD_CHANNEL_DROP_THRESHOLD0*/
                {  9,   0,  16 STR_DSCP("CHANNEL_DROP_THRESHOLD1")}, /*NET_RX_CHANNEL_DROP_THRESHOLD_CHANNEL_DROP_THRESHOLD1*/
};

static fields_t net_rx_channel_drop_threshold_select_reg_field[] = {
                {  9,   0,   0 STR_DSCP("CHANNEL_DROP_THRESHOLD0")}, /*NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_CHANNEL_DROP_THRESHOLD0*/
                {  9,   0,  16 STR_DSCP("CHANNEL_DROP_THRESHOLD1")}, /*NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_CHANNEL_DROP_THRESHOLD1*/
};

static fields_t net_rx_channel_buffer_count_reg_field[] = {
                {  9,   0,   0 STR_DSCP("CHANNEL_BUFFER_COUNT0")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT0*/
                {  9,   1,   0 STR_DSCP("CHANNEL_BUFFER_COUNT1")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT1*/
                {  9,   2,   0 STR_DSCP("CHANNEL_BUFFER_COUNT2")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT2*/
                {  9,   3,   0 STR_DSCP("CHANNEL_BUFFER_COUNT3")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT3*/
                {  9,   4,   0 STR_DSCP("CHANNEL_BUFFER_COUNT4")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT4*/
                {  9,   5,   0 STR_DSCP("CHANNEL_BUFFER_COUNT5")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT5*/
                {  9,   6,   0 STR_DSCP("CHANNEL_BUFFER_COUNT6")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT6*/
                {  9,   7,   0 STR_DSCP("CHANNEL_BUFFER_COUNT7")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT7*/
                {  9,   8,   0 STR_DSCP("CHANNEL_BUFFER_COUNT8")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT8*/
                {  9,   9,   0 STR_DSCP("CHANNEL_BUFFER_COUNT9")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT9*/
                {  9,  10,   0 STR_DSCP("CHANNEL_BUFFER_COUNT10")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT10*/
                {  9,  11,   0 STR_DSCP("CHANNEL_BUFFER_COUNT11")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT11*/
                {  9,  12,   0 STR_DSCP("CHANNEL_BUFFER_COUNT12")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT12*/
                {  9,  13,   0 STR_DSCP("CHANNEL_BUFFER_COUNT13")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT13*/
                {  9,  14,   0 STR_DSCP("CHANNEL_BUFFER_COUNT14")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT14*/
                {  9,  15,   0 STR_DSCP("CHANNEL_BUFFER_COUNT15")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT15*/
                {  9,  16,   0 STR_DSCP("CHANNEL_BUFFER_COUNT16")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT16*/
                {  9,  17,   0 STR_DSCP("CHANNEL_BUFFER_COUNT17")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT17*/
                {  9,  18,   0 STR_DSCP("CHANNEL_BUFFER_COUNT18")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT18*/
                {  9,  19,   0 STR_DSCP("CHANNEL_BUFFER_COUNT19")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT19*/
                {  9,  20,   0 STR_DSCP("CHANNEL_BUFFER_COUNT20")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT20*/
                {  9,  21,   0 STR_DSCP("CHANNEL_BUFFER_COUNT21")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT21*/
                {  9,  22,   0 STR_DSCP("CHANNEL_BUFFER_COUNT22")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT22*/
                {  9,  23,   0 STR_DSCP("CHANNEL_BUFFER_COUNT23")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT23*/
                {  9,  24,   0 STR_DSCP("CHANNEL_BUFFER_COUNT24")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT24*/
                {  9,  25,   0 STR_DSCP("CHANNEL_BUFFER_COUNT25")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT25*/
                {  9,  26,   0 STR_DSCP("CHANNEL_BUFFER_COUNT26")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT26*/
                {  9,  27,   0 STR_DSCP("CHANNEL_BUFFER_COUNT27")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT27*/
                {  9,  28,   0 STR_DSCP("CHANNEL_BUFFER_COUNT28")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT28*/
                {  9,  29,   0 STR_DSCP("CHANNEL_BUFFER_COUNT29")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT29*/
                {  9,  30,   0 STR_DSCP("CHANNEL_BUFFER_COUNT30")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT30*/
                {  9,  31,   0 STR_DSCP("CHANNEL_BUFFER_COUNT31")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT31*/
                {  9,  32,   0 STR_DSCP("CHANNEL_BUFFER_COUNT32")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT32*/
                {  9,  33,   0 STR_DSCP("CHANNEL_BUFFER_COUNT33")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT33*/
                {  9,  34,   0 STR_DSCP("CHANNEL_BUFFER_COUNT34")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT34*/
                {  9,  35,   0 STR_DSCP("CHANNEL_BUFFER_COUNT35")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT35*/
                {  9,  36,   0 STR_DSCP("CHANNEL_BUFFER_COUNT36")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT36*/
                {  9,  37,   0 STR_DSCP("CHANNEL_BUFFER_COUNT37")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT37*/
                {  9,  38,   0 STR_DSCP("CHANNEL_BUFFER_COUNT38")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT38*/
                {  9,  39,   0 STR_DSCP("CHANNEL_BUFFER_COUNT39")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT39*/
                {  9,  40,   0 STR_DSCP("CHANNEL_BUFFER_COUNT40")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT40*/
                {  9,  41,   0 STR_DSCP("CHANNEL_BUFFER_COUNT41")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT41*/
                {  9,  42,   0 STR_DSCP("CHANNEL_BUFFER_COUNT42")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT42*/
                {  9,  43,   0 STR_DSCP("CHANNEL_BUFFER_COUNT43")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT43*/
                {  9,  44,   0 STR_DSCP("CHANNEL_BUFFER_COUNT44")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT44*/
                {  9,  45,   0 STR_DSCP("CHANNEL_BUFFER_COUNT45")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT45*/
                {  9,  46,   0 STR_DSCP("CHANNEL_BUFFER_COUNT46")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT46*/
                {  9,  47,   0 STR_DSCP("CHANNEL_BUFFER_COUNT47")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT47*/
                {  9,  48,   0 STR_DSCP("CHANNEL_BUFFER_COUNT48")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT48*/
                {  9,  49,   0 STR_DSCP("CHANNEL_BUFFER_COUNT49")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT49*/
                {  9,  50,   0 STR_DSCP("CHANNEL_BUFFER_COUNT50")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT50*/
                {  9,  51,   0 STR_DSCP("CHANNEL_BUFFER_COUNT51")}, /*NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT51*/
};

static fields_t net_rx_debug_stats_reg_field[] = {
                {  4,   7,   0 STR_DSCP("CHANNEL_STAT_DATA_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("CHANNEL_STAT_IN_EOP_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("CHANNEL_STAT_IN_PKT_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_PKT_CNT*/
                {  4,   4,   0 STR_DSCP("CHANNEL_STAT_IN_PKT_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_PKT_ERROR_CNT*/
                {  4,   3,   0 STR_DSCP("CHANNEL_STAT_IN_PKT_GOOD_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_PKT_GOOD_CNT*/
                {  4,   0,   0 STR_DSCP("CHANNEL_STAT_IN_SOP_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_SOP_CNT*/
                {  4,  10,   0 STR_DSCP("CHANNEL_STAT_NO_EOP_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_NO_EOP_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("CHANNEL_STAT_NO_SOP_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_NO_SOP_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("CHANNEL_STAT_OUT_EOP_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_EOP_CNT*/
                {  4,  13,   0 STR_DSCP("CHANNEL_STAT_OUT_PKT_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_PKT_CNT*/
                {  4,  14,   0 STR_DSCP("CHANNEL_STAT_OUT_PKT_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_PKT_ERROR_CNT*/
                {  4,  11,   0 STR_DSCP("CHANNEL_STAT_OUT_SOP_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_SOP_CNT*/
                {  4,   6,   0 STR_DSCP("CHANNEL_STAT_OVERLEN_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_OVERLEN_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("CHANNEL_STAT_PKT_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_PKT_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("CHANNEL_STAT_UNDERLEN_ERROR_CNT")}, /*NET_RX_DEBUG_STATS_CHANNEL_STAT_UNDERLEN_ERROR_CNT*/
                {  8,  15,   0 STR_DSCP("STAT_CUR_PKT_CNT")}, /*NET_RX_DEBUG_STATS_STAT_CUR_PKT_CNT*/
};

static fields_t net_rx_channel_stat_select_reg_field[] = {
                { 20,   0,   0 STR_DSCP("STATS_SEL_HI")}, /*NET_RX_CHANNEL_STAT_SELECT_STATS_SEL_HI*/
                { 32,   1,   0 STR_DSCP("STATS_SEL_LO")}, /*NET_RX_CHANNEL_STAT_SELECT_STATS_SEL_LO*/
};

static fields_t net_rx_channel_info_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CHANNEL_INFO_INIT")}, /*NET_RX_CHANNEL_INFO_CTL_CHANNEL_INFO_INIT*/
                {  1,   1,   0 STR_DSCP("CHANNEL_INFO_INIT_DONE")}, /*NET_RX_CHANNEL_INFO_CTL_CHANNEL_INFO_INIT_DONE*/
};

static fields_t net_rx_buffer_size_reg_field[] = {
                {  9,   0,   0 STR_DSCP("NET_RX_BUFFER_SIZE")}, /*NET_RX_BUFFER_SIZE_NET_RX_BUFFER_SIZE*/
};

static fields_t net_rx_buffer_count_reg_field[] = {
                {  9,   0,   0 STR_DSCP("NET_RX_BUFFER_COUNT")}, /*NET_RX_BUFFER_COUNT_NET_RX_BUFFER_COUNT*/
};

static fields_t net_rx_buffer_almost_full_threshold_reg_field[] = {
                {  9,   0,  16 STR_DSCP("NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_HIGH")}, /*NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_HIGH*/
                {  9,   0,   0 STR_DSCP("NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_LOW")}, /*NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_LOW*/
};

static fields_t net_rx_buffer_full_threshold_reg_field[] = {
                {  9,   0,  16 STR_DSCP("NET_RX_BUFFER_FULL_THRESHOLD_HIGH")}, /*NET_RX_BUFFER_FULL_THRESHOLD_NET_RX_BUFFER_FULL_THRESHOLD_HIGH*/
                {  9,   0,   0 STR_DSCP("NET_RX_BUFFER_FULL_THRESHOLD_LOW")}, /*NET_RX_BUFFER_FULL_THRESHOLD_NET_RX_BUFFER_FULL_THRESHOLD_LOW*/
};

static fields_t net_rx_interrupt_reg_field[] = {
                {  9,   1,   0 STR_DSCP("MASK_RESET_FATAL")}, /*NET_RX_INTERRUPT_MASK_RESET_FATAL*/
                {  9,   0,   0 STR_DSCP("MASK_SET_FATAL")}, /*NET_RX_INTERRUPT_MASK_SET_FATAL*/
                {  9,   3,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*NET_RX_INTERRUPT_VALUE_RESET_FATAL*/
                {  9,   2,   0 STR_DSCP("VALUE_SET_FATAL")}, /*NET_RX_INTERRUPT_VALUE_SET_FATAL*/
};

static fields_t net_rx_bpdu_ctl_reg_field[] = {
                { 20,   1,   0 STR_DSCP("BPDU_CHECK_ENABLE_HI")}, /*NET_RX_BPDU_CTL_BPDU_CHECK_ENABLE_HI*/
                { 32,   0,   0 STR_DSCP("BPDU_CHECK_ENABLE_LO")}, /*NET_RX_BPDU_CTL_BPDU_CHECK_ENABLE_LO*/
};

static fields_t net_rx_fair_drop_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("NET_RX_FAIR_DROP_ENABLE")}, /*NET_RX_FAIR_DROP_CTL_NET_RX_FAIR_DROP_ENABLE*/
};

static fields_t net_rx_state_reg_field[] = {
                {  5,   0,   0 STR_DSCP("RD_CTL_FSM_PS")}, /*NET_RX_STATE_RD_CTL_FSM_PS*/
};

static fields_t net_rx_reserved_mac_da_ctl_reg_field[] = {
                { 16,   2,   0 STR_DSCP("RESERVED_MAC_DA_MASK0")}, /*NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_MASK0*/
                { 32,   3,   0 STR_DSCP("RESERVED_MAC_DA_MASK1")}, /*NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_MASK1*/
                { 16,   0,   0 STR_DSCP("RESERVED_MAC_DA_VALUE0")}, /*NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_VALUE0*/
                { 32,   1,   0 STR_DSCP("RESERVED_MAC_DA_VALUE1")}, /*NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_VALUE1*/
};

static fields_t net_rx_bpdu_stats_reg_field[] = {
                { 16,   1,   0 STR_DSCP("BPDU_PKT_DROP_CNT")}, /*NET_RX_BPDU_STATS_BPDU_PKT_DROP_CNT*/
                { 16,   0,   0 STR_DSCP("BPDU_PKT_IN_CNT")}, /*NET_RX_BPDU_STATS_BPDU_PKT_IN_CNT*/
};

static fields_t net_rx_pre_fetch_fifo_depth_reg_field[] = {
                {  3,   0,   0 STR_DSCP("FREE_BUF_FIFO_DEPTH")}, /*NET_RX_PRE_FETCH_FIFO_DEPTH_FREE_BUF_FIFO_DEPTH*/
};

static fields_t net_rx_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("PKT_BUF_PARITY_FAIL")}, /*NET_RX_PARITY_FAIL_RECORD_PKT_BUF_PARITY_FAIL*/
                {  9,   0,   0 STR_DSCP("PKT_BUF_PARITY_FAIL_ADDR")}, /*NET_RX_PARITY_FAIL_RECORD_PKT_BUF_PARITY_FAIL_ADDR*/
};

static fields_t net_tx_interrupt_reg_field[] = {
                {  5,   3,   0 STR_DSCP("MASK_RESET")}, /*NET_TX_INTERRUPT_MASK_RESET*/
                {  5,   2,   0 STR_DSCP("MASK_SET")}, /*NET_TX_INTERRUPT_MASK_SET*/
                {  5,   1,   0 STR_DSCP("VALUE_RESET")}, /*NET_TX_INTERRUPT_VALUE_RESET*/
                {  5,   0,   0 STR_DSCP("VALUE_SET")}, /*NET_TX_INTERRUPT_VALUE_SET*/
};

static fields_t net_tx_channel_en_reg_field[] = {
                { 32,   1,   0 STR_DSCP("CH_EN_CH31_TO0")}, /*NET_TX_CHANNEL_EN_CH_EN_CH31_TO0*/
                { 20,   0,   0 STR_DSCP("CH_EN_CH51_TO32")}, /*NET_TX_CHANNEL_EN_CH_EN_CH51_TO32*/
                {  1,   0,  20 STR_DSCP("E_LOOP_CH_EN")}, /*NET_TX_CHANNEL_EN_E_LOOP_CH_EN*/
};

static fields_t net_tx_channel_tx_en_reg_field[] = {
                { 32,   1,   0 STR_DSCP("CH_TX_EN_CH31_TO0")}, /*NET_TX_CHANNEL_TX_EN_CH_TX_EN_CH31_TO0*/
                { 20,   0,   0 STR_DSCP("CH_TX_EN_CH51_TO32")}, /*NET_TX_CHANNEL_TX_EN_CH_TX_EN_CH51_TO32*/
                {  1,   0,  20 STR_DSCP("E_LOOP_CH_TX_EN")}, /*NET_TX_CHANNEL_TX_EN_E_LOOP_CH_TX_EN*/
};

static fields_t net_tx_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("NET_TX_INIT")}, /*NET_TX_INIT_NET_TX_INIT*/
};

static fields_t net_tx_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("NET_TX_INIT")}, /*NET_TX_INIT_DONE_NET_TX_INIT*/
};

static fields_t net_tx_pkt_mem_segment_reg_field[] = {
                {  3,   0,   0 STR_DSCP("PKT_MEM_SEGMENT")}, /*NET_TX_PKT_MEM_SEGMENT_PKT_MEM_SEGMENT*/
};

static fields_t net_tx_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*NET_TX_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t net_tx_stat_sel_reg_field[] = {
                {  1,   0,  20 STR_DSCP("STAT_SELE_LOOP")}, /*NET_TX_STAT_SEL_STAT_SELE_LOOP*/
                { 32,   1,   0 STR_DSCP("STAT_SEL_CH31_TO0")}, /*NET_TX_STAT_SEL_STAT_SEL_CH31_TO0*/
                { 20,   0,   0 STR_DSCP("STAT_SEL_CH51_TO32")}, /*NET_TX_STAT_SEL_STAT_SEL_CH51_TO32*/
};

static fields_t net_tx_cfg_max_chan_id_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_CHAN_ID_CFG")}, /*NET_TX_CFG_MAX_CHAN_ID_MAX_CHAN_ID_CFG*/
};

static fields_t net_tx_xgmac_alternative_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC0_EN")}, /*NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC0_EN*/
                {  1,   0,   1 STR_DSCP("XGMAC1_EN")}, /*NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC1_EN*/
                {  1,   0,   2 STR_DSCP("XGMAC2_EN")}, /*NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC2_EN*/
                {  1,   0,   3 STR_DSCP("XGMAC3_EN")}, /*NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC3_EN*/
};

static fields_t net_txe_loop_stall_record_reg_field[] = {
                {  1,   0,   0 STR_DSCP("E_LOOP_STALL_RECORD")}, /*NET_TXE_LOOP_STALL_RECORD_E_LOOP_STALL_RECORD*/
                {  1,   0,   4 STR_DSCP("E_LOOP_STALL_RECORD_SNAP")}, /*NET_TXE_LOOP_STALL_RECORD_E_LOOP_STALL_RECORD_SNAP*/
};

static fields_t net_tx_epe_stall_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("NET_TX_EPE_STALL_EN")}, /*NET_TX_EPE_STALL_EN_NET_TX_EPE_STALL_EN*/
};

static fields_t net_tx_stall_thrd_reg_field[] = {
                {  4,   0,   0 STR_DSCP("NET_TX_STALL_THRD")}, /*NET_TX_STALL_THRD_NET_TX_STALL_THRD*/
};

static fields_t net_tx_stall_record_reg_field[] = {
                {  1,   0,   0 STR_DSCP("NET_TX_STALL_RECORD")}, /*NET_TX_STALL_RECORD_NET_TX_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("NET_TX_STALL_SNAP_EN")}, /*NET_TX_STALL_RECORD_NET_TX_STALL_SNAP_EN*/
};

static fields_t net_tx_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("PKT_MEM_PARITY_FAIL")}, /*NET_TX_PARITY_FAIL_RECORD_PKT_MEM_PARITY_FAIL*/
                { 11,   0,   0 STR_DSCP("PKT_MEM_PARITY_FAIL_ADDR")}, /*NET_TX_PARITY_FAIL_RECORD_PKT_MEM_PARITY_FAIL_ADDR*/
};

static fields_t net_tx_pkt_auto_gen_config_reg_field[] = {
                {  6,   0,   0 STR_DSCP("PKT_AUTO_GEN_CH_ID")}, /*NET_TX_PKT_AUTO_GEN_CONFIG_PKT_AUTO_GEN_CH_ID*/
                {  1,   0,  31 STR_DSCP("PKT_AUTO_GEN_EN")}, /*NET_TX_PKT_AUTO_GEN_CONFIG_PKT_AUTO_GEN_EN*/
};

static fields_t net_tx_pkt_auto_gen_burst_cnt_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PKT_AUTO_GEN_BURST_CNT")}, /*NET_TX_PKT_AUTO_GEN_BURST_CNT_PKT_AUTO_GEN_BURST_CNT*/
};

static fields_t net_tx_pkt_auto_gen_data_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PKT_AUTO_GEN_DATA0")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA0*/
                { 32,   1,   0 STR_DSCP("PKT_AUTO_GEN_DATA1")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA1*/
                { 32,   2,   0 STR_DSCP("PKT_AUTO_GEN_DATA2")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA2*/
                { 32,   3,   0 STR_DSCP("PKT_AUTO_GEN_DATA3")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA3*/
                { 32,   4,   0 STR_DSCP("PKT_AUTO_GEN_DATA4")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA4*/
                { 32,   5,   0 STR_DSCP("PKT_AUTO_GEN_DATA5")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA5*/
                { 32,   6,   0 STR_DSCP("PKT_AUTO_GEN_DATA6")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA6*/
                { 32,   7,   0 STR_DSCP("PKT_AUTO_GEN_DATA7")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA7*/
                { 32,   8,   0 STR_DSCP("PKT_AUTO_GEN_DATA8")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA8*/
                { 32,   9,   0 STR_DSCP("PKT_AUTO_GEN_DATA9")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA9*/
                { 32,  10,   0 STR_DSCP("PKT_AUTO_GEN_DATA10")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA10*/
                { 32,  11,   0 STR_DSCP("PKT_AUTO_GEN_DATA11")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA11*/
                { 32,  12,   0 STR_DSCP("PKT_AUTO_GEN_DATA12")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA12*/
                { 32,  13,   0 STR_DSCP("PKT_AUTO_GEN_DATA13")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA13*/
                { 32,  14,   0 STR_DSCP("PKT_AUTO_GEN_DATA14")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA14*/
                { 32,  15,   0 STR_DSCP("PKT_AUTO_GEN_DATA15")}, /*NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA15*/
};

static fields_t net_tx_cal_ctl_reg_field[] = {
                {  8,   0,   8 STR_DSCP("WALKER_END")}, /*NET_TX_CAL_CTL_WALKER_END*/
                {  1,   0,  31 STR_DSCP("WALKER_STOP")}, /*NET_TX_CAL_CTL_WALKER_STOP*/
                {  8,   0,   0 STR_DSCP("WALKER_STOP_IDX")}, /*NET_TX_CAL_CTL_WALKER_STOP_IDX*/
};

static fields_t net_tx_fr_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("FR_EPE_DATA_ERROR_CNT")}, /*NET_TX_FR_STATS_FR_EPE_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("FR_EPE_EOP_CNT")}, /*NET_TX_FR_STATS_FR_EPE_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("FR_EPE_PKT_ERROR_CNT")}, /*NET_TX_FR_STATS_FR_EPE_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("FR_EPE_SOP_CNT")}, /*NET_TX_FR_STATS_FR_EPE_SOP_CNT*/
};

static fields_t net_tx_fr_epe_data_unit_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FR_EPE_DATA_UNIT_CNT")}, /*NET_TX_FR_EPE_DATA_UNIT_STATS_FR_EPE_DATA_UNIT_CNT*/
};

static fields_t net_tx_drop_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("CH_ID_ERROR_DROP_CNT")}, /*NET_TX_DROP_STATS_CH_ID_ERROR_DROP_CNT*/
                {  4,   0,   0 STR_DSCP("NO_BUF_DROP_CNT")}, /*NET_TX_DROP_STATS_NO_BUF_DROP_CNT*/
                {  4,   3,   0 STR_DSCP("NO_EOP_DROP_CNT")}, /*NET_TX_DROP_STATS_NO_EOP_DROP_CNT*/
                {  4,   2,   0 STR_DSCP("NO_SOP_DROP_CNT")}, /*NET_TX_DROP_STATS_NO_SOP_DROP_CNT*/
};

static fields_t net_tx_pkt_mem_access_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("RD_PKT_MEM_CNT")}, /*NET_TX_PKT_MEM_ACCESS_STATS_RD_PKT_MEM_CNT*/
                {  4,   0,   0 STR_DSCP("WR_PKT_MEM_CNT")}, /*NET_TX_PKT_MEM_ACCESS_STATS_WR_PKT_MEM_CNT*/
};

static fields_t net_tx_to_net_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("TO_NET_DATA_ERROR_CNT")}, /*NET_TX_TO_NET_STATS_TO_NET_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("TO_NET_EOP_CNT")}, /*NET_TX_TO_NET_STATS_TO_NET_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("TO_NET_PKT_ERROR_CNT")}, /*NET_TX_TO_NET_STATS_TO_NET_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("TO_NET_SOP_CNT")}, /*NET_TX_TO_NET_STATS_TO_NET_SOP_CNT*/
};

static fields_t net_tx_to_net_data_unit_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TO_NET_DATA_UNIT_CNT")}, /*NET_TX_TO_NET_DATA_UNIT_STATS_TO_NET_DATA_UNIT_CNT*/
};

static fields_t net_tx_toe_loop_stats_reg_field[] = {
                {  4,   2,   0 STR_DSCP("TOE_LOOP_DATA_ERROR_CNT")}, /*NET_TX_TOE_LOOP_STATS_TOE_LOOP_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("TOE_LOOP_EOP_CNT")}, /*NET_TX_TOE_LOOP_STATS_TOE_LOOP_EOP_CNT*/
                {  4,   3,   0 STR_DSCP("TOE_LOOP_PKT_ERROR_CNT")}, /*NET_TX_TOE_LOOP_STATS_TOE_LOOP_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("TOE_LOOP_SOP_CNT")}, /*NET_TX_TOE_LOOP_STATS_TOE_LOOP_SOP_CNT*/
};

static fields_t net_tx_silent_drop_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("SILENT_DROP_CNT")}, /*NET_TX_SILENT_DROP_STATS_SILENT_DROP_CNT*/
};

static fields_t net_tx_log_pkt_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("LOG_PKT_CNT")}, /*NET_TX_LOG_PKT_STATS_LOG_PKT_CNT*/
};

static fields_t net_tx_credit_return_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CREDIT_RETURN_CNT")}, /*NET_TX_CREDIT_RETURN_STATS_CREDIT_RETURN_CNT*/
};

static fields_t oam_hdr_edit_ctl_reg_field[] = {
                { 20,   1,   0 STR_DSCP("BYPASS_NEXT_HOP_PTR")}, /*OAM_HDR_EDIT_CTL_BYPASS_NEXT_HOP_PTR*/
                {  1,   1,  27 STR_DSCP("CCM_WITH_LM_TO_CPU")}, /*OAM_HDR_EDIT_CTL_CCM_WITH_LM_TO_CPU*/
                { 32,   0,   0 STR_DSCP("CPU_EXCEPTION_EN")}, /*OAM_HDR_EDIT_CTL_CPU_EXCEPTION_EN*/
                {  1,   1,  20 STR_DSCP("LBR_SA_TYPE")}, /*OAM_HDR_EDIT_CTL_LBR_SA_TYPE*/
                {  1,   1,  21 STR_DSCP("LBR_SA_USING_LBM_DA")}, /*OAM_HDR_EDIT_CTL_LBR_SA_USING_LBM_DA*/
                {  5,   1,  22 STR_DSCP("LOCAL_CHIP_ID")}, /*OAM_HDR_EDIT_CTL_LOCAL_CHIP_ID*/
                { 20,   2,   0 STR_DSCP("RELAY_ALL_TO_CPU_NEXT_HOP_PTR")}, /*OAM_HDR_EDIT_CTL_RELAY_ALL_TO_CPU_NEXT_HOP_PTR*/
};

static fields_t oam_hdr_edit_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("HDR_EDIT_DRAIN_ENABLE")}, /*OAM_HDR_EDIT_DRAIN_ENABLE_HDR_EDIT_DRAIN_ENABLE*/
};

static fields_t oam_hdr_edit_misc_cfig_reg_field[] = {
                {  4,   0,   0 STR_DSCP("HDR_EDIT_FWD_CREDIT_VALUE")}, /*OAM_HDR_EDIT_MISC_CFIG_HDR_EDIT_FWD_CREDIT_VALUE*/
};

static fields_t oam_hdr_edit_debug_stats_reg_field[] = {
                { 24,   3,   8 STR_DSCP("HDR_EDIT_DISCARD_EOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_DISCARD_EOP_CNT*/
                {  4,   3,   0 STR_DSCP("HDR_EDIT_DISCARD_SOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_DISCARD_SOP_CNT*/
                { 24,   0,   8 STR_DSCP("HDR_EDIT_IN_EOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_IN_EOP_CNT*/
                {  4,   0,   0 STR_DSCP("HDR_EDIT_IN_SOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_IN_SOP_CNT*/
                { 24,   2,   8 STR_DSCP("HDR_EDIT_OUT_TO_BSR_EOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_BSR_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("HDR_EDIT_OUT_TO_BSR_SOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_BSR_SOP_CNT*/
                { 24,   1,   8 STR_DSCP("HDR_EDIT_OUT_TO_CPU_EOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_CPU_EOP_CNT*/
                {  4,   1,   0 STR_DSCP("HDR_EDIT_OUT_TO_CPU_SOP_CNT")}, /*OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_CPU_SOP_CNT*/
};

static fields_t oam_fwd_ctl_reg_field[] = {
                {  8,   0,   8 STR_DSCP("CPU_CHANNEL_ID")}, /*OAM_FWD_CTL_CPU_CHANNEL_ID*/
                {  8,   0,   0 STR_DSCP("OAM_CHANNEL_ID")}, /*OAM_FWD_CTL_OAM_CHANNEL_ID*/
};

static fields_t oam_fwd_misc_cfg_reg_field[] = {
                {  4,   0,   0 STR_DSCP("OAM_BUF_STORE_CREDIT_VALUE")}, /*OAM_FWD_MISC_CFG_OAM_BUF_STORE_CREDIT_VALUE*/
};

static fields_t oam_fwd_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("FWD_DRAIN_ENABLE")}, /*OAM_FWD_DRAIN_ENABLE_FWD_DRAIN_ENABLE*/
};

static fields_t oam_fwd_bs_wrr_weight_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RX_PKT_WEIGHT")}, /*OAM_FWD_BS_WRR_WEIGHT_RX_PKT_WEIGHT*/
                {  4,   0,   8 STR_DSCP("TX_PKT_WEIGHT")}, /*OAM_FWD_BS_WRR_WEIGHT_TX_PKT_WEIGHT*/
};

static fields_t oam_fwd_cpu_wrr_weight_reg_field[] = {
                {  8,   0,   8 STR_DSCP("APS_PKT_WEIGHT")}, /*OAM_FWD_CPU_WRR_WEIGHT_APS_PKT_WEIGHT*/
                {  8,   0,  16 STR_DSCP("CPU_PKT_WEIGHT")}, /*OAM_FWD_CPU_WRR_WEIGHT_CPU_PKT_WEIGHT*/
                {  8,   0,   0 STR_DSCP("OAM_PKT_WEIGHT")}, /*OAM_FWD_CPU_WRR_WEIGHT_OAM_PKT_WEIGHT*/
};

static fields_t oam_fwd_debug_stats_reg_field[] = {
                {  4,   5,   8 STR_DSCP("FR_BR_TO_CPU_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_BR_TO_CPU_EOP_CNT*/
                {  4,   5,   0 STR_DSCP("FR_BR_TO_CPU_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_BR_TO_CPU_SOP_CNT*/
                {  4,   0,   8 STR_DSCP("FR_CPU_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_CPU_EOP_CNT*/
                {  4,   0,   0 STR_DSCP("FR_CPU_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_CPU_SOP_CNT*/
                {  4,   3,   8 STR_DSCP("FR_RX_TO_BS_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_RX_TO_BS_EOP_CNT*/
                {  4,   3,   0 STR_DSCP("FR_RX_TO_BS_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_RX_TO_BS_SOP_CNT*/
                {  4,   4,   8 STR_DSCP("FR_RX_TO_CPU_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_RX_TO_CPU_EOP_CNT*/
                {  4,   4,   0 STR_DSCP("FR_RX_TO_CPU_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_RX_TO_CPU_SOP_CNT*/
                {  4,   1,   8 STR_DSCP("FR_TX_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_TX_EOP_CNT*/
                {  4,   1,   0 STR_DSCP("FR_TX_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_TX_SOP_CNT*/
                {  4,   2,   8 STR_DSCP("FR_UPD_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_UPD_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("FR_UPD_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_FR_UPD_SOP_CNT*/
                {  4,   6,   8 STR_DSCP("TO_BS_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_TO_BS_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("TO_BS_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_TO_BS_SOP_CNT*/
                {  4,   7,   8 STR_DSCP("TO_CPU_EOP_CNT")}, /*OAM_FWD_DEBUG_STATS_TO_CPU_EOP_CNT*/
                {  4,   8,   0 STR_DSCP("TO_CPU_PKT_ERROR_CNT")}, /*OAM_FWD_DEBUG_STATS_TO_CPU_PKT_ERROR_CNT*/
                {  4,   7,   0 STR_DSCP("TO_CPU_SOP_CNT")}, /*OAM_FWD_DEBUG_STATS_TO_CPU_SOP_CNT*/
};

static fields_t oam_fwd_interrupt_fatal_reg_field[] = {
                { 12,   1,   0 STR_DSCP("MASK_RESET_FATAL")}, /*OAM_FWD_INTERRUPT_FATAL_MASK_RESET_FATAL*/
                { 12,   0,   0 STR_DSCP("MASK_SET_FATAL")}, /*OAM_FWD_INTERRUPT_FATAL_MASK_SET_FATAL*/
                { 12,   3,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*OAM_FWD_INTERRUPT_FATAL_VALUE_RESET_FATAL*/
                { 12,   2,   0 STR_DSCP("VALUE_SET_FATAL")}, /*OAM_FWD_INTERRUPT_FATAL_VALUE_SET_FATAL*/
};

static fields_t oam_fwd_credit_used_reg_field[] = {
                {  5,   0,   0 STR_DSCP("HDR_EDIT_FWD_CREDIT_USED")}, /*OAM_FWD_CREDIT_USED_HDR_EDIT_FWD_CREDIT_USED*/
                {  4,   1,   0 STR_DSCP("OAM_BUF_STORE_CREDIT_USED")}, /*OAM_FWD_CREDIT_USED_OAM_BUF_STORE_CREDIT_USED*/
};

static fields_t oam_lookup_interrupt_reg_field[] = {
                { 16,   3,   0 STR_DSCP("MASK_RESET")}, /*OAM_LOOKUP_INTERRUPT_MASK_RESET*/
                { 16,   2,   0 STR_DSCP("MASK_SET")}, /*OAM_LOOKUP_INTERRUPT_MASK_SET*/
                { 16,   1,   0 STR_DSCP("VALUE_RESET")}, /*OAM_LOOKUP_INTERRUPT_VALUE_RESET*/
                { 16,   0,   0 STR_DSCP("VALUE_SET")}, /*OAM_LOOKUP_INTERRUPT_VALUE_SET*/
};

static fields_t oam_lookup_credit_config_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RX_PROC_CREDIT")}, /*OAM_LOOKUP_CREDIT_CONFIG_RX_PROC_CREDIT*/
};

static fields_t oam_lookup_drain_enable_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*OAM_LOOKUP_DRAIN_ENABLE_CONFIG_DRAIN_ENABLE*/
};

static fields_t oam_lookup_ctl_reg_field[] = {
                {  1,   1,  29 STR_DSCP("BELOW_LINK_LEVEL_USE_VLAN0")}, /*OAM_LOOKUP_CTL_BELOW_LINK_LEVEL_USE_VLAN0*/
                {  1,   1,  28 STR_DSCP("ETH_OAM_P2P_MODE")}, /*OAM_LOOKUP_CTL_ETH_OAM_P2P_MODE*/
                {  1,   0,  21 STR_DSCP("LBM_PROC_BY_CPU")}, /*OAM_LOOKUP_CTL_LBM_PROC_BY_CPU*/
                {  1,   0,  22 STR_DSCP("LBR_PROC_BY_CPU")}, /*OAM_LOOKUP_CTL_LBR_PROC_BY_CPU*/
                { 16,   1,   0 STR_DSCP("LINK_OAM_VLAN_PTR")}, /*OAM_LOOKUP_CTL_LINK_OAM_VLAN_PTR*/
                {  1,   0,  23 STR_DSCP("LM_PROC_BY_CPU")}, /*OAM_LOOKUP_CTL_LM_PROC_BY_CPU*/
                {  3,   1,  24 STR_DSCP("MIN_INTERVAL_TO_CPU")}, /*OAM_LOOKUP_CTL_MIN_INTERVAL_TO_CPU*/
                {  1,   1,  27 STR_DSCP("MPLS_USE_TTSI")}, /*OAM_LOOKUP_CTL_MPLS_USE_TTSI*/
                {  1,   0,  14 STR_DSCP("OAM_LKUP_EXT_TCAM_EN")}, /*OAM_LOOKUP_CTL_OAM_LKUP_EXT_TCAM_EN*/
                {  1,   0,  15 STR_DSCP("OAM_LKUP_HASH_EN")}, /*OAM_LOOKUP_CTL_OAM_LKUP_HASH_EN*/
                {  8,   0,   0 STR_DSCP("OAM_LKUP_INST")}, /*OAM_LOOKUP_CTL_OAM_LKUP_INST*/
                {  2,   0,  12 STR_DSCP("OAM_LKUP_KEY_SIZE")}, /*OAM_LOOKUP_CTL_OAM_LKUP_KEY_SIZE*/
                {  4,   0,   8 STR_DSCP("OAM_LKUP_TABLE_ID")}, /*OAM_LOOKUP_CTL_OAM_LKUP_TABLE_ID*/
                {  8,   1,  16 STR_DSCP("OAM_LOOKUP_EN_BMP")}, /*OAM_LOOKUP_CTL_OAM_LOOKUP_EN_BMP*/
                {  5,   0,  16 STR_DSCP("OAM_TCAM_LOOKUP_EN")}, /*OAM_LOOKUP_CTL_OAM_TCAM_LOOKUP_EN*/
                {  1,   1,  30 STR_DSCP("SLOW_OAM_ALL_TO_CPU")}, /*OAM_LOOKUP_CTL_SLOW_OAM_ALL_TO_CPU*/
};

static fields_t oam_lookup_result_ctl_reg_field[] = {
                { 12,   0,  14 STR_DSCP("INDEX_BASE")}, /*OAM_LOOKUP_RESULT_CTL_INDEX_BASE*/
                {  2,   0,  28 STR_DSCP("INDEX_SHIFT")}, /*OAM_LOOKUP_RESULT_CTL_INDEX_SHIFT*/
                { 12,   0,   0 STR_DSCP("TABLE_BASE")}, /*OAM_LOOKUP_RESULT_CTL_TABLE_BASE*/
};

static fields_t oam_hash_lookup_ctl_reg_field[] = {
                {  2,   0,  16 STR_DSCP("HASH_BITS_NUM0")}, /*OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM0*/
                {  2,   1,  16 STR_DSCP("HASH_BITS_NUM1")}, /*OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM1*/
                {  2,   2,  16 STR_DSCP("HASH_BITS_NUM2")}, /*OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM2*/
                {  2,   3,  16 STR_DSCP("HASH_BITS_NUM3")}, /*OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM3*/
                {  2,   4,  16 STR_DSCP("HASH_BITS_NUM4")}, /*OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM4*/
                {  5,   0,   0 STR_DSCP("OAM_TABLE_BASE0")}, /*OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE0*/
                {  5,   1,   0 STR_DSCP("OAM_TABLE_BASE1")}, /*OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE1*/
                {  5,   2,   0 STR_DSCP("OAM_TABLE_BASE2")}, /*OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE2*/
                {  5,   3,   0 STR_DSCP("OAM_TABLE_BASE3")}, /*OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE3*/
                {  5,   4,   0 STR_DSCP("OAM_TABLE_BASE4")}, /*OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE4*/
};

static fields_t oam_hash_lookup_result_ctl_reg_field[] = {
                { 12,   0,  16 STR_DSCP("MEP_LOOKUP_DEFAULT_INDEX0")}, /*OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX0*/
                { 12,   1,  16 STR_DSCP("MEP_LOOKUP_DEFAULT_INDEX1")}, /*OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX1*/
                { 12,   2,  16 STR_DSCP("MEP_LOOKUP_DEFAULT_INDEX2")}, /*OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX2*/
                { 12,   3,  16 STR_DSCP("MEP_LOOKUP_DEFAULT_INDEX3")}, /*OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX3*/
                { 12,   4,  16 STR_DSCP("MEP_LOOKUP_DEFAULT_INDEX4")}, /*OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX4*/
                {  5,   0,   0 STR_DSCP("OAM_LOOKUP_RESULT_TABLE_BASE0")}, /*OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE0*/
                {  5,   1,   0 STR_DSCP("OAM_LOOKUP_RESULT_TABLE_BASE1")}, /*OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE1*/
                {  5,   2,   0 STR_DSCP("OAM_LOOKUP_RESULT_TABLE_BASE2")}, /*OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE2*/
                {  5,   3,   0 STR_DSCP("OAM_LOOKUP_RESULT_TABLE_BASE3")}, /*OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE3*/
                {  5,   4,   0 STR_DSCP("OAM_LOOKUP_RESULT_TABLE_BASE4")}, /*OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE4*/
};

static fields_t oam_lkup_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_MEP_CHAN_PARITY_FAIL")}, /*OAM_LKUP_PARITY_FAIL_RECORD_DS_MEP_CHAN_PARITY_FAIL*/
                { 12,   0,   0 STR_DSCP("DS_MEP_CHAN_PARITY_FAIL_ADDR")}, /*OAM_LKUP_PARITY_FAIL_RECORD_DS_MEP_CHAN_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("DS_OAM_HASH_KEY_PARITY_FAIL")}, /*OAM_LKUP_PARITY_FAIL_RECORD_DS_OAM_HASH_KEY_PARITY_FAIL*/
                { 10,   1,   0 STR_DSCP("DS_OAM_HASH_KEY_PARITY_FAIL_ADDR")}, /*OAM_LKUP_PARITY_FAIL_RECORD_DS_OAM_HASH_KEY_PARITY_FAIL_ADDR*/
};

static fields_t oam_lkup_threshold_cfg_reg_field[] = {
                {  5,   0,  16 STR_DSCP("MEP_TRACK_FIFOA_FULL_THRD")}, /*OAM_LKUP_THRESHOLD_CFG_MEP_TRACK_FIFOA_FULL_THRD*/
                {  4,   0,   8 STR_DSCP("RMEP_ACK_FIFOA_FULL_THRD")}, /*OAM_LKUP_THRESHOLD_CFG_RMEP_ACK_FIFOA_FULL_THRD*/
                {  5,   0,   0 STR_DSCP("RMEP_REQ_FIFOA_FULL_THRD")}, /*OAM_LKUP_THRESHOLD_CFG_RMEP_REQ_FIFOA_FULL_THRD*/
};

static fields_t oam_rx_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FR_HDR_ADJPI_CNT")}, /*OAM_RX_STATS_FR_HDR_ADJPI_CNT*/
                {  4,   0,   8 STR_DSCP("FR_HDR_ADJ_DISCARD_CNT")}, /*OAM_RX_STATS_FR_HDR_ADJ_DISCARD_CNT*/
                {  4,   0,  16 STR_DSCP("FR_PARSERPR_CNT")}, /*OAM_RX_STATS_FR_PARSERPR_CNT*/
                {  4,   0,  24 STR_DSCP("SEQ_MISMATCH_CNT")}, /*OAM_RX_STATS_SEQ_MISMATCH_CNT*/
};

static fields_t oam_tx_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TO_PROCPI_CNT")}, /*OAM_TX_STATS_TO_PROCPI_CNT*/
                {  4,   0,   8 STR_DSCP("TO_PROC_DISCARD_CNT")}, /*OAM_TX_STATS_TO_PROC_DISCARD_CNT*/
};

static fields_t oam_lookup_stats_reg_field[] = {
                {  4,   0,  24 STR_DSCP("FR_TCAM_ERROR_CNT")}, /*OAM_LOOKUP_STATS_FR_TCAM_ERROR_CNT*/
                {  4,   0,  16 STR_DSCP("FR_TCAM_VALID_CNT")}, /*OAM_LOOKUP_STATS_FR_TCAM_VALID_CNT*/
                {  4,   1,   8 STR_DSCP("LOOKUP_DEFAULT_CNT")}, /*OAM_LOOKUP_STATS_LOOKUP_DEFAULT_CNT*/
                {  4,   1,   0 STR_DSCP("LOOKUP_HASH_CNT")}, /*OAM_LOOKUP_STATS_LOOKUP_HASH_CNT*/
                {  4,   0,   0 STR_DSCP("TO_TCAM_VALID_CNT")}, /*OAM_LOOKUP_STATS_TO_TCAM_VALID_CNT*/
};

static fields_t oam_hdr_adjust_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("RELAY_ALL_TO_CPU")}, /*OAM_HDR_ADJUST_CTL_RELAY_ALL_TO_CPU*/
};

static fields_t oam_hdr_adjust_drain_enable_reg_field[] = {
                {  1,   0,   1 STR_DSCP("HDR_ADJUST_CPU_DRAIN_ENABLE")}, /*OAM_HDR_ADJUST_DRAIN_ENABLE_HDR_ADJUST_CPU_DRAIN_ENABLE*/
                {  1,   0,   0 STR_DSCP("HDR_ADJUST_OAM_DRAIN_ENABLE")}, /*OAM_HDR_ADJUST_DRAIN_ENABLE_HDR_ADJUST_OAM_DRAIN_ENABLE*/
};

static fields_t oam_hdr_adjust_misc_cfg_reg_field[] = {
                {  5,   1,   8 STR_DSCP("CPU_PKT_FIFOA_FULL_THRD")}, /*OAM_HDR_ADJUST_MISC_CFG_CPU_PKT_FIFOA_FULL_THRD*/
                {  1,   0,  31 STR_DSCP("DISABLE_CRC_CHK")}, /*OAM_HDR_ADJUST_MISC_CFG_DISABLE_CRC_CHK*/
                {  7,   0,  16 STR_DSCP("HDR_ADJUST_HDR_EDIT_CREDIT_VALUE")}, /*OAM_HDR_ADJUST_MISC_CFG_HDR_ADJUST_HDR_EDIT_CREDIT_VALUE*/
                {  4,   0,   8 STR_DSCP("HDR_ADJUST_LKUP_CREDIT_VALUE")}, /*OAM_HDR_ADJUST_MISC_CFG_HDR_ADJUST_LKUP_CREDIT_VALUE*/
                {  5,   0,   0 STR_DSCP("HDR_ADJUST_RX_PROC_CREDIT_VALUE")}, /*OAM_HDR_ADJUST_MISC_CFG_HDR_ADJUST_RX_PROC_CREDIT_VALUE*/
                {  5,   1,   0 STR_DSCP("OAM_PKT_FIFOA_FULL_THRD")}, /*OAM_HDR_ADJUST_MISC_CFG_OAM_PKT_FIFOA_FULL_THRD*/
};

static fields_t oam_hdr_adjust_credit_used_reg_field[] = {
                {  1,   0,  24 STR_DSCP("HDR_ADJUST_FWD_CREDIT_USED")}, /*OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_FWD_CREDIT_USED*/
                {  7,   0,  16 STR_DSCP("HDR_ADJUST_HDR_EDIT_CREDIT_USED")}, /*OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_HDR_EDIT_CREDIT_USED*/
                {  4,   0,   8 STR_DSCP("HDR_ADJUST_LKUP_CREDIT_USED")}, /*OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_LKUP_CREDIT_USED*/
                {  5,   0,   0 STR_DSCP("HDR_ADJUST_RX_PROC_CREDIT_USED")}, /*OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_RX_PROC_CREDIT_USED*/
};

static fields_t oam_parser_packet_type_table_reg_field[] = {
                {  4,   0,   4 STR_DSCP("LAYER2_TYPE0")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE0*/
                {  4,   1,   4 STR_DSCP("LAYER2_TYPE1")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE1*/
                {  4,   2,   4 STR_DSCP("LAYER2_TYPE2")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE2*/
                {  4,   3,   4 STR_DSCP("LAYER2_TYPE3")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE3*/
                {  4,   4,   4 STR_DSCP("LAYER2_TYPE4")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE4*/
                {  4,   5,   4 STR_DSCP("LAYER2_TYPE5")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE5*/
                {  4,   6,   4 STR_DSCP("LAYER2_TYPE6")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE6*/
                {  4,   7,   4 STR_DSCP("LAYER2_TYPE7")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE7*/
                {  4,   0,   0 STR_DSCP("LAYER3_TYPE0")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE0*/
                {  4,   1,   0 STR_DSCP("LAYER3_TYPE1")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE1*/
                {  4,   2,   0 STR_DSCP("LAYER3_TYPE2")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE2*/
                {  4,   3,   0 STR_DSCP("LAYER3_TYPE3")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE3*/
                {  4,   4,   0 STR_DSCP("LAYER3_TYPE4")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE4*/
                {  4,   5,   0 STR_DSCP("LAYER3_TYPE5")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE5*/
                {  4,   6,   0 STR_DSCP("LAYER3_TYPE6")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE6*/
                {  4,   7,   0 STR_DSCP("LAYER3_TYPE7")}, /*OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE7*/
};

static fields_t oam_parser_ether_ctl_reg_field[] = {
                {  1,   1,  22 STR_DSCP("ALLOW_NON_ZERO_OUI")}, /*OAM_PARSER_ETHER_CTL_ALLOW_NON_ZERO_OUI*/
                { 16,   0,  16 STR_DSCP("BVLAN_TPID")}, /*OAM_PARSER_ETHER_CTL_BVLAN_TPID*/
                {  1,   1,  29 STR_DSCP("CFM_PDU_MAC_DA_MD_LVL_CHECK_EN")}, /*OAM_PARSER_ETHER_CTL_CFM_PDU_MAC_DA_MD_LVL_CHECK_EN*/
                { 14,   1,   8 STR_DSCP("CFM_PDU_MAX_LENGTH")}, /*OAM_PARSER_ETHER_CTL_CFM_PDU_MAX_LENGTH*/
                {  8,   2,  16 STR_DSCP("CFM_PDU_MIN_LENGTH")}, /*OAM_PARSER_ETHER_CTL_CFM_PDU_MIN_LENGTH*/
                { 16,   7,  16 STR_DSCP("CVLAN_TPID")}, /*OAM_PARSER_ETHER_CTL_CVLAN_TPID*/
                {  8,   1,   0 STR_DSCP("FIRST_TLV_OFFSET_CHK")}, /*OAM_PARSER_ETHER_CTL_FIRST_TLV_OFFSET_CHK*/
                {  1,   4,  31 STR_DSCP("IGNORE_ETH_OAM_VERSION")}, /*OAM_PARSER_ETHER_CTL_IGNORE_ETH_OAM_VERSION*/
                {  3,   4,  26 STR_DSCP("INVALID_CCM_INTERVAL")}, /*OAM_PARSER_ETHER_CTL_INVALID_CCM_INTERVAL*/
                {  1,   4,  29 STR_DSCP("INVALID_CCM_INTERVAL_CHECK_EN")}, /*OAM_PARSER_ETHER_CTL_INVALID_CCM_INTERVAL_CHECK_EN*/
                {  3,   4,  20 STR_DSCP("MAX_INTF_STATUS_TLV_VALUE")}, /*OAM_PARSER_ETHER_CTL_MAX_INTF_STATUS_TLV_VALUE*/
                {  3,   1,  23 STR_DSCP("MAX_LABEL_NUM")}, /*OAM_PARSER_ETHER_CTL_MAX_LABEL_NUM*/
                { 16,   7,   0 STR_DSCP("MAX_LENGTH_FIELD")}, /*OAM_PARSER_ETHER_CTL_MAX_LENGTH_FIELD*/
                { 16,   0,   0 STR_DSCP("MAX_MEP_ID")}, /*OAM_PARSER_ETHER_CTL_MAX_MEP_ID*/
                {  2,   3,  20 STR_DSCP("MAX_PORT_STATUS_TLV_VALUE")}, /*OAM_PARSER_ETHER_CTL_MAX_PORT_STATUS_TLV_VALUE*/
                {  8,   2,   0 STR_DSCP("MA_ID_LENGTH_CHK")}, /*OAM_PARSER_ETHER_CTL_MA_ID_LENGTH_CHK*/
                {  8,   2,   8 STR_DSCP("MD_NAME_LENGTH_CHK")}, /*OAM_PARSER_ETHER_CTL_MD_NAME_LENGTH_CHK*/
                {  3,   4,  23 STR_DSCP("MIN_INTF_STATUS_TLV_VALUE")}, /*OAM_PARSER_ETHER_CTL_MIN_INTF_STATUS_TLV_VALUE*/
                {  8,   3,  24 STR_DSCP("MIN_MEP_ID")}, /*OAM_PARSER_ETHER_CTL_MIN_MEP_ID*/
                {  2,   3,  22 STR_DSCP("MIN_PORT_STATUS_TLV_VALUE")}, /*OAM_PARSER_ETHER_CTL_MIN_PORT_STATUS_TLV_VALUE*/
                { 20,   3,   0 STR_DSCP("MPLS_OAM_ALERT_LABEL0")}, /*OAM_PARSER_ETHER_CTL_MPLS_OAM_ALERT_LABEL0*/
                { 20,   4,   0 STR_DSCP("MPLS_OAM_ALERT_LABEL1")}, /*OAM_PARSER_ETHER_CTL_MPLS_OAM_ALERT_LABEL1*/
                {  8,   2,  24 STR_DSCP("MPLS_OAM_MIN_LENGTH")}, /*OAM_PARSER_ETHER_CTL_MPLS_OAM_MIN_LENGTH*/
                {  1,   1,  27 STR_DSCP("NOT_CHECK_BIP")}, /*OAM_PARSER_ETHER_CTL_NOT_CHECK_BIP*/
                { 16,   5,  16 STR_DSCP("SVLAN_TPID0")}, /*OAM_PARSER_ETHER_CTL_SVLAN_TPID0*/
                { 16,   5,   0 STR_DSCP("SVLAN_TPID1")}, /*OAM_PARSER_ETHER_CTL_SVLAN_TPID1*/
                { 16,   6,  16 STR_DSCP("SVLAN_TPID2")}, /*OAM_PARSER_ETHER_CTL_SVLAN_TPID2*/
                { 16,   6,   0 STR_DSCP("SVLAN_TPID3")}, /*OAM_PARSER_ETHER_CTL_SVLAN_TPID3*/
                {  1,   1,  28 STR_DSCP("TLV_LENGTH_CHECK_EN")}, /*OAM_PARSER_ETHER_CTL_TLV_LENGTH_CHECK_EN*/
};

static fields_t oam_parser_layer2_protocol_cam_valid_reg_field[] = {
                {  8,   0,   0 STR_DSCP("LAYER2_CAM_ENTRY_VALID")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_LAYER2_CAM_ENTRY_VALID*/
};

static fields_t oam_parser_layer2_protocol_cam_reg_field[] = {
                {  4,   0,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET0")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET0*/
                {  4,   1,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET1")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET1*/
                {  4,   2,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET2")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET2*/
                {  4,   3,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET3")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET3*/
                {  4,   4,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET4")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET4*/
                {  4,   5,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET5")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET5*/
                {  4,   6,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET6")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET6*/
                {  4,   7,  24 STR_DSCP("LAYER2_CAM_ADDITIONAL_OFFSET7")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET7*/
                {  4,   0,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE0")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE0*/
                {  4,   1,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE1")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE1*/
                {  4,   2,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE2")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE2*/
                {  4,   3,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE3")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE3*/
                {  4,   4,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE4")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE4*/
                {  4,   5,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE5")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE5*/
                {  4,   6,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE6")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE6*/
                {  4,   7,  28 STR_DSCP("LAYER2_CAM_LAYER3_TYPE7")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE7*/
                { 23,   8,   0 STR_DSCP("LAYER2_CAM_MASK0")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK0*/
                { 23,   9,   0 STR_DSCP("LAYER2_CAM_MASK1")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK1*/
                { 23,  10,   0 STR_DSCP("LAYER2_CAM_MASK2")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK2*/
                { 23,  11,   0 STR_DSCP("LAYER2_CAM_MASK3")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK3*/
                { 23,  12,   0 STR_DSCP("LAYER2_CAM_MASK4")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK4*/
                { 23,  13,   0 STR_DSCP("LAYER2_CAM_MASK5")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK5*/
                { 23,  14,   0 STR_DSCP("LAYER2_CAM_MASK6")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK6*/
                { 23,  15,   0 STR_DSCP("LAYER2_CAM_MASK7")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK7*/
                { 23,   0,   0 STR_DSCP("LAYER2_CAM_VALUE0")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE0*/
                { 23,   1,   0 STR_DSCP("LAYER2_CAM_VALUE1")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE1*/
                { 23,   2,   0 STR_DSCP("LAYER2_CAM_VALUE2")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE2*/
                { 23,   3,   0 STR_DSCP("LAYER2_CAM_VALUE3")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE3*/
                { 23,   4,   0 STR_DSCP("LAYER2_CAM_VALUE4")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE4*/
                { 23,   5,   0 STR_DSCP("LAYER2_CAM_VALUE5")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE5*/
                { 23,   6,   0 STR_DSCP("LAYER2_CAM_VALUE6")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE6*/
                { 23,   7,   0 STR_DSCP("LAYER2_CAM_VALUE7")}, /*OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE7*/
};

static fields_t oam_parser_max_tlv_num_reg_field[] = {
                {  3,   0,   0 STR_DSCP("MAX_TLV_NUM")}, /*OAM_PARSER_MAX_TLV_NUM_MAX_TLV_NUM*/
};

static fields_t oam_parser_debug_stats_reg_field[] = {
                {  4,   6,   0 STR_DSCP("CPU_PKT_CRC_CHK_ERR_CNT")}, /*OAM_PARSER_DEBUG_STATS_CPU_PKT_CRC_CHK_ERR_CNT*/
                { 24,   0,   8 STR_DSCP("CPU_PKT_EOP_IN_CNT")}, /*OAM_PARSER_DEBUG_STATS_CPU_PKT_EOP_IN_CNT*/
                {  4,   2,   8 STR_DSCP("CPU_PKT_EOP_OUT_CNT")}, /*OAM_PARSER_DEBUG_STATS_CPU_PKT_EOP_OUT_CNT*/
                {  4,   0,   0 STR_DSCP("CPU_PKT_SOP_IN_CNT")}, /*OAM_PARSER_DEBUG_STATS_CPU_PKT_SOP_IN_CNT*/
                {  4,   2,   0 STR_DSCP("CPU_PKT_SOP_OUT_CNT")}, /*OAM_PARSER_DEBUG_STATS_CPU_PKT_SOP_OUT_CNT*/
                {  4,   7,   0 STR_DSCP("OAM_PKT_CRC_CHK_ERR_CNT")}, /*OAM_PARSER_DEBUG_STATS_OAM_PKT_CRC_CHK_ERR_CNT*/
                { 24,   1,   8 STR_DSCP("OAM_PKT_EOP_IN_CNT")}, /*OAM_PARSER_DEBUG_STATS_OAM_PKT_EOP_IN_CNT*/
                {  4,   3,   8 STR_DSCP("OAM_PKT_EOP_OUT_CNT")}, /*OAM_PARSER_DEBUG_STATS_OAM_PKT_EOP_OUT_CNT*/
                {  4,   1,   0 STR_DSCP("OAM_PKT_SOP_IN_CNT")}, /*OAM_PARSER_DEBUG_STATS_OAM_PKT_SOP_IN_CNT*/
                {  4,   3,   0 STR_DSCP("OAM_PKT_SOP_OUT_CNT")}, /*OAM_PARSER_DEBUG_STATS_OAM_PKT_SOP_OUT_CNT*/
                {  4,   4,   0 STR_DSCP("OUTPR_EOT_CNT")}, /*OAM_PARSER_DEBUG_STATS_OUTPR_EOT_CNT*/
                {  4,   5,   0 STR_DSCP("OUTPR_INVALID_CNT")}, /*OAM_PARSER_DEBUG_STATS_OUTPR_INVALID_CNT*/
                {  4,   4,   8 STR_DSCP("OUTPR_SOT_CNT")}, /*OAM_PARSER_DEBUG_STATS_OUTPR_SOT_CNT*/
};

static fields_t oam_parser_interrupt_fatal_reg_field[] = {
                {  4,   1,   0 STR_DSCP("MASK_RESET_FATAL")}, /*OAM_PARSER_INTERRUPT_FATAL_MASK_RESET_FATAL*/
                {  4,   0,   0 STR_DSCP("MASK_SET_FATAL")}, /*OAM_PARSER_INTERRUPT_FATAL_MASK_SET_FATAL*/
                {  4,   3,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*OAM_PARSER_INTERRUPT_FATAL_VALUE_RESET_FATAL*/
                {  4,   2,   0 STR_DSCP("VALUE_SET_FATAL")}, /*OAM_PARSER_INTERRUPT_FATAL_VALUE_SET_FATAL*/
};

static fields_t oam_rx_proc_ether_ctl_reg_field[] = {
                {  1,   0,  29 STR_DSCP("ALARM_SRC_MAC_MISMATCH")}, /*OAM_RX_PROC_ETHER_CTL_ALARM_SRC_MAC_MISMATCH*/
                { 32,   3,   0 STR_DSCP("BRIDGE_MAC31TO0")}, /*OAM_RX_PROC_ETHER_CTL_BRIDGE_MAC31TO0*/
                { 16,   2,   0 STR_DSCP("BRIDGE_MAC47TO32")}, /*OAM_RX_PROC_ETHER_CTL_BRIDGE_MAC47TO32*/
                {  4,   1,   0 STR_DSCP("D_MEG_LVL_TIMER_CFG")}, /*OAM_RX_PROC_ETHER_CTL_D_MEG_LVL_TIMER_CFG*/
                {  4,   1,   4 STR_DSCP("D_MISMERGE_TIMER_CFG")}, /*OAM_RX_PROC_ETHER_CTL_D_MISMERGE_TIMER_CFG*/
                {  4,   1,   8 STR_DSCP("D_UNEXP_MEP_TIMER_CFG")}, /*OAM_RX_PROC_ETHER_CTL_D_UNEXP_MEP_TIMER_CFG*/
                {  4,   1,  12 STR_DSCP("D_UNEXP_PERIOD_TIMER_CFG")}, /*OAM_RX_PROC_ETHER_CTL_D_UNEXP_PERIOD_TIMER_CFG*/
                {  8,   1,  16 STR_DSCP("ETHER_DEFECT_TO_RDI")}, /*OAM_RX_PROC_ETHER_CTL_ETHER_DEFECT_TO_RDI*/
                {  1,   1,  24 STR_DSCP("ETH_OAM_P2P_MODE")}, /*OAM_RX_PROC_ETHER_CTL_ETH_OAM_P2P_MODE*/
                {  1,   1,  31 STR_DSCP("LBM_MAC_DA_CHECK_EN")}, /*OAM_RX_PROC_ETHER_CTL_LBM_MAC_DA_CHECK_EN*/
                {  2,   0,  27 STR_DSCP("MA_ID_LENGTH_TYPE")}, /*OAM_RX_PROC_ETHER_CTL_MA_ID_LENGTH_TYPE*/
                { 24,   5,   8 STR_DSCP("PORT_MAC31TO8")}, /*OAM_RX_PROC_ETHER_CTL_PORT_MAC31TO8*/
                { 16,   4,   0 STR_DSCP("PORT_MAC47TO32")}, /*OAM_RX_PROC_ETHER_CTL_PORT_MAC47TO32*/
                {  4,   0,  10 STR_DSCP("RMEP_WHILE_CFG")}, /*OAM_RX_PROC_ETHER_CTL_RMEP_WHILE_CFG*/
                {  6,   1,  25 STR_DSCP("SEQ_NUM_FAIL_REPORT_THRD")}, /*OAM_RX_PROC_ETHER_CTL_SEQ_NUM_FAIL_REPORT_THRD*/
                {  4,   0,   0 STR_DSCP("TEN_CYCLE_BDI")}, /*OAM_RX_PROC_ETHER_CTL_TEN_CYCLE_BDI*/
                {  4,   0,  16 STR_DSCP("TEN_CYCLE_UNEXPCV")}, /*OAM_RX_PROC_ETHER_CTL_TEN_CYCLE_UNEXPCV*/
                {  2,   0,   8 STR_DSCP("TRI_CYCLE_BDI")}, /*OAM_RX_PROC_ETHER_CTL_TRI_CYCLE_BDI*/
                {  3,   0,  24 STR_DSCP("TRI_CYCLE_UNEXPCV")}, /*OAM_RX_PROC_ETHER_CTL_TRI_CYCLE_UNEXPCV*/
};

static fields_t oam_rx_proc_misc_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RX_PROC_HDR_EDIT_CREDIT_VALUE")}, /*OAM_RX_PROC_MISC_CTL_RX_PROC_HDR_EDIT_CREDIT_VALUE*/
};

static fields_t oam_rx_proc_credit_used_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RX_PROC_HDR_EDIT_CREDIT_USED")}, /*OAM_RX_PROC_CREDIT_USED_RX_PROC_HDR_EDIT_CREDIT_USED*/
};

static fields_t oam_rx_proc_debug_stats_reg_field[] = {
                {  9,   2,   0 STR_DSCP("RX_PROCPR_IN_FIFO_POP_FSM_PS")}, /*OAM_RX_PROC_DEBUG_STATS_RX_PROCPR_IN_FIFO_POP_FSM_PS*/
                {  4,   1,   0 STR_DSCP("RX_PROC_DEFET_FREE_CNT")}, /*OAM_RX_PROC_DEBUG_STATS_RX_PROC_DEFET_FREE_CNT*/
                {  4,   0,   0 STR_DSCP("RX_PROC_HDR_EDIT_INFO_CNT")}, /*OAM_RX_PROC_DEBUG_STATS_RX_PROC_HDR_EDIT_INFO_CNT*/
};

static fields_t oamproc_oam_upd_ctl_reg_field[] = {
                {  4,   2,   4 STR_DSCP("BDI_CYCLE_CFG")}, /*OAMPROC_OAM_UPD_CTL_BDI_CYCLE_CFG*/
                {  1,   2,  24 STR_DSCP("BDI_TX_SET_BY_CPU")}, /*OAMPROC_OAM_UPD_CTL_BDI_TX_SET_BY_CPU*/
                {  3,   0,  16 STR_DSCP("CCI_WHILE_CFG")}, /*OAMPROC_OAM_UPD_CTL_CCI_WHILE_CFG*/
                {  3,   2,   9 STR_DSCP("CNT_SHIFT_WHILE_CFG")}, /*OAMPROC_OAM_UPD_CTL_CNT_SHIFT_WHILE_CFG*/
                {  1,   2,   8 STR_DSCP("GEN_RDI_BY_DLOC")}, /*OAMPROC_OAM_UPD_CTL_GEN_RDI_BY_DLOC*/
                {  1,   2,  12 STR_DSCP("ITU_DEFECT_CLEAR_MODE")}, /*OAMPROC_OAM_UPD_CTL_ITU_DEFECT_CLEAR_MODE*/
                { 16,   1,   0 STR_DSCP("MAX_PTR")}, /*OAMPROC_OAM_UPD_CTL_MAX_PTR*/
                { 16,   1,  16 STR_DSCP("MIN_PTR")}, /*OAMPROC_OAM_UPD_CTL_MIN_PTR*/
                {  3,   2,  21 STR_DSCP("MPLS_CCI_WHILE_CFG")}, /*OAMPROC_OAM_UPD_CTL_MPLS_CCI_WHILE_CFG*/
                {  4,   2,  17 STR_DSCP("T1_CYCLE")}, /*OAMPROC_OAM_UPD_CTL_T1_CYCLE*/
                {  4,   2,  25 STR_DSCP("T2_PENDING_WHILE_CFG")}, /*OAMPROC_OAM_UPD_CTL_T2_PENDING_WHILE_CFG*/
                {  4,   2,  13 STR_DSCP("T3_CYCLE")}, /*OAMPROC_OAM_UPD_CTL_T3_CYCLE*/
                {  1,   0,  21 STR_DSCP("UPD_EN")}, /*OAMPROC_OAM_UPD_CTL_UPD_EN*/
                {  1,   0,  19 STR_DSCP("UPD_ETH_OAM_P2P_MODE")}, /*OAMPROC_OAM_UPD_CTL_UPD_ETH_OAM_P2P_MODE*/
                { 16,   0,   0 STR_DSCP("UPD_INTERVAL")}, /*OAMPROC_OAM_UPD_CTL_UPD_INTERVAL*/
                {  4,   2,   0 STR_DSCP("UPD_RMEP_WHILE_CFG")}, /*OAMPROC_OAM_UPD_CTL_UPD_RMEP_WHILE_CFG*/
};

static fields_t oamproc_oam_upd_status_reg_field[] = {
                {  6,   0,  16 STR_DSCP("QUARTER_FLAG")}, /*OAMPROC_OAM_UPD_STATUS_QUARTER_FLAG*/
                {  6,   0,  24 STR_DSCP("QUARTER_FLAG_SEEN")}, /*OAMPROC_OAM_UPD_STATUS_QUARTER_FLAG_SEEN*/
                { 16,   0,   0 STR_DSCP("UPD_PTR")}, /*OAMPROC_OAM_UPD_STATUS_UPD_PTR*/
};

static fields_t oamproc_oam_upd_cci_ctl_reg_field[] = {
                { 22,   0,   0 STR_DSCP("QUARTER_CCI2_INTERVAL")}, /*OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI2_INTERVAL*/
                {  4,   1,  16 STR_DSCP("QUARTER_CCI3_INTERVAL")}, /*OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI3_INTERVAL*/
                {  4,   1,  12 STR_DSCP("QUARTER_CCI4_INTERVAL")}, /*OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI4_INTERVAL*/
                {  4,   1,   8 STR_DSCP("QUARTER_CCI5_INTERVAL")}, /*OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI5_INTERVAL*/
                {  4,   1,   4 STR_DSCP("QUARTER_CCI6_INTERVAL")}, /*OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI6_INTERVAL*/
                {  4,   1,   0 STR_DSCP("QUARTER_CCI7_INTERVAL")}, /*OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI7_INTERVAL*/
};

static fields_t oamproc_oam_upd_aps_ctl_reg_field[] = {
                {  3,   0,   6 STR_DSCP("ETH_MEP_APS_SIG_FAIL_MASK")}, /*OAMPROC_OAM_UPD_APS_CTL_ETH_MEP_APS_SIG_FAIL_MASK*/
                {  5,   0,   1 STR_DSCP("ETH_RMEP_APS_SIG_FAIL_MASK")}, /*OAMPROC_OAM_UPD_APS_CTL_ETH_RMEP_APS_SIG_FAIL_MASK*/
                {  1,   0,   0 STR_DSCP("GLOBAL_APS_EN")}, /*OAMPROC_OAM_UPD_APS_CTL_GLOBAL_APS_EN*/
                { 16,   2,   0 STR_DSCP("MAC_DA_HI")}, /*OAMPROC_OAM_UPD_APS_CTL_MAC_DA_HI*/
                { 32,   3,   0 STR_DSCP("MAC_DA_LO")}, /*OAMPROC_OAM_UPD_APS_CTL_MAC_DA_LO*/
                { 16,   4,   0 STR_DSCP("MAC_SA_HI")}, /*OAMPROC_OAM_UPD_APS_CTL_MAC_SA_HI*/
                { 32,   5,   0 STR_DSCP("MAC_SA_LO")}, /*OAMPROC_OAM_UPD_APS_CTL_MAC_SA_LO*/
                {  4,   0,   9 STR_DSCP("MPLS_APS_SIG_FAIL_MASK")}, /*OAMPROC_OAM_UPD_APS_CTL_MPLS_APS_SIG_FAIL_MASK*/
                { 20,   1,   0 STR_DSCP("SIG_FAIL_NEXT_HOP_PTR")}, /*OAMPROC_OAM_UPD_APS_CTL_SIG_FAIL_NEXT_HOP_PTR*/
                {  5,   0,  13 STR_DSCP("SRC_CHIP_ID")}, /*OAMPROC_OAM_UPD_APS_CTL_SRC_CHIP_ID*/
                { 16,   6,  16 STR_DSCP("TPID")}, /*OAMPROC_OAM_UPD_APS_CTL_TPID*/
                { 16,   6,   0 STR_DSCP("VLAN")}, /*OAMPROC_OAM_UPD_APS_CTL_VLAN*/
};

static fields_t oamproc_oam_upd_debug_stats_reg_field[] = {
                {  8,   1,   0 STR_DSCP("UPD_APS_DROP_CNT")}, /*OAMPROC_OAM_UPD_DEBUG_STATS_UPD_APS_DROP_CNT*/
                {  8,   0,   0 STR_DSCP("UPD_PTR_REQ_DROP_CNT")}, /*OAMPROC_OAM_UPD_DEBUG_STATS_UPD_PTR_REQ_DROP_CNT*/
                {  1,   2,   0 STR_DSCP("UPD_PTR_REQ_FIFO_POP_FSM_PS")}, /*OAMPROC_OAM_UPD_DEBUG_STATS_UPD_PTR_REQ_FIFO_POP_FSM_PS*/
};

static fields_t oam_tx_proc_ether_ctl_reg_field[] = {
                { 16,   2,   0 STR_DSCP("CCM_ETHER_TYPE")}, /*OAM_TX_PROC_ETHER_CTL_CCM_ETHER_TYPE*/
                {  8,   3,   0 STR_DSCP("CCM_FIRST_TLV_OFFSET")}, /*OAM_TX_PROC_ETHER_CTL_CCM_FIRST_TLV_OFFSET*/
                {  8,   2,  16 STR_DSCP("CCM_OPCODE")}, /*OAM_TX_PROC_ETHER_CTL_CCM_OPCODE*/
                {  5,   2,  24 STR_DSCP("CCM_VERSION")}, /*OAM_TX_PROC_ETHER_CTL_CCM_VERSION*/
                { 21,   0,   3 STR_DSCP("CFM_MCAST_ADDR23TO3")}, /*OAM_TX_PROC_ETHER_CTL_CFM_MCAST_ADDR23TO3*/
                { 24,   3,   8 STR_DSCP("CFM_MCAST_ADDR47TO24")}, /*OAM_TX_PROC_ETHER_CTL_CFM_MCAST_ADDR47TO24*/
                { 20,   1,   0 STR_DSCP("MPLS_OAM_ALERT_LABEL")}, /*OAM_TX_PROC_ETHER_CTL_MPLS_OAM_ALERT_LABEL*/
                { 16,   4,  16 STR_DSCP("TPID0")}, /*OAM_TX_PROC_ETHER_CTL_TPID0*/
                { 16,   4,   0 STR_DSCP("TPID1")}, /*OAM_TX_PROC_ETHER_CTL_TPID1*/
                { 16,   5,  16 STR_DSCP("TPID2")}, /*OAM_TX_PROC_ETHER_CTL_TPID2*/
                { 16,   5,   0 STR_DSCP("TPID3")}, /*OAM_TX_PROC_ETHER_CTL_TPID3*/
                { 32,   7,   0 STR_DSCP("TX_BRIDGE_MAC31TO0")}, /*OAM_TX_PROC_ETHER_CTL_TX_BRIDGE_MAC31TO0*/
                { 16,   6,   0 STR_DSCP("TX_BRIDGE_MAC47TO32")}, /*OAM_TX_PROC_ETHER_CTL_TX_BRIDGE_MAC47TO32*/
                {  2,   1,  24 STR_DSCP("TX_MA_ID_LENGTH_TYPE")}, /*OAM_TX_PROC_ETHER_CTL_TX_MA_ID_LENGTH_TYPE*/
};

static fields_t oam_tx_proc_ether_mac_reg_field[] = {
                { 24,   1,   8 STR_DSCP("TX_PORT_MAC31TO8")}, /*OAM_TX_PROC_ETHER_MAC_TX_PORT_MAC31TO8*/
                { 16,   0,   0 STR_DSCP("TX_PORT_MAC47TO32")}, /*OAM_TX_PROC_ETHER_MAC_TX_PORT_MAC47TO32*/
};

static fields_t oam_tx_proc_ether_send_id_reg_field[] = {
                { 24,   0,   0 STR_DSCP("SEND_ID_BYTE0TO2")}, /*OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE0TO2*/
                { 32,   1,   0 STR_DSCP("SEND_ID_BYTE3TO6")}, /*OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE3TO6*/
                { 32,   2,   0 STR_DSCP("SEND_ID_BYTE7TO10")}, /*OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE7TO10*/
                { 32,   3,   0 STR_DSCP("SEND_ID_BYTE11TO14")}, /*OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE11TO14*/
                {  4,   0,  24 STR_DSCP("SEND_ID_LENGTH")}, /*OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_LENGTH*/
};

static fields_t oam_tx_proc_priority_map_reg_field[] = {
                {  2,   0,  12 STR_DSCP("COLOR0")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR0*/
                {  2,   1,  12 STR_DSCP("COLOR1")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR1*/
                {  2,   2,  12 STR_DSCP("COLOR2")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR2*/
                {  2,   3,  12 STR_DSCP("COLOR3")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR3*/
                {  2,   4,  12 STR_DSCP("COLOR4")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR4*/
                {  2,   5,  12 STR_DSCP("COLOR5")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR5*/
                {  2,   6,  12 STR_DSCP("COLOR6")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR6*/
                {  2,   7,  12 STR_DSCP("COLOR7")}, /*OAM_TX_PROC_PRIORITY_MAP_COLOR7*/
                {  3,   0,   8 STR_DSCP("COS0")}, /*OAM_TX_PROC_PRIORITY_MAP_COS0*/
                {  3,   1,   8 STR_DSCP("COS1")}, /*OAM_TX_PROC_PRIORITY_MAP_COS1*/
                {  3,   2,   8 STR_DSCP("COS2")}, /*OAM_TX_PROC_PRIORITY_MAP_COS2*/
                {  3,   3,   8 STR_DSCP("COS3")}, /*OAM_TX_PROC_PRIORITY_MAP_COS3*/
                {  3,   4,   8 STR_DSCP("COS4")}, /*OAM_TX_PROC_PRIORITY_MAP_COS4*/
                {  3,   5,   8 STR_DSCP("COS5")}, /*OAM_TX_PROC_PRIORITY_MAP_COS5*/
                {  3,   6,   8 STR_DSCP("COS6")}, /*OAM_TX_PROC_PRIORITY_MAP_COS6*/
                {  3,   7,   8 STR_DSCP("COS7")}, /*OAM_TX_PROC_PRIORITY_MAP_COS7*/
                {  6,   0,   0 STR_DSCP("PRIORITY0")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY0*/
                {  6,   1,   0 STR_DSCP("PRIORITY1")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY1*/
                {  6,   2,   0 STR_DSCP("PRIORITY2")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY2*/
                {  6,   3,   0 STR_DSCP("PRIORITY3")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY3*/
                {  6,   4,   0 STR_DSCP("PRIORITY4")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY4*/
                {  6,   5,   0 STR_DSCP("PRIORITY5")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY5*/
                {  6,   6,   0 STR_DSCP("PRIORITY6")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY6*/
                {  6,   7,   0 STR_DSCP("PRIORITY7")}, /*OAM_TX_PROC_PRIORITY_MAP_PRIORITY7*/
};

static fields_t oam_tx_proc_misc_ctl_reg_field[] = {
                {  2,   0,   0 STR_DSCP("TX_PROC_FWD_CREDIT_VALUE")}, /*OAM_TX_PROC_MISC_CTL_TX_PROC_FWD_CREDIT_VALUE*/
};

static fields_t oam_tx_proc_credit_used_reg_field[] = {
                {  2,   0,   0 STR_DSCP("TX_PROC_FWD_CREDIT_USED")}, /*OAM_TX_PROC_CREDIT_USED_TX_PROC_FWD_CREDIT_USED*/
};

static fields_t oam_tx_proc_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("TX_ETH_PKT_CNT")}, /*OAM_TX_PROC_DEBUG_STATS_TX_ETH_PKT_CNT*/
                {  4,   4,   0 STR_DSCP("TX_MPLS_PKT_CNT")}, /*OAM_TX_PROC_DEBUG_STATS_TX_MPLS_PKT_CNT*/
                {  8,   1,   0 STR_DSCP("TX_MSG_DROP_CNT")}, /*OAM_TX_PROC_DEBUG_STATS_TX_MSG_DROP_CNT*/
                {  8,   0,   0 STR_DSCP("TX_MSG_PUSH_CNT")}, /*OAM_TX_PROC_DEBUG_STATS_TX_MSG_PUSH_CNT*/
                {  4,   2,   0 STR_DSCP("TX_NON_PKT_CNT")}, /*OAM_TX_PROC_DEBUG_STATS_TX_NON_PKT_CNT*/
};

static fields_t oam_err_cache_valid_reg_field[] = {
                {  1,   0,  31 STR_DSCP("ALWAYS_CPU_PROC")}, /*OAM_ERR_CACHE_VALID_ALWAYS_CPU_PROC*/
                { 16,   0,   0 STR_DSCP("ERR_CACHE_ENTRY_VALID")}, /*OAM_ERR_CACHE_VALID_ERR_CACHE_ENTRY_VALID*/
                {  5,   0,  16 STR_DSCP("ERR_CACHE_INTR_THRD")}, /*OAM_ERR_CACHE_VALID_ERR_CACHE_INTR_THRD*/
};

static fields_t oam_err_cache_debug_stats_reg_field[] = {
                {  6,   0,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE0*/
                {  6,   2,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE1*/
                {  6,   4,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE2*/
                {  6,   6,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE3*/
                {  6,   8,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE4*/
                {  6,  10,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE5*/
                {  6,  12,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE6*/
                {  6,  14,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE7*/
                {  6,  16,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE8*/
                {  6,  18,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE9*/
                {  6,  20,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE10*/
                {  6,  22,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE11*/
                {  6,  24,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE12*/
                {  6,  26,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE13*/
                {  6,  28,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE14*/
                {  6,  30,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE15*/
                {  3,   0,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE0*/
                {  3,   2,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE1*/
                {  3,   4,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE2*/
                {  3,   6,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE3*/
                {  3,   8,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE4*/
                {  3,  10,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE5*/
                {  3,  12,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE6*/
                {  3,  14,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE7*/
                {  3,  16,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE8*/
                {  3,  18,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE9*/
                {  3,  20,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE10*/
                {  3,  22,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE11*/
                {  3,  24,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE12*/
                {  3,  26,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE13*/
                {  3,  28,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE14*/
                {  3,  30,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE15*/
                {  3,   0,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE0*/
                {  3,   2,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE1*/
                {  3,   4,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE2*/
                {  3,   6,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE3*/
                {  3,   8,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE4*/
                {  3,  10,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE5*/
                {  3,  12,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE6*/
                {  3,  14,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE7*/
                {  3,  16,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE8*/
                {  3,  18,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE9*/
                {  3,  20,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE10*/
                {  3,  22,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE11*/
                {  3,  24,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE12*/
                {  3,  26,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE13*/
                {  3,  28,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE14*/
                {  3,  30,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE15*/
                {  1,   0,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE0*/
                {  1,   2,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE1*/
                {  1,   4,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE2*/
                {  1,   6,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE3*/
                {  1,   8,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE4*/
                {  1,  10,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE5*/
                {  1,  12,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE6*/
                {  1,  14,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE7*/
                {  1,  16,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE8*/
                {  1,  18,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE9*/
                {  1,  20,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE10*/
                {  1,  22,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE11*/
                {  1,  24,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE12*/
                {  1,  26,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE13*/
                {  1,  28,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE14*/
                {  1,  30,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE15*/
                {  3,   0,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE0*/
                {  3,   2,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE1*/
                {  3,   4,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE2*/
                {  3,   6,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE3*/
                {  3,   8,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE4*/
                {  3,  10,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE5*/
                {  3,  12,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE6*/
                {  3,  14,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE7*/
                {  3,  16,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE8*/
                {  3,  18,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE9*/
                {  3,  20,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE10*/
                {  3,  22,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE11*/
                {  3,  24,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE12*/
                {  3,  26,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE13*/
                {  3,  28,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE14*/
                {  3,  30,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE15*/
                {  1,   0,  29 STR_DSCP("IS_MPLS_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE0*/
                {  1,   2,  29 STR_DSCP("IS_MPLS_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE1*/
                {  1,   4,  29 STR_DSCP("IS_MPLS_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE2*/
                {  1,   6,  29 STR_DSCP("IS_MPLS_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE3*/
                {  1,   8,  29 STR_DSCP("IS_MPLS_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE4*/
                {  1,  10,  29 STR_DSCP("IS_MPLS_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE5*/
                {  1,  12,  29 STR_DSCP("IS_MPLS_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE6*/
                {  1,  14,  29 STR_DSCP("IS_MPLS_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE7*/
                {  1,  16,  29 STR_DSCP("IS_MPLS_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE8*/
                {  1,  18,  29 STR_DSCP("IS_MPLS_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE9*/
                {  1,  20,  29 STR_DSCP("IS_MPLS_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE10*/
                {  1,  22,  29 STR_DSCP("IS_MPLS_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE11*/
                {  1,  24,  29 STR_DSCP("IS_MPLS_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE12*/
                {  1,  26,  29 STR_DSCP("IS_MPLS_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE13*/
                {  1,  28,  29 STR_DSCP("IS_MPLS_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE14*/
                {  1,  30,  29 STR_DSCP("IS_MPLS_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE15*/
                { 15,   1,   0 STR_DSCP("MEP_INDEX_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE0*/
                { 15,   3,   0 STR_DSCP("MEP_INDEX_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE1*/
                { 15,   5,   0 STR_DSCP("MEP_INDEX_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE2*/
                { 15,   7,   0 STR_DSCP("MEP_INDEX_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE3*/
                { 15,   9,   0 STR_DSCP("MEP_INDEX_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE4*/
                { 15,  11,   0 STR_DSCP("MEP_INDEX_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE5*/
                { 15,  13,   0 STR_DSCP("MEP_INDEX_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE6*/
                { 15,  15,   0 STR_DSCP("MEP_INDEX_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE7*/
                { 15,  17,   0 STR_DSCP("MEP_INDEX_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE8*/
                { 15,  19,   0 STR_DSCP("MEP_INDEX_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE9*/
                { 15,  21,   0 STR_DSCP("MEP_INDEX_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE10*/
                { 15,  23,   0 STR_DSCP("MEP_INDEX_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE11*/
                { 15,  25,   0 STR_DSCP("MEP_INDEX_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE12*/
                { 15,  27,   0 STR_DSCP("MEP_INDEX_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE13*/
                { 15,  29,   0 STR_DSCP("MEP_INDEX_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE14*/
                { 15,  31,   0 STR_DSCP("MEP_INDEX_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE15*/
                {  1,   0,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE0*/
                {  1,   2,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE1*/
                {  1,   4,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE2*/
                {  1,   6,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE3*/
                {  1,   8,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE4*/
                {  1,  10,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE5*/
                {  1,  12,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE6*/
                {  1,  14,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE7*/
                {  1,  16,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE8*/
                {  1,  18,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE9*/
                {  1,  20,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE10*/
                {  1,  22,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE11*/
                {  1,  24,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE12*/
                {  1,  26,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE13*/
                {  1,  28,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE14*/
                {  1,  30,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE15*/
                {  2,   0,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE0*/
                {  2,   2,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE1*/
                {  2,   4,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE2*/
                {  2,   6,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE3*/
                {  2,   8,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE4*/
                {  2,  10,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE5*/
                {  2,  12,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE6*/
                {  2,  14,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE7*/
                {  2,  16,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE8*/
                {  2,  18,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE9*/
                {  2,  20,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE10*/
                {  2,  22,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE11*/
                {  2,  24,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE12*/
                {  2,  26,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE13*/
                {  2,  28,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE14*/
                {  2,  30,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE15*/
                { 15,   1,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE0*/
                { 15,   3,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE1")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE1*/
                { 15,   5,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE2")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE2*/
                { 15,   7,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE3")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE3*/
                { 15,   9,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE4")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE4*/
                { 15,  11,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE5")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE5*/
                { 15,  13,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE6")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE6*/
                { 15,  15,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE7")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE7*/
                { 15,  17,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE8")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE8*/
                { 15,  19,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE9")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE9*/
                { 15,  21,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE10")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE10*/
                { 15,  23,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE11")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE11*/
                { 15,  25,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE12")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE12*/
                { 15,  27,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE13")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE13*/
                { 15,  29,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE14")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE14*/
                { 15,  31,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE15")}, /*OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE15*/
};

static fields_t oam_cpu_access_ds_mp_ctl_reg_field[] = {
                { 15,   0,   0 STR_DSCP("DS_MP_PTR")}, /*OAM_CPU_ACCESS_DS_MP_CTL_DS_MP_PTR*/
                {  1,   0,  31 STR_DSCP("LOCK")}, /*OAM_CPU_ACCESS_DS_MP_CTL_LOCK*/
};

static fields_t oam_proc_locked_addr_entry_valid_reg_field[] = {
                {  4,   1,   0 STR_DSCP("CPU_LOCKED_ADDR_ENTRY_VALID")}, /*OAM_PROC_LOCKED_ADDR_ENTRY_VALID_CPU_LOCKED_ADDR_ENTRY_VALID*/
                {  4,   0,   0 STR_DSCP("LOCKED_ADDR_ENTRY_VALID")}, /*OAM_PROC_LOCKED_ADDR_ENTRY_VALID_LOCKED_ADDR_ENTRY_VALID*/
};

static fields_t oam_proc_interrupt_normal_reg_field[] = {
                {  1,   1,   0 STR_DSCP("MASK_RESET_NORMAL")}, /*OAM_PROC_INTERRUPT_NORMAL_MASK_RESET_NORMAL*/
                {  1,   0,   0 STR_DSCP("MASK_SET_NORMAL")}, /*OAM_PROC_INTERRUPT_NORMAL_MASK_SET_NORMAL*/
                {  1,   3,   0 STR_DSCP("VALUE_RESET_NORMAL")}, /*OAM_PROC_INTERRUPT_NORMAL_VALUE_RESET_NORMAL*/
                {  1,   2,   0 STR_DSCP("VALUE_SET_NORMAL")}, /*OAM_PROC_INTERRUPT_NORMAL_VALUE_SET_NORMAL*/
};

static fields_t oam_proc_interrupt_fatal_reg_field[] = {
                { 16,   1,   0 STR_DSCP("MASK_RESET_FATAL")}, /*OAM_PROC_INTERRUPT_FATAL_MASK_RESET_FATAL*/
                { 16,   0,   0 STR_DSCP("MASK_SET_FATAL")}, /*OAM_PROC_INTERRUPT_FATAL_MASK_SET_FATAL*/
                { 16,   3,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*OAM_PROC_INTERRUPT_FATAL_VALUE_RESET_FATAL*/
                { 16,   2,   0 STR_DSCP("VALUE_SET_FATAL")}, /*OAM_PROC_INTERRUPT_FATAL_VALUE_SET_FATAL*/
};

static fields_t oam_proc_parity_fail_record_reg_field[] = {
                {  1,   3,  16 STR_DSCP("DS_ICC_PARITY_FAIL")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_ICC_PARITY_FAIL*/
                {  6,   3,   0 STR_DSCP("DS_ICC_PARITY_FAIL_ADDR")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_ICC_PARITY_FAIL_ADDR*/
                {  1,   2,  16 STR_DSCP("DS_MA_NAME_PARITY_FAIL")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_MA_NAME_PARITY_FAIL*/
                { 11,   2,   0 STR_DSCP("DS_MA_NAME_PARITY_FAIL_ADDR")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_MA_NAME_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("DS_MA_PARITY_FAIL")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_MA_PARITY_FAIL*/
                { 11,   1,   0 STR_DSCP("DS_MA_PARITY_FAIL_ADDR")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_MA_PARITY_FAIL_ADDR*/
                {  1,   0,  16 STR_DSCP("DS_MP_PARITY_FAIL")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_MP_PARITY_FAIL*/
                { 11,   0,   0 STR_DSCP("DS_MP_PARITY_FAIL_ADDR")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_MP_PARITY_FAIL_ADDR*/
                {  1,   4,  16 STR_DSCP("DS_PORT_PROPERTY_PARITY_FAIL")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_PORT_PROPERTY_PARITY_FAIL*/
                {  8,   4,   0 STR_DSCP("DS_PORT_PROPERTY_PARITY_FAIL_ADDR")}, /*OAM_PROC_PARITY_FAIL_RECORD_DS_PORT_PROPERTY_PARITY_FAIL_ADDR*/
};

static fields_t oamproc_oam_proc_cfg_err_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("DS_RMEP_MEP_INDEX_CFG_ERR")}, /*OAMPROC_OAM_PROC_CFG_ERR_RECORD_DS_RMEP_MEP_INDEX_CFG_ERR*/
                { 15,   0,   0 STR_DSCP("DS_RMEP_MEP_INDEX_CFG_ERR_ADDR")}, /*OAMPROC_OAM_PROC_CFG_ERR_RECORD_DS_RMEP_MEP_INDEX_CFG_ERR_ADDR*/
};

static fields_t oam_proc_ds_init_reg_field[] = {
                {  1,   2,   0 STR_DSCP("DS_MA_INIT")}, /*OAM_PROC_DS_INIT_DS_MA_INIT*/
                {  1,   3,   0 STR_DSCP("DS_MA_INIT_DONE")}, /*OAM_PROC_DS_INIT_DS_MA_INIT_DONE*/
                {  1,   4,   0 STR_DSCP("DS_MA_NAME_INIT")}, /*OAM_PROC_DS_INIT_DS_MA_NAME_INIT*/
                {  1,   5,   0 STR_DSCP("DS_MA_NAME_INIT_DONE")}, /*OAM_PROC_DS_INIT_DS_MA_NAME_INIT_DONE*/
                {  1,   0,   0 STR_DSCP("DS_MP_INIT")}, /*OAM_PROC_DS_INIT_DS_MP_INIT*/
                {  1,   1,   0 STR_DSCP("DS_MP_INIT_DONE")}, /*OAM_PROC_DS_INIT_DS_MP_INIT_DONE*/
};

static fields_t parser_pbb_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("C_MAC_HASH_DISABLE")}, /*PARSER_PBB_CTL_C_MAC_HASH_DISABLE*/
                {  1,   0,  20 STR_DSCP("C_MAC_OUTER_VLAN_IS_CVLAN")}, /*PARSER_PBB_CTL_C_MAC_OUTER_VLAN_IS_CVLAN*/
                {  1,   0,  25 STR_DSCP("NCA_VALUE")}, /*PARSER_PBB_CTL_NCA_VALUE*/
                {  1,   0,  26 STR_DSCP("PBB_COS_ECMP_HASH_EN")}, /*PARSER_PBB_CTL_PBB_COS_ECMP_HASH_EN*/
                {  1,   0,  16 STR_DSCP("PBB_COS_HASH_EN")}, /*PARSER_PBB_CTL_PBB_COS_HASH_EN*/
                { 16,   1,   0 STR_DSCP("PBB_OAM_ETHER_TYPE")}, /*PARSER_PBB_CTL_PBB_OAM_ETHER_TYPE*/
                {  6,   1,  16 STR_DSCP("PBB_OAM_ETHER_TYPE_OFFSET")}, /*PARSER_PBB_CTL_PBB_OAM_ETHER_TYPE_OFFSET*/
                {  1,   0,  24 STR_DSCP("PBB_VLAN_HASH_EN")}, /*PARSER_PBB_CTL_PBB_VLAN_HASH_EN*/
                {  2,   0,  12 STR_DSCP("PBB_VLAN_PARSING_NUM")}, /*PARSER_PBB_CTL_PBB_VLAN_PARSING_NUM*/
};

static fields_t parser_packet_type_table_reg_field[] = {
                {  4,   0,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE0")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE0*/
                {  4,   1,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE1")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE1*/
                {  4,   2,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE2")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE2*/
                {  4,   3,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE3")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE3*/
                {  4,   4,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE4")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE4*/
                {  4,   5,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE5")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE5*/
                {  4,   6,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE6")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE6*/
                {  4,   7,   4 STR_DSCP("PACKET_TYPE_LAYER2_TYPE7")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE7*/
                {  4,   0,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE0")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE0*/
                {  4,   1,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE1")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE1*/
                {  4,   2,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE2")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE2*/
                {  4,   3,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE3")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE3*/
                {  4,   4,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE4")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE4*/
                {  4,   5,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE5")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE5*/
                {  4,   6,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE6")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE6*/
                {  4,   7,   0 STR_DSCP("PACKET_TYPE_LAYER3_TYPE7")}, /*PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE7*/
};

static fields_t parser_ethernet_ctl_reg_field[] = {
                {  1,   0,  12 STR_DSCP("ALLOW_NON_ZERO_OUI")}, /*PARSER_ETHERNET_CTL_ALLOW_NON_ZERO_OUI*/
                { 16,   2,   0 STR_DSCP("BVLAN_TPID")}, /*PARSER_ETHERNET_CTL_BVLAN_TPID*/
                {  1,   0,   4 STR_DSCP("COS_ECMP_HASH_EN")}, /*PARSER_ETHERNET_CTL_COS_ECMP_HASH_EN*/
                {  1,   0,  14 STR_DSCP("COS_HASH_EN")}, /*PARSER_ETHERNET_CTL_COS_HASH_EN*/
                { 16,   0,  16 STR_DSCP("CVLAN_TPID")}, /*PARSER_ETHERNET_CTL_CVLAN_TPID*/
                {  1,   3,   4 STR_DSCP("ISID_HASH_EN")}, /*PARSER_ETHERNET_CTL_ISID_HASH_EN*/
                {  1,   3,   3 STR_DSCP("I_PCP_HASH_EN")}, /*PARSER_ETHERNET_CTL_I_PCP_HASH_EN*/
                { 16,   2,  16 STR_DSCP("I_TAG_TPID")}, /*PARSER_ETHERNET_CTL_I_TAG_TPID*/
                {  1,   0,  13 STR_DSCP("LAYER2_HEADER_PROTOCOL_HASH_EN")}, /*PARSER_ETHERNET_CTL_LAYER2_HEADER_PROTOCOL_HASH_EN*/
                {  4,   0,   0 STR_DSCP("MAC_HASH_DISABLE")}, /*PARSER_ETHERNET_CTL_MAC_HASH_DISABLE*/
                { 16,   1,   0 STR_DSCP("MAX_LENGTH_FIELD")}, /*PARSER_ETHERNET_CTL_MAX_LENGTH_FIELD*/
                {  1,   0,   7 STR_DSCP("MOD_HASH_EN")}, /*PARSER_ETHERNET_CTL_MOD_HASH_EN*/
                {  1,   3,   5 STR_DSCP("PARSING_QUAD_VLAN")}, /*PARSER_ETHERNET_CTL_PARSING_QUAD_VLAN*/
                {  1,   0,   6 STR_DSCP("PORT_HASH_EN")}, /*PARSER_ETHERNET_CTL_PORT_HASH_EN*/
                { 16,   4,  16 STR_DSCP("SVLAN_TPID0")}, /*PARSER_ETHERNET_CTL_SVLAN_TPID0*/
                { 16,   4,   0 STR_DSCP("SVLAN_TPID1")}, /*PARSER_ETHERNET_CTL_SVLAN_TPID1*/
                { 16,   5,  16 STR_DSCP("SVLAN_TPID2")}, /*PARSER_ETHERNET_CTL_SVLAN_TPID2*/
                { 16,   5,   0 STR_DSCP("SVLAN_TPID3")}, /*PARSER_ETHERNET_CTL_SVLAN_TPID3*/
                {  1,   0,  15 STR_DSCP("VLAN_HASH_EN")}, /*PARSER_ETHERNET_CTL_VLAN_HASH_EN*/
                {  1,   0,   5 STR_DSCP("VLAN_HASH_MODE")}, /*PARSER_ETHERNET_CTL_VLAN_HASH_MODE*/
                {  2,   3,   0 STR_DSCP("VLAN_PARSING_NUM")}, /*PARSER_ETHERNET_CTL_VLAN_PARSING_NUM*/
};

static fields_t parser_layer2_protocol_cam_valid_reg_field[] = {
                { 16,   0,   0 STR_DSCP("LAYER2_CAM_ENTRY_VALID")}, /*PARSER_LAYER2_PROTOCOL_CAM_VALID_LAYER2_CAM_ENTRY_VALID*/
};

static fields_t parser_layer2_protocol_cam_reg_field[] = {
                {  4,   0,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET0")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET0*/
                {  4,   1,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET1")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET1*/
                {  4,   2,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET2")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET2*/
                {  4,   3,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET3")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET3*/
                {  4,   4,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET4")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET4*/
                {  4,   5,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET5")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET5*/
                {  4,   6,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET6")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET6*/
                {  4,   7,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET7")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET7*/
                {  4,   8,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET8")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET8*/
                {  4,   9,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET9")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET9*/
                {  4,  10,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET10")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET10*/
                {  4,  11,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET11")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET11*/
                {  4,  12,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET12")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET12*/
                {  4,  13,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET13")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET13*/
                {  4,  14,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET14")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET14*/
                {  4,  15,  24 STR_DSCP("LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET15")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET15*/
                {  4,   0,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE0")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE0*/
                {  4,   1,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE1")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE1*/
                {  4,   2,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE2")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE2*/
                {  4,   3,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE3")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE3*/
                {  4,   4,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE4")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE4*/
                {  4,   5,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE5")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE5*/
                {  4,   6,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE6")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE6*/
                {  4,   7,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE7")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE7*/
                {  4,   8,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE8")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE8*/
                {  4,   9,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE9")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE9*/
                {  4,  10,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE10")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE10*/
                {  4,  11,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE11")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE11*/
                {  4,  12,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE12")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE12*/
                {  4,  13,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE13")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE13*/
                {  4,  14,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE14")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE14*/
                {  4,  15,  28 STR_DSCP("LAYER2_PROTOCOL_CAM_LAYER3_TYPE15")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE15*/
                { 23,  16,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK0")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK0*/
                { 23,  17,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK1")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK1*/
                { 23,  18,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK2")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK2*/
                { 23,  19,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK3")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK3*/
                { 23,  20,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK4")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK4*/
                { 23,  21,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK5")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK5*/
                { 23,  22,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK6")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK6*/
                { 23,  23,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK7")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK7*/
                { 23,  24,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK8")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK8*/
                { 23,  25,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK9")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK9*/
                { 23,  26,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK10")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK10*/
                { 23,  27,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK11")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK11*/
                { 23,  28,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK12")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK12*/
                { 23,  29,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK13")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK13*/
                { 23,  30,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK14")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK14*/
                { 23,  31,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_MASK15")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK15*/
                { 23,   0,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE0")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE0*/
                { 23,   1,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE1")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE1*/
                { 23,   2,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE2")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE2*/
                { 23,   3,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE3")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE3*/
                { 23,   4,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE4")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE4*/
                { 23,   5,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE5")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE5*/
                { 23,   6,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE6")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE6*/
                { 23,   7,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE7")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE7*/
                { 23,   8,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE8")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE8*/
                { 23,   9,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE9")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE9*/
                { 23,  10,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE10")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE10*/
                { 23,  11,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE11")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE11*/
                { 23,  12,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE12")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE12*/
                { 23,  13,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE13")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE13*/
                { 23,  14,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE14")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE14*/
                { 23,  15,   0 STR_DSCP("LAYER2_PROTOCOL_CAM_VALUE15")}, /*PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE15*/
};

static fields_t parser_layer2_flex_ctl_reg_field[] = {
                {  8,   2,   0 STR_DSCP("LAYER2_BASIC_OFFSET")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BASIC_OFFSET*/
                {  5,   0,  24 STR_DSCP("LAYER2_BYTE_SELECT0")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT0*/
                {  5,   0,  16 STR_DSCP("LAYER2_BYTE_SELECT1")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT1*/
                {  5,   0,   8 STR_DSCP("LAYER2_BYTE_SELECT2")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT2*/
                {  5,   0,   0 STR_DSCP("LAYER2_BYTE_SELECT3")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT3*/
                {  5,   1,  24 STR_DSCP("LAYER2_BYTE_SELECT4")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT4*/
                {  5,   1,  16 STR_DSCP("LAYER2_BYTE_SELECT5")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT5*/
                {  8,   2,   8 STR_DSCP("LAYER2_MIN_LENGTH")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_MIN_LENGTH*/
                {  5,   1,   8 STR_DSCP("LAYER2_PROTOCOL_BYTE_SELECT0")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_PROTOCOL_BYTE_SELECT0*/
                {  5,   1,   0 STR_DSCP("LAYER2_PROTOCOL_BYTE_SELECT1")}, /*PARSER_LAYER2_FLEX_CTL_LAYER2_PROTOCOL_BYTE_SELECT1*/
};

static fields_t parser_mpls_ctl_reg_field[] = {
                {  1,   0,  10 STR_DSCP("MPLS_DSCP_ECMP_HASH_EN")}, /*PARSER_MPLS_CTL_MPLS_DSCP_ECMP_HASH_EN*/
                {  1,   0,   8 STR_DSCP("MPLS_FLOW_LABEL_ECMP_HASH_EN")}, /*PARSER_MPLS_CTL_MPLS_FLOW_LABEL_ECMP_HASH_EN*/
                {  4,   0,   0 STR_DSCP("MPLS_IP_HASH_DISABLE")}, /*PARSER_MPLS_CTL_MPLS_IP_HASH_DISABLE*/
                {  1,   0,  12 STR_DSCP("MPLS_PROTOCOL_ECMP_HASH_EN")}, /*PARSER_MPLS_CTL_MPLS_PROTOCOL_ECMP_HASH_EN*/
                {  1,   0,   9 STR_DSCP("MPLS_PROTOCOL_HASH_EN")}, /*PARSER_MPLS_CTL_MPLS_PROTOCOL_HASH_EN*/
                {  1,   0,  13 STR_DSCP("USE_MPLS_HASH")}, /*PARSER_MPLS_CTL_USE_MPLS_HASH*/
};

static fields_t parser_ip_hash_ctl_reg_field[] = {
                {  1,   0,  10 STR_DSCP("DSCP_ECMP_HASH_EN")}, /*PARSER_IP_HASH_CTL_DSCP_ECMP_HASH_EN*/
                {  1,   0,   8 STR_DSCP("FLOW_LABEL_ECMP_HASH_EN")}, /*PARSER_IP_HASH_CTL_FLOW_LABEL_ECMP_HASH_EN*/
                {  4,   0,   0 STR_DSCP("IP_HASH_DISABLE")}, /*PARSER_IP_HASH_CTL_IP_HASH_DISABLE*/
                {  1,   0,  11 STR_DSCP("PROTOCOL_ECMP_HASH_EN")}, /*PARSER_IP_HASH_CTL_PROTOCOL_ECMP_HASH_EN*/
                {  1,   0,   9 STR_DSCP("PROTOCOL_HASH_EN")}, /*PARSER_IP_HASH_CTL_PROTOCOL_HASH_EN*/
                {  2,   0,  16 STR_DSCP("SMALL_FRAGMENT_OFFSET")}, /*PARSER_IP_HASH_CTL_SMALL_FRAGMENT_OFFSET*/
                {  1,   0,  12 STR_DSCP("USE_IP_HASH")}, /*PARSER_IP_HASH_CTL_USE_IP_HASH*/
};

static fields_t parser_ipv6_ctl_reg_field[] = {
                {  1,   0,  31 STR_DSCP("IPV6_EXT_DISABLE")}, /*PARSER_IPV6_CTL_IPV6_EXT_DISABLE*/
                {  4,   0,  24 STR_DSCP("IPV6_EXT_LEVEL0")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL0*/
                {  4,   0,  16 STR_DSCP("IPV6_EXT_LEVEL1")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL1*/
                {  4,   0,   8 STR_DSCP("IPV6_EXT_LEVEL2")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL2*/
                {  4,   0,   0 STR_DSCP("IPV6_EXT_LEVEL3")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL3*/
                {  4,   1,  24 STR_DSCP("IPV6_EXT_LEVEL4")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL4*/
                {  4,   1,  16 STR_DSCP("IPV6_EXT_LEVEL5")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL5*/
                {  4,   1,   8 STR_DSCP("IPV6_EXT_LEVEL6")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL6*/
                {  4,   1,   0 STR_DSCP("IPV6_EXT_LEVEL7")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL7*/
                {  1,   0,  30 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN0")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN0*/
                {  1,   0,  22 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN1")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN1*/
                {  1,   0,  14 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN2")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN2*/
                {  1,   0,   6 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN3")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN3*/
                {  1,   1,  30 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN4")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN4*/
                {  1,   1,  22 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN5")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN5*/
                {  1,   1,  14 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN6")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN6*/
                {  1,   1,   6 STR_DSCP("IPV6_EXT_LEVEL_CHECK_EN7")}, /*PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN7*/
                {  1,   0,  28 STR_DSCP("IPV6_EXT_SHIFT0")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT0*/
                {  1,   0,  20 STR_DSCP("IPV6_EXT_SHIFT1")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT1*/
                {  1,   0,  12 STR_DSCP("IPV6_EXT_SHIFT2")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT2*/
                {  1,   0,   4 STR_DSCP("IPV6_EXT_SHIFT3")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT3*/
                {  1,   1,  28 STR_DSCP("IPV6_EXT_SHIFT4")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT4*/
                {  1,   1,  20 STR_DSCP("IPV6_EXT_SHIFT5")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT5*/
                {  1,   1,  12 STR_DSCP("IPV6_EXT_SHIFT6")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT6*/
                {  1,   1,   4 STR_DSCP("IPV6_EXT_SHIFT7")}, /*PARSER_IPV6_CTL_IPV6_EXT_SHIFT7*/
                {  8,   2,   0 STR_DSCP("IPV6_FLEX_EXT_HEADER0")}, /*PARSER_IPV6_CTL_IPV6_FLEX_EXT_HEADER0*/
                {  8,   2,   8 STR_DSCP("IPV6_FLEX_EXT_HEADER1")}, /*PARSER_IPV6_CTL_IPV6_FLEX_EXT_HEADER1*/
                {  1,   0,  29 STR_DSCP("IPV6_SET_IP_OPTIONS0")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS0*/
                {  1,   0,  21 STR_DSCP("IPV6_SET_IP_OPTIONS1")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS1*/
                {  1,   0,  13 STR_DSCP("IPV6_SET_IP_OPTIONS2")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS2*/
                {  1,   0,   5 STR_DSCP("IPV6_SET_IP_OPTIONS3")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS3*/
                {  1,   1,  29 STR_DSCP("IPV6_SET_IP_OPTIONS4")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS4*/
                {  1,   1,  21 STR_DSCP("IPV6_SET_IP_OPTIONS5")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS5*/
                {  1,   1,  13 STR_DSCP("IPV6_SET_IP_OPTIONS6")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS6*/
                {  1,   1,   5 STR_DSCP("IPV6_SET_IP_OPTIONS7")}, /*PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS7*/
                {  1,   2,  24 STR_DSCP("PARSER_IPV6_ERROR_OPTION_EN")}, /*PARSER_IPV6_CTL_PARSER_IPV6_ERROR_OPTION_EN*/
                {  8,   2,  16 STR_DSCP("RESERVED_L3_HEADER_PROTOCOL")}, /*PARSER_IPV6_CTL_RESERVED_L3_HEADER_PROTOCOL*/
};

static fields_t parser_layer3_flex_ctl_reg_field[] = {
                {  8,   2,   0 STR_DSCP("LAYER3_BASIC_OFFSET")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BASIC_OFFSET*/
                {  5,   0,  24 STR_DSCP("LAYER3_BYTE_SELECT0")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT0*/
                {  5,   0,  16 STR_DSCP("LAYER3_BYTE_SELECT1")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT1*/
                {  5,   0,   8 STR_DSCP("LAYER3_BYTE_SELECT2")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT2*/
                {  5,   0,   0 STR_DSCP("LAYER3_BYTE_SELECT3")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT3*/
                {  5,   1,  24 STR_DSCP("LAYER3_BYTE_SELECT4")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT4*/
                {  5,   1,  16 STR_DSCP("LAYER3_BYTE_SELECT5")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT5*/
                {  5,   1,   8 STR_DSCP("LAYER3_BYTE_SELECT6")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT6*/
                {  5,   1,   0 STR_DSCP("LAYER3_BYTE_SELECT7")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT7*/
                {  8,   2,  16 STR_DSCP("LAYER3_MIN_LENGTH")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_MIN_LENGTH*/
                {  5,   2,   8 STR_DSCP("LAYER3_PROTOCOL_BYTE_SELECT")}, /*PARSER_LAYER3_FLEX_CTL_LAYER3_PROTOCOL_BYTE_SELECT*/
};

static fields_t parser_layer3_protocol_cam_valid_reg_field[] = {
                { 16,   0,   0 STR_DSCP("LAYER3_CAM_ENTRY_VALID")}, /*PARSER_LAYER3_PROTOCOL_CAM_VALID_LAYER3_CAM_ENTRY_VALID*/
};

static fields_t parser_layer3_protocol_cam_reg_field[] = {
                {  4,   0,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET0")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET0*/
                {  4,   1,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET1")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET1*/
                {  4,   2,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET2")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET2*/
                {  4,   3,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET3")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET3*/
                {  4,   4,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET4")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET4*/
                {  4,   5,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET5")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET5*/
                {  4,   6,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET6")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET6*/
                {  4,   7,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET7")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET7*/
                {  4,   8,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET8")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET8*/
                {  4,   9,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET9")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET9*/
                {  4,  10,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET10")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET10*/
                {  4,  11,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET11")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET11*/
                {  4,  12,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET12")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET12*/
                {  4,  13,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET13")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET13*/
                {  4,  14,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET14")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET14*/
                {  4,  15,  24 STR_DSCP("LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET15")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET15*/
                {  8,   0,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL0")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL0*/
                {  8,   1,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL1")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL1*/
                {  8,   2,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL2")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL2*/
                {  8,   3,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL3")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL3*/
                {  8,   4,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL4")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL4*/
                {  8,   5,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL5")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL5*/
                {  8,   6,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL6")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL6*/
                {  8,   7,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL7")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL7*/
                {  8,   8,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL8")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL8*/
                {  8,   9,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL9")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL9*/
                {  8,  10,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL10")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL10*/
                {  8,  11,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL11")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL11*/
                {  8,  12,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL12")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL12*/
                {  8,  13,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL13")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL13*/
                {  8,  14,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL14")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL14*/
                {  8,  15,   0 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL15")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL15*/
                {  8,   0,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK0")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK0*/
                {  8,   1,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK1")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK1*/
                {  8,   2,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK2")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK2*/
                {  8,   3,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK3")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK3*/
                {  8,   4,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK4")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK4*/
                {  8,   5,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK5")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK5*/
                {  8,   6,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK6")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK6*/
                {  8,   7,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK7")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK7*/
                {  8,   8,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK8")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK8*/
                {  8,   9,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK9")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK9*/
                {  8,  10,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK10")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK10*/
                {  8,  11,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK11")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK11*/
                {  8,  12,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK12")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK12*/
                {  8,  13,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK13")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK13*/
                {  8,  14,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK14")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK14*/
                {  8,  15,   8 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK15")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK15*/
                {  4,   0,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE0")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE0*/
                {  4,   1,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE1")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE1*/
                {  4,   2,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE2")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE2*/
                {  4,   3,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE3")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE3*/
                {  4,   4,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE4")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE4*/
                {  4,   5,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE5")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE5*/
                {  4,   6,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE6")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE6*/
                {  4,   7,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE7")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE7*/
                {  4,   8,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE8")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE8*/
                {  4,   9,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE9")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE9*/
                {  4,  10,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE10")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE10*/
                {  4,  11,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE11")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE11*/
                {  4,  12,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE12")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE12*/
                {  4,  13,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE13")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE13*/
                {  4,  14,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE14")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE14*/
                {  4,  15,  16 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE15")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE15*/
                {  4,   0,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK0")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK0*/
                {  4,   1,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK1")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK1*/
                {  4,   2,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK2")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK2*/
                {  4,   3,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK3")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK3*/
                {  4,   4,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK4")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK4*/
                {  4,   5,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK5")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK5*/
                {  4,   6,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK6")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK6*/
                {  4,   7,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK7")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK7*/
                {  4,   8,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK8")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK8*/
                {  4,   9,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK9")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK9*/
                {  4,  10,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK10")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK10*/
                {  4,  11,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK11")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK11*/
                {  4,  12,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK12")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK12*/
                {  4,  13,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK13")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK13*/
                {  4,  14,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK14")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK14*/
                {  4,  15,  20 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK15")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK15*/
                {  4,   0,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE0")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE0*/
                {  4,   1,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE1")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE1*/
                {  4,   2,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE2")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE2*/
                {  4,   3,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE3")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE3*/
                {  4,   4,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE4")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE4*/
                {  4,   5,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE5")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE5*/
                {  4,   6,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE6")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE6*/
                {  4,   7,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE7")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE7*/
                {  4,   8,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE8")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE8*/
                {  4,   9,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE9")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE9*/
                {  4,  10,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE10")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE10*/
                {  4,  11,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE11")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE11*/
                {  4,  12,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE12")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE12*/
                {  4,  13,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE13")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE13*/
                {  4,  14,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE14")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE14*/
                {  4,  15,  28 STR_DSCP("LAYER3_PROTOCOL_CAM_LAYER4_TYPE15")}, /*PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE15*/
};

static fields_t parser_application_cam_reg_field[] = {
                {  1,   0,  29 STR_DSCP("APPLICATION_CAM_APPLICATION_TYPE0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_APPLICATION_TYPE0*/
                {  1,   1,  29 STR_DSCP("APPLICATION_CAM_APPLICATION_TYPE1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_APPLICATION_TYPE1*/
                {  5,   0,  24 STR_DSCP("APPLICATION_CAM_BYTE0_SELECT0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE0_SELECT0*/
                {  5,   1,  24 STR_DSCP("APPLICATION_CAM_BYTE0_SELECT1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE0_SELECT1*/
                {  5,   0,  16 STR_DSCP("APPLICATION_CAM_BYTE1_SELECT0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE1_SELECT0*/
                {  5,   1,  16 STR_DSCP("APPLICATION_CAM_BYTE1_SELECT1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE1_SELECT1*/
                {  1,   0,  23 STR_DSCP("APPLICATION_CAM_BYTE_SELECT_DEST0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE_SELECT_DEST0*/
                {  1,   1,  23 STR_DSCP("APPLICATION_CAM_BYTE_SELECT_DEST1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE_SELECT_DEST1*/
                {  1,   0,  14 STR_DSCP("APPLICATION_CAM_DEST_PORT_MASK0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_MASK0*/
                {  1,   1,  14 STR_DSCP("APPLICATION_CAM_DEST_PORT_MASK1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_MASK1*/
                { 16,   2,   0 STR_DSCP("APPLICATION_CAM_DEST_PORT_VALUE0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_VALUE0*/
                { 16,   3,   0 STR_DSCP("APPLICATION_CAM_DEST_PORT_VALUE1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_VALUE1*/
                {  1,   0,  22 STR_DSCP("APPLICATION_CAM_ENTRY_VALID0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_ENTRY_VALID0*/
                {  1,   1,  22 STR_DSCP("APPLICATION_CAM_ENTRY_VALID1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_ENTRY_VALID1*/
                {  1,   0,   7 STR_DSCP("APPLICATION_CAM_IS_TCP_MASK0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_MASK0*/
                {  1,   1,   7 STR_DSCP("APPLICATION_CAM_IS_TCP_MASK1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_MASK1*/
                {  1,   0,   6 STR_DSCP("APPLICATION_CAM_IS_TCP_VALUE0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_VALUE0*/
                {  1,   1,   6 STR_DSCP("APPLICATION_CAM_IS_TCP_VALUE1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_VALUE1*/
                {  1,   0,  15 STR_DSCP("APPLICATION_CAM_SOURCE_PORT_MASK0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_MASK0*/
                {  1,   1,  15 STR_DSCP("APPLICATION_CAM_SOURCE_PORT_MASK1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_MASK1*/
                { 16,   2,  16 STR_DSCP("APPLICATION_CAM_SOURCE_PORT_VALUE0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_VALUE0*/
                { 16,   3,  16 STR_DSCP("APPLICATION_CAM_SOURCE_PORT_VALUE1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_VALUE1*/
                {  6,   0,   8 STR_DSCP("APPLICATION_CAM_TCP_FLAG_MASK0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_MASK0*/
                {  6,   1,   8 STR_DSCP("APPLICATION_CAM_TCP_FLAG_MASK1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_MASK1*/
                {  6,   0,   0 STR_DSCP("APPLICATION_CAM_TCP_FLAG_VALUE0")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_VALUE0*/
                {  6,   1,   0 STR_DSCP("APPLICATION_CAM_TCP_FLAG_VALUE1")}, /*PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_VALUE1*/
};

static fields_t parser_l4_hash_ctl_reg_field[] = {
                {  1,   0,   2 STR_DSCP("DEST_PORT_ECMP_HASH_EN")}, /*PARSER_L4_HASH_CTL_DEST_PORT_ECMP_HASH_EN*/
                {  1,   0,   0 STR_DSCP("DEST_PORT_HASH_EN")}, /*PARSER_L4_HASH_CTL_DEST_PORT_HASH_EN*/
                {  1,   0,   3 STR_DSCP("SOURCE_PORT_ECMP_HASH_EN")}, /*PARSER_L4_HASH_CTL_SOURCE_PORT_ECMP_HASH_EN*/
                {  1,   0,   1 STR_DSCP("SOURCE_PORT_HASH_EN")}, /*PARSER_L4_HASH_CTL_SOURCE_PORT_HASH_EN*/
                {  1,   0,   4 STR_DSCP("USE_LAYER4_HASH")}, /*PARSER_L4_HASH_CTL_USE_LAYER4_HASH*/
};

static fields_t parser_layer4_flag_op_ctl_reg_field[] = {
                {  1,   0,   8 STR_DSCP("LAYER4_OP_AND_OR0")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR0*/
                {  1,   1,   8 STR_DSCP("LAYER4_OP_AND_OR1")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR1*/
                {  1,   2,   8 STR_DSCP("LAYER4_OP_AND_OR2")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR2*/
                {  1,   3,   8 STR_DSCP("LAYER4_OP_AND_OR3")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR3*/
                {  6,   0,   0 STR_DSCP("LAYER4_OP_FLAGS_MASK0")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK0*/
                {  6,   1,   0 STR_DSCP("LAYER4_OP_FLAGS_MASK1")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK1*/
                {  6,   2,   0 STR_DSCP("LAYER4_OP_FLAGS_MASK2")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK2*/
                {  6,   3,   0 STR_DSCP("LAYER4_OP_FLAGS_MASK3")}, /*PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK3*/
};

static fields_t parser_layer4_port_op_sel_reg_field[] = {
                {  8,   0,   0 STR_DSCP("LAYER4_OP_DEST_PORT")}, /*PARSER_LAYER4_PORT_OP_SEL_LAYER4_OP_DEST_PORT*/
};

static fields_t parser_layer4_port_op_ctl_reg_field[] = {
                { 16,   0,  16 STR_DSCP("LAYER4_OP_PORT_MAX0")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX0*/
                { 16,   1,  16 STR_DSCP("LAYER4_OP_PORT_MAX1")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX1*/
                { 16,   2,  16 STR_DSCP("LAYER4_OP_PORT_MAX2")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX2*/
                { 16,   3,  16 STR_DSCP("LAYER4_OP_PORT_MAX3")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX3*/
                { 16,   4,  16 STR_DSCP("LAYER4_OP_PORT_MAX4")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX4*/
                { 16,   5,  16 STR_DSCP("LAYER4_OP_PORT_MAX5")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX5*/
                { 16,   6,  16 STR_DSCP("LAYER4_OP_PORT_MAX6")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX6*/
                { 16,   7,  16 STR_DSCP("LAYER4_OP_PORT_MAX7")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX7*/
                { 16,   0,   0 STR_DSCP("LAYER4_OP_PORT_MIN0")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN0*/
                { 16,   1,   0 STR_DSCP("LAYER4_OP_PORT_MIN1")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN1*/
                { 16,   2,   0 STR_DSCP("LAYER4_OP_PORT_MIN2")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN2*/
                { 16,   3,   0 STR_DSCP("LAYER4_OP_PORT_MIN3")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN3*/
                { 16,   4,   0 STR_DSCP("LAYER4_OP_PORT_MIN4")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN4*/
                { 16,   5,   0 STR_DSCP("LAYER4_OP_PORT_MIN5")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN5*/
                { 16,   6,   0 STR_DSCP("LAYER4_OP_PORT_MIN6")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN6*/
                { 16,   7,   0 STR_DSCP("LAYER4_OP_PORT_MIN7")}, /*PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN7*/
};

static fields_t parser_udp_app_op_ctl_reg_field[] = {
                { 16,   0,  16 STR_DSCP("UDP_APP_MASK0")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_MASK0*/
                { 16,   1,  16 STR_DSCP("UDP_APP_MASK1")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_MASK1*/
                { 16,   2,  16 STR_DSCP("UDP_APP_MASK2")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_MASK2*/
                { 16,   3,  16 STR_DSCP("UDP_APP_MASK3")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_MASK3*/
                { 16,   0,   0 STR_DSCP("UDP_APP_VALUE0")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE0*/
                { 16,   1,   0 STR_DSCP("UDP_APP_VALUE1")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE1*/
                { 16,   2,   0 STR_DSCP("UDP_APP_VALUE2")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE2*/
                { 16,   3,   0 STR_DSCP("UDP_APP_VALUE3")}, /*PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE3*/
};

static fields_t parser_layer4_length_op_ctl_reg_field[] = {
                { 14,   0,   0 STR_DSCP("LAYER4_OP_LENGTH1")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH1*/
                { 14,   1,   0 STR_DSCP("LAYER4_OP_LENGTH2")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH2*/
                { 14,   2,   0 STR_DSCP("LAYER4_OP_LENGTH3")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH3*/
                { 14,   3,   0 STR_DSCP("LAYER4_OP_LENGTH4")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH4*/
                { 14,   4,   0 STR_DSCP("LAYER4_OP_LENGTH5")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH5*/
                { 14,   5,   0 STR_DSCP("LAYER4_OP_LENGTH6")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH6*/
                { 14,   6,   0 STR_DSCP("LAYER4_OP_LENGTH7")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH7*/
                { 14,   7,   0 STR_DSCP("LAYER4_OP_LENGTH8")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH8*/
                { 14,   8,   0 STR_DSCP("LAYER4_OP_LENGTH9")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH9*/
                { 14,   9,   0 STR_DSCP("LAYER4_OP_LENGTH10")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH10*/
                { 14,  10,   0 STR_DSCP("LAYER4_OP_LENGTH11")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH11*/
                { 14,  11,   0 STR_DSCP("LAYER4_OP_LENGTH12")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH12*/
                { 14,  12,   0 STR_DSCP("LAYER4_OP_LENGTH13")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH13*/
                { 14,  13,   0 STR_DSCP("LAYER4_OP_LENGTH14")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH14*/
                { 14,  14,   0 STR_DSCP("LAYER4_OP_LENGTH15")}, /*PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH15*/
};

static fields_t parser_layer4_flex_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("LAYER4_APP_MIN_LENGTH")}, /*PARSER_LAYER4_FLEX_CTL_LAYER4_APP_MIN_LENGTH*/
                {  5,   0,   8 STR_DSCP("LAYER4_BYTE_SELECT0")}, /*PARSER_LAYER4_FLEX_CTL_LAYER4_BYTE_SELECT0*/
                {  5,   0,   0 STR_DSCP("LAYER4_BYTE_SELECT1")}, /*PARSER_LAYER4_FLEX_CTL_LAYER4_BYTE_SELECT1*/
                {  5,   0,  16 STR_DSCP("LAYER4_MIN_LENGTH")}, /*PARSER_LAYER4_FLEX_CTL_LAYER4_MIN_LENGTH*/
};

static fields_t parser_layer4_ptp_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*PARSER_LAYER4_PTP_CTL_PTP_EN*/
                { 16,   1,  16 STR_DSCP("PTP_PORT0")}, /*PARSER_LAYER4_PTP_CTL_PTP_PORT0*/
                { 16,   1,   0 STR_DSCP("PTP_PORT1")}, /*PARSER_LAYER4_PTP_CTL_PTP_PORT1*/
};

static fields_t parser_interrupt_reg_field[] = {
                { 18,   5,   0 STR_DSCP("EPE_MASK_RESET")}, /*PARSER_INTERRUPT_EPE_MASK_RESET*/
                { 18,   4,   0 STR_DSCP("EPE_MASK_SET")}, /*PARSER_INTERRUPT_EPE_MASK_SET*/
                { 18,   7,   0 STR_DSCP("EPE_VALUE_RESET")}, /*PARSER_INTERRUPT_EPE_VALUE_RESET*/
                { 18,   6,   0 STR_DSCP("EPE_VALUE_SET")}, /*PARSER_INTERRUPT_EPE_VALUE_SET*/
                { 18,   1,   0 STR_DSCP("IPE_MASK_RESET")}, /*PARSER_INTERRUPT_IPE_MASK_RESET*/
                { 18,   0,   0 STR_DSCP("IPE_MASK_SET")}, /*PARSER_INTERRUPT_IPE_MASK_SET*/
                { 18,   3,   0 STR_DSCP("IPE_VALUE_RESET")}, /*PARSER_INTERRUPT_IPE_VALUE_RESET*/
                { 18,   2,   0 STR_DSCP("IPE_VALUE_SET")}, /*PARSER_INTERRUPT_IPE_VALUE_SET*/
};

static fields_t parser_debug_reg_field[] = {
                {  4,   2,   0 STR_DSCP("EPE_IN_PKT_CNT")}, /*PARSER_DEBUG_EPE_IN_PKT_CNT*/
                {  4,   3,   0 STR_DSCP("EPE_OUT_PKT_CNT")}, /*PARSER_DEBUG_EPE_OUT_PKT_CNT*/
                {  4,   0,   0 STR_DSCP("IPE_IN_PKT_CNT")}, /*PARSER_DEBUG_IPE_IN_PKT_CNT*/
                {  4,   1,   0 STR_DSCP("IPE_OUT_PKT_CNT")}, /*PARSER_DEBUG_IPE_OUT_PKT_CNT*/
};

static fields_t parser_state_reg_field[] = {
                {  7,   3,   0 STR_DSCP("EPE_PARSER_L2_FSM_PS")}, /*PARSER_STATE_EPE_PARSER_L2_FSM_PS*/
                {  7,   4,   0 STR_DSCP("EPE_PARSER_L3_FSM_PS")}, /*PARSER_STATE_EPE_PARSER_L3_FSM_PS*/
                {  7,   5,   0 STR_DSCP("EPE_PARSER_L4_FSM_PS")}, /*PARSER_STATE_EPE_PARSER_L4_FSM_PS*/
                {  7,   0,   0 STR_DSCP("IPE_PARSER_L2_FSM_PS")}, /*PARSER_STATE_IPE_PARSER_L2_FSM_PS*/
                {  7,   1,   0 STR_DSCP("IPE_PARSER_L3_FSM_PS")}, /*PARSER_STATE_IPE_PARSER_L3_FSM_PS*/
                {  7,   2,   0 STR_DSCP("IPE_PARSER_L4_FSM_PS")}, /*PARSER_STATE_IPE_PARSER_L4_FSM_PS*/
};

static fields_t pb_ctl_interrupt_reg_field[] = {
                {  6,   1,   0 STR_DSCP("MASK_RESET")}, /*PB_CTL_INTERRUPT_MASK_RESET*/
                {  6,   0,   0 STR_DSCP("MASK_SET")}, /*PB_CTL_INTERRUPT_MASK_SET*/
                {  6,   3,   0 STR_DSCP("VALUE_RESET")}, /*PB_CTL_INTERRUPT_VALUE_RESET*/
                {  6,   2,   0 STR_DSCP("VALUE_SET")}, /*PB_CTL_INTERRUPT_VALUE_SET*/
};

static fields_t pb_ctl_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("TAB_INIT")}, /*PB_CTL_INIT_TAB_INIT*/
};

static fields_t pb_ctl_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("TAB_INIT")}, /*PB_CTL_INIT_DONE_TAB_INIT*/
};

static fields_t pb_ctl_page_address_reg_field[] = {
                {  9,   0,   0 STR_DSCP("PAGE_ADDRESS")}, /*PB_CTL_PAGE_ADDRESS_PAGE_ADDRESS*/
};

static fields_t pb_ctl_refresh_interval_reg_field[] = {
                {  8,   0,   0 STR_DSCP("REF_INTERVAL")}, /*PB_CTL_REFRESH_INTERVAL_REF_INTERVAL*/
};

static fields_t pb_ctl_refresh_enable_reg_field[] = {
                {  1,   0,   4 STR_DSCP("REF_CONSECUTIVE")}, /*PB_CTL_REFRESH_ENABLE_REF_CONSECUTIVE*/
                {  1,   0,   0 STR_DSCP("REF_ENABLE")}, /*PB_CTL_REFRESH_ENABLE_REF_ENABLE*/
};

static fields_t pb_ctl_weight_cfg_reg_field[] = {
                {  8,   1,   0 STR_DSCP("READ_WEIGHT_CFG")}, /*PB_CTL_WEIGHT_CFG_READ_WEIGHT_CFG*/
                {  8,   0,   0 STR_DSCP("WRITE_WEIGHT_CFG")}, /*PB_CTL_WEIGHT_CFG_WRITE_WEIGHT_CFG*/
};

static fields_t pb_ctl_bank_offset_sel_reg_field[] = {
                {  1,   0,   0 STR_DSCP("RAND_BANK_OFFSET_SEL")}, /*PB_CTL_BANK_OFFSET_SEL_RAND_BANK_OFFSET_SEL*/
};

static fields_t pb_ctl_input_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("BUF_RETRV_REQ_CNT")}, /*PB_CTL_INPUT_STATS_BUF_RETRV_REQ_CNT*/
                {  4,   0,   0 STR_DSCP("BUF_STORE_REQ_CNT")}, /*PB_CTL_INPUT_STATS_BUF_STORE_REQ_CNT*/
                {  4,   2,   0 STR_DSCP("FR_BUF_STORE_EOP_CNT")}, /*PB_CTL_INPUT_STATS_FR_BUF_STORE_EOP_CNT*/
                {  4,   2,  16 STR_DSCP("FR_BUF_STORE_IPE_SOP_CNT")}, /*PB_CTL_INPUT_STATS_FR_BUF_STORE_IPE_SOP_CNT*/
                {  4,   3,   0 STR_DSCP("TO_BUF_STORE_EOP_CNT")}, /*PB_CTL_INPUT_STATS_TO_BUF_STORE_EOP_CNT*/
};

static fields_t pb_ctl_output_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("PB_CTL_RD_VALID_CNT")}, /*PB_CTL_OUTPUT_STATS_PB_CTL_RD_VALID_CNT*/
                {  4,   0,   0 STR_DSCP("PB_CTL_WR_VALID_CNT")}, /*PB_CTL_OUTPUT_STATS_PB_CTL_WR_VALID_CNT*/
};

static fields_t pb_ctl_request_hold_stats_reg_field[] = {
                { 16,   1,   0 STR_DSCP("PB_CTL_RD_HOLD_CNT")}, /*PB_CTL_REQUEST_HOLD_STATS_PB_CTL_RD_HOLD_CNT*/
                { 16,   0,   0 STR_DSCP("PB_CTL_WR_HOLD_CNT")}, /*PB_CTL_REQUEST_HOLD_STATS_PB_CTL_WR_HOLD_CNT*/
};

static fields_t pci_vendor_id_reg_field[] = {
                { 16,   0,  16 STR_DSCP("DEVICE_ID")}, /*PCI_VENDOR_ID_DEVICE_ID*/
                { 16,   0,   0 STR_DSCP("VENDOR_ID")}, /*PCI_VENDOR_ID_VENDOR_ID*/
};

static fields_t pci_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CMD")}, /*PCI_CMD_CMD*/
                { 16,   0,  16 STR_DSCP("STATUS")}, /*PCI_CMD_STATUS*/
};

static fields_t pci_rev_id_reg_field[] = {
                { 24,   0,   8 STR_DSCP("CLASS_CODE")}, /*PCI_REV_ID_CLASS_CODE*/
                {  8,   0,   0 STR_DSCP("REV_ID")}, /*PCI_REV_ID_REV_ID*/
};

static fields_t pci_header_type_reg_field[] = {
                { 32,   0,   0 STR_DSCP("HEADER_TYPE")}, /*PCI_HEADER_TYPE_HEADER_TYPE*/
};

static fields_t pci_base_addr_reg_field[] = {
                { 32,   0,   0 STR_DSCP("BASE_ADDR")}, /*PCI_BASE_ADDR_BASE_ADDR*/
};

static fields_t pci_subsystem_vendor_id_reg_field[] = {
                { 16,   0,  16 STR_DSCP("SUB_SYSTEM_ID")}, /*PCI_SUBSYSTEM_VENDOR_ID_SUB_SYSTEM_ID*/
                { 16,   0,   0 STR_DSCP("SUB_VENDOR_ID")}, /*PCI_SUBSYSTEM_VENDOR_ID_SUB_VENDOR_ID*/
};

static fields_t pci_sm_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PS_BACKOFF_STATE")}, /*PCI_SM_PS_BACKOFF_STATE*/
                {  1,   0,   1 STR_DSCP("PS_BUSY_STATE")}, /*PCI_SM_PS_BUSY_STATE*/
                {  1,   0,   2 STR_DSCP("PS_DATA_STATE")}, /*PCI_SM_PS_DATA_STATE*/
                {  1,   0,   3 STR_DSCP("PS_IDLE_STATE")}, /*PCI_SM_PS_IDLE_STATE*/
                {  1,   0,   4 STR_DSCP("PS_TURNAR_STATE")}, /*PCI_SM_PS_TURNAR_STATE*/
};

static fields_t policing_ctrl0_reg_field[] = {
                {  1,   0,  12 STR_DSCP("IPG_EN")}, /*POLICING_CTRL0_IPG_EN*/
                {  1,   0,   5 STR_DSCP("MIN_LENGTH_CHECK_EN")}, /*POLICING_CTRL0_MIN_LENGTH_CHECK_EN*/
                {  1,   0,   6 STR_DSCP("PARITY_CHECK_EN")}, /*POLICING_CTRL0_PARITY_CHECK_EN*/
                {  1,   0,   4 STR_DSCP("SEQUENTIAL_POLICING")}, /*POLICING_CTRL0_SEQUENTIAL_POLICING*/
                {  1,   0,   2 STR_DSCP("STATS_EN_CONFIRM")}, /*POLICING_CTRL0_STATS_EN_CONFIRM*/
                {  1,   0,   1 STR_DSCP("STATS_EN_NOT_CONFIRM")}, /*POLICING_CTRL0_STATS_EN_NOT_CONFIRM*/
                {  1,   0,   3 STR_DSCP("STATS_EN_VIOLATE")}, /*POLICING_CTRL0_STATS_EN_VIOLATE*/
                {  1,   0,   7 STR_DSCP("TS_TICK_GEN_EN")}, /*POLICING_CTRL0_TS_TICK_GEN_EN*/
                { 12,   0,  16 STR_DSCP("TS_TICK_GEN_INTERVAL")}, /*POLICING_CTRL0_TS_TICK_GEN_INTERVAL*/
                {  1,   0,   0 STR_DSCP("UPDATE_EN")}, /*POLICING_CTRL0_UPDATE_EN*/
                {  4,   0,   8 STR_DSCP("UPDATE_INTERVAL0")}, /*POLICING_CTRL0_UPDATE_INTERVAL0*/
};

static fields_t policing_ctrl1_reg_field[] = {
                { 16,   0,  16 STR_DSCP("MAX_PTR0")}, /*POLICING_CTRL1_MAX_PTR0*/
                { 16,   0,   0 STR_DSCP("MIN_PTR0")}, /*POLICING_CTRL1_MIN_PTR0*/
};

static fields_t policing_ds_policer_access_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CPU_INDEX")}, /*POLICING_DS_POLICER_ACCESS_CPU_INDEX*/
                {  1,   0,  28 STR_DSCP("CPU_READ_DATA_VALID")}, /*POLICING_DS_POLICER_ACCESS_CPU_READ_DATA_VALID*/
                {  1,   0,  29 STR_DSCP("CPU_REQ")}, /*POLICING_DS_POLICER_ACCESS_CPU_REQ*/
                {  1,   0,  24 STR_DSCP("CPU_REQ_TYPE")}, /*POLICING_DS_POLICER_ACCESS_CPU_REQ_TYPE*/
};

static fields_t policing_ds_policer_wr00_reg_field[] = {
                {  4,   0,   0 STR_DSCP("POLICER_WR_DATA0")}, /*POLICING_DS_POLICER_WR00_POLICER_WR_DATA0*/
};

static fields_t policing_ds_policer_wr01_reg_field[] = {
                { 32,   0,   0 STR_DSCP("POLICER_WR_DATA1")}, /*POLICING_DS_POLICER_WR01_POLICER_WR_DATA1*/
};

static fields_t policing_ds_policer_wr02_reg_field[] = {
                {  4,   0,   0 STR_DSCP("POLICER_WR_DATA2")}, /*POLICING_DS_POLICER_WR02_POLICER_WR_DATA2*/
};

static fields_t policing_ds_policer_wr03_reg_field[] = {
                { 32,   0,   0 STR_DSCP("POLICER_WR_DATA3")}, /*POLICING_DS_POLICER_WR03_POLICER_WR_DATA3*/
};

static fields_t policing_ds_policer_rd00_reg_field[] = {
                {  4,   0,   0 STR_DSCP("POLICER_RD_DATA0")}, /*POLICING_DS_POLICER_RD00_POLICER_RD_DATA0*/
};

static fields_t policing_ds_policer_rd01_reg_field[] = {
                { 32,   0,   0 STR_DSCP("POLICER_RD_DATA1")}, /*POLICING_DS_POLICER_RD01_POLICER_RD_DATA1*/
};

static fields_t policing_ds_policer_rd02_reg_field[] = {
                {  4,   0,   0 STR_DSCP("POLICER_RD_DATA2")}, /*POLICING_DS_POLICER_RD02_POLICER_RD_DATA2*/
};

static fields_t policing_ds_policer_rd03_reg_field[] = {
                { 32,   0,   0 STR_DSCP("POLICER_RD_DATA3")}, /*POLICING_DS_POLICER_RD03_POLICER_RD_DATA3*/
};

static fields_t policing_ipe_epe_fifo_thrd_reg_field[] = {
                {  5,   0,   0 STR_DSCP("EPE_FIFO_THRD")}, /*POLICING_IPE_EPE_FIFO_THRD_EPE_FIFO_THRD*/
                {  5,   0,  16 STR_DSCP("IPE_FIFO_THRD")}, /*POLICING_IPE_EPE_FIFO_THRD_IPE_FIFO_THRD*/
};

static fields_t policing_ext_base_ptr_reg_field[] = {
                { 20,   0,   0 STR_DSCP("EXT_BASE_PTR")}, /*POLICING_EXT_BASE_PTR_EXT_BASE_PTR*/
};

static fields_t policing_stats_confirm_base_ptr_reg_field[] = {
                { 12,   0,   0 STR_DSCP("STATS_CONFIRM_BASE_PTR")}, /*POLICING_STATS_CONFIRM_BASE_PTR_STATS_CONFIRM_BASE_PTR*/
};

static fields_t policing_stats_not_confirm_base_ptr_reg_field[] = {
                { 12,   0,   0 STR_DSCP("STATS_NOT_CONFIRM_BASE_PTR")}, /*POLICING_STATS_NOT_CONFIRM_BASE_PTR_STATS_NOT_CONFIRM_BASE_PTR*/
                { 12,   0,  16 STR_DSCP("STATS_VIOLATE_BASE_PTR")}, /*POLICING_STATS_NOT_CONFIRM_BASE_PTR_STATS_VIOLATE_BASE_PTR*/
};

static fields_t policing_intr0_value_set_reg_field[] = {
                { 20,   0,   0 STR_DSCP("INTR0_VALUE_SET")}, /*POLICING_INTR0_VALUE_SET_INTR0_VALUE_SET*/
};

static fields_t policing_intr0_value_reset_reg_field[] = {
                { 20,   0,   0 STR_DSCP("INTR0_VALUE_RESET")}, /*POLICING_INTR0_VALUE_RESET_INTR0_VALUE_RESET*/
};

static fields_t policing_intr0_mask_set_reg_field[] = {
                { 20,   0,   0 STR_DSCP("INTR0_MASK_SET")}, /*POLICING_INTR0_MASK_SET_INTR0_MASK_SET*/
};

static fields_t policing_intr0_mask_reset_reg_field[] = {
                { 20,   0,   0 STR_DSCP("INTR0_MASK_RESET")}, /*POLICING_INTR0_MASK_RESET_INTR0_MASK_RESET*/
};

static fields_t policing_intr1_value_set_reg_field[] = {
                { 29,   0,   0 STR_DSCP("INTR1_VALUE_SET")}, /*POLICING_INTR1_VALUE_SET_INTR1_VALUE_SET*/
};

static fields_t policing_intr1_value_reset_reg_field[] = {
                { 29,   0,   0 STR_DSCP("INTR1_VALUE_RESET")}, /*POLICING_INTR1_VALUE_RESET_INTR1_VALUE_RESET*/
};

static fields_t policing_intr1_mask_set_reg_field[] = {
                { 29,   0,   0 STR_DSCP("INTR1_MASK_SET")}, /*POLICING_INTR1_MASK_SET_INTR1_MASK_SET*/
};

static fields_t policing_intr1_mask_reset_reg_field[] = {
                { 29,   0,   0 STR_DSCP("INTR1_MASK_RESET")}, /*POLICING_INTR1_MASK_RESET_INTR1_MASK_RESET*/
};

static fields_t policing_cfg_rd_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CFG_EXT_RD_CREDIT")}, /*POLICING_CFG_RD_CREDIT_CFG_EXT_RD_CREDIT*/
                {  4,   0,   8 STR_DSCP("CFG_INT_RD_CREDIT")}, /*POLICING_CFG_RD_CREDIT_CFG_INT_RD_CREDIT*/
};

static fields_t policing_running_rd_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RUNNING_EXT_RD_CREDIT")}, /*POLICING_RUNNING_RD_CREDIT_RUNNING_EXT_RD_CREDIT*/
                {  4,   0,   8 STR_DSCP("RUNNING_INT_RD_CREDIT")}, /*POLICING_RUNNING_RD_CREDIT_RUNNING_INT_RD_CREDIT*/
};

static fields_t policing_cfg_wr_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CFG_EXT_WR_CREDIT")}, /*POLICING_CFG_WR_CREDIT_CFG_EXT_WR_CREDIT*/
                {  4,   0,   8 STR_DSCP("CFG_INT_WR_CREDIT")}, /*POLICING_CFG_WR_CREDIT_CFG_INT_WR_CREDIT*/
};

static fields_t policing_running_wr_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RUNNING_EXT_WR_CREDIT")}, /*POLICING_RUNNING_WR_CREDIT_RUNNING_EXT_WR_CREDIT*/
                {  4,   0,   8 STR_DSCP("RUNNING_INT_WR_CREDIT")}, /*POLICING_RUNNING_WR_CREDIT_RUNNING_INT_WR_CREDIT*/
};

static fields_t policing_cache_clear_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CACHE_CLEAR")}, /*POLICING_CACHE_CLEAR_CACHE_CLEAR*/
};

static fields_t policing_hierarchy_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("HIERARCHY_EN")}, /*POLICING_HIERARCHY_EN_HIERARCHY_EN*/
};

static fields_t policing_pending_credit_reg_field[] = {
                {  5,   0,  16 STR_DSCP("EXT_PENDING_CREDIT")}, /*POLICING_PENDING_CREDIT_EXT_PENDING_CREDIT*/
                {  5,   0,   0 STR_DSCP("INT_PENDING_CREDIT")}, /*POLICING_PENDING_CREDIT_INT_PENDING_CREDIT*/
};

static fields_t ptp_frc_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("FRC_EN")}, /*PTP_FRC_CTL_FRC_EN*/
                {  1,   0,   4 STR_DSCP("PTP_NTP_V4_EN")}, /*PTP_FRC_CTL_PTP_NTP_V4_EN*/
};

static fields_t ptp_frc_reg_field[] = {
                { 30,   2,   0 STR_DSCP("FRC_FRAC_NS")}, /*PTP_FRC_FRC_FRAC_NS*/
                { 32,   1,   0 STR_DSCP("FRC_NS")}, /*PTP_FRC_FRC_NS*/
                { 32,   0,   0 STR_DSCP("FRC_SECOND")}, /*PTP_FRC_FRC_SECOND*/
};

static fields_t ptp_quanta_reg_field[] = {
                {  8,   0,   0 STR_DSCP("QUANTA")}, /*PTP_QUANTA_QUANTA*/
};

static fields_t ptp_drift_adjust_reg_field[] = {
                { 30,   0,   0 STR_DSCP("DRIFT_RATE")}, /*PTP_DRIFT_ADJUST_DRIFT_RATE*/
                {  1,   0,  31 STR_DSCP("SIGN")}, /*PTP_DRIFT_ADJUST_SIGN*/
};

static fields_t ptp_offset_adjust_reg_field[] = {
                { 32,   1,   0 STR_DSCP("OFFSET_NS")}, /*PTP_OFFSET_ADJUST_OFFSET_NS*/
                { 32,   0,   0 STR_DSCP("OFFSET_SECOND")}, /*PTP_OFFSET_ADJUST_OFFSET_SECOND*/
};

static fields_t ptp_mac_tx_capture_ts_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("IGNORE_TX_RDY")}, /*PTP_MAC_TX_CAPTURE_TS_CTL_IGNORE_TX_RDY*/
};

static fields_t ptp_mac_tx_capture_ts_status_reg_field[] = {
                {  2,   0,   0 STR_DSCP("OVERFLOW")}, /*PTP_MAC_TX_CAPTURE_TS_STATUS_OVERFLOW*/
                {  1,   0,   4 STR_DSCP("PTP_MSG_TX_RDY")}, /*PTP_MAC_TX_CAPTURE_TS_STATUS_PTP_MSG_TX_RDY*/
};

static fields_t ptp_mac_tx_capture_ts_reg_field[] = {
                {  6,   2,   0 STR_DSCP("TX_MAC_NUM")}, /*PTP_MAC_TX_CAPTURE_TS_TX_MAC_NUM*/
                { 32,   1,   0 STR_DSCP("TX_TS_NS")}, /*PTP_MAC_TX_CAPTURE_TS_TX_TS_NS*/
                { 32,   0,   0 STR_DSCP("TX_TS_SECOND")}, /*PTP_MAC_TX_CAPTURE_TS_TX_TS_SECOND*/
};

static fields_t ptp_sync_intf_cfg_reg_field[] = {
                {  8,   0,   0 STR_DSCP("ACCURACY")}, /*PTP_SYNC_INTF_CFG_ACCURACY*/
                {  6,   0,   8 STR_DSCP("EPOCH")}, /*PTP_SYNC_INTF_CFG_EPOCH*/
                {  1,   0,  16 STR_DSCP("LOCK")}, /*PTP_SYNC_INTF_CFG_LOCK*/
                {  1,   0,  28 STR_DSCP("SYNC_INTF_CLK_EN")}, /*PTP_SYNC_INTF_CFG_SYNC_INTF_CLK_EN*/
                {  1,   0,  24 STR_DSCP("SYNC_INTF_MODE")}, /*PTP_SYNC_INTF_CFG_SYNC_INTF_MODE*/
                {  1,   0,  20 STR_DSCP("TIME_CODE_ENABLE")}, /*PTP_SYNC_INTF_CFG_TIME_CODE_ENABLE*/
};

static fields_t ptp_sync_intf_half_period_reg_field[] = {
                { 30,   1,   0 STR_DSCP("SYNC_FRAC_NS")}, /*PTP_SYNC_INTF_HALF_PERIOD_SYNC_FRAC_NS*/
                { 32,   0,   0 STR_DSCP("SYNC_NS")}, /*PTP_SYNC_INTF_HALF_PERIOD_SYNC_NS*/
};

static fields_t ptp_sync_intf_toggle_time_reg_field[] = {
                { 30,   2,   0 STR_DSCP("SYNC_INTF_TOGGLE_FRAC_NS")}, /*PTP_SYNC_INTF_TOGGLE_TIME_SYNC_INTF_TOGGLE_FRAC_NS*/
                { 32,   1,   0 STR_DSCP("SYNC_INTF_TOGGLE_NS")}, /*PTP_SYNC_INTF_TOGGLE_TIME_SYNC_INTF_TOGGLE_NS*/
                { 32,   0,   0 STR_DSCP("SYNC_INTF_TOGGLE_SECOND")}, /*PTP_SYNC_INTF_TOGGLE_TIME_SYNC_INTF_TOGGLE_SECOND*/
};

static fields_t ptp_sync_intf_heart_beat_cfg_reg_field[] = {
                {  1,   0,  28 STR_DSCP("HEART_BEAT_ENABLE")}, /*PTP_SYNC_INTF_HEART_BEAT_CFG_HEART_BEAT_ENABLE*/
                { 25,   0,   0 STR_DSCP("HEART_BEAT_THRESHOLD")}, /*PTP_SYNC_INTF_HEART_BEAT_CFG_HEART_BEAT_THRESHOLD*/
};

static fields_t ptp_sync_intf_input_ts_reg_field[] = {
                {  8,   3,   0 STR_DSCP("CRC")}, /*PTP_SYNC_INTF_INPUT_TS_CRC*/
                {  1,   3,   8 STR_DSCP("CRC_ERR")}, /*PTP_SYNC_INTF_INPUT_TS_CRC_ERR*/
                { 32,   0,   0 STR_DSCP("DATA31_TO0")}, /*PTP_SYNC_INTF_INPUT_TS_DATA31_TO0*/
                { 32,   1,   0 STR_DSCP("DATA63_TO32")}, /*PTP_SYNC_INTF_INPUT_TS_DATA63_TO32*/
                { 25,   2,   0 STR_DSCP("DATA88_TO64")}, /*PTP_SYNC_INTF_INPUT_TS_DATA88_TO64*/
};

static fields_t ptp_sync_intf_capture_ctl_reg_field[] = {
                {  1,   0,   4 STR_DSCP("INTR_EN")}, /*PTP_SYNC_INTF_CAPTURE_CTL_INTR_EN*/
                {  2,   0,   0 STR_DSCP("TS_CAPTURE_MODE")}, /*PTP_SYNC_INTF_CAPTURE_CTL_TS_CAPTURE_MODE*/
};

static fields_t ptp_sync_intf_capture_frc_ts_reg_field[] = {
                { 32,   1,   0 STR_DSCP("CAPTURE_FRC_NS")}, /*PTP_SYNC_INTF_CAPTURE_FRC_TS_CAPTURE_FRC_NS*/
                { 32,   0,   0 STR_DSCP("CAPTURE_FRC_SECOND")}, /*PTP_SYNC_INTF_CAPTURE_FRC_TS_CAPTURE_FRC_SECOND*/
};

static fields_t ptp_sync_intf_capture_adj_frc_ts_reg_field[] = {
                { 32,   1,   0 STR_DSCP("CAPTURE_ADJ_FRC_NS")}, /*PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_CAPTURE_ADJ_FRC_NS*/
                { 32,   0,   0 STR_DSCP("CAPTURE_ADJ_FRC_SECOND")}, /*PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_CAPTURE_ADJ_FRC_SECOND*/
};

static fields_t ptp_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*PTP_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*PTP_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*PTP_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*PTP_INTERRUPT_VALUE_SET*/
};

static fields_t ptp_mac_rx_capture_ts_reg_field[] = {
                { 32,   2,   0 STR_DSCP("RX_TS_NS0")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS0*/
                {  1,   0,   0 STR_DSCP("RX_TS_NS0_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS0_ROLL_OVER_BIT*/
                { 32,   3,   0 STR_DSCP("RX_TS_NS1")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS1*/
                {  1,   0,   1 STR_DSCP("RX_TS_NS1_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS1_ROLL_OVER_BIT*/
                { 32,   4,   0 STR_DSCP("RX_TS_NS2")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS2*/
                {  1,   0,   2 STR_DSCP("RX_TS_NS2_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS2_ROLL_OVER_BIT*/
                { 32,   5,   0 STR_DSCP("RX_TS_NS3")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS3*/
                {  1,   0,   3 STR_DSCP("RX_TS_NS3_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS3_ROLL_OVER_BIT*/
                { 32,   6,   0 STR_DSCP("RX_TS_NS4")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS4*/
                {  1,   0,   4 STR_DSCP("RX_TS_NS4_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS4_ROLL_OVER_BIT*/
                { 32,   7,   0 STR_DSCP("RX_TS_NS5")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS5*/
                {  1,   0,   5 STR_DSCP("RX_TS_NS5_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS5_ROLL_OVER_BIT*/
                { 32,   8,   0 STR_DSCP("RX_TS_NS6")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS6*/
                {  1,   0,   6 STR_DSCP("RX_TS_NS6_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS6_ROLL_OVER_BIT*/
                { 32,   9,   0 STR_DSCP("RX_TS_NS7")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS7*/
                {  1,   0,   7 STR_DSCP("RX_TS_NS7_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS7_ROLL_OVER_BIT*/
                { 32,  10,   0 STR_DSCP("RX_TS_NS8")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS8*/
                {  1,   0,   8 STR_DSCP("RX_TS_NS8_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS8_ROLL_OVER_BIT*/
                { 32,  11,   0 STR_DSCP("RX_TS_NS9")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS9*/
                {  1,   0,   9 STR_DSCP("RX_TS_NS9_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS9_ROLL_OVER_BIT*/
                { 32,  12,   0 STR_DSCP("RX_TS_NS10")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS10*/
                {  1,   0,  10 STR_DSCP("RX_TS_NS10_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS10_ROLL_OVER_BIT*/
                { 32,  13,   0 STR_DSCP("RX_TS_NS11")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS11*/
                {  1,   0,  11 STR_DSCP("RX_TS_NS11_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS11_ROLL_OVER_BIT*/
                { 32,  14,   0 STR_DSCP("RX_TS_NS12")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS12*/
                {  1,   0,  12 STR_DSCP("RX_TS_NS12_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS12_ROLL_OVER_BIT*/
                { 32,  15,   0 STR_DSCP("RX_TS_NS13")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS13*/
                {  1,   0,  13 STR_DSCP("RX_TS_NS13_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS13_ROLL_OVER_BIT*/
                { 32,  16,   0 STR_DSCP("RX_TS_NS14")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS14*/
                {  1,   0,  14 STR_DSCP("RX_TS_NS14_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS14_ROLL_OVER_BIT*/
                { 32,  17,   0 STR_DSCP("RX_TS_NS15")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS15*/
                {  1,   0,  15 STR_DSCP("RX_TS_NS15_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS15_ROLL_OVER_BIT*/
                { 32,  18,   0 STR_DSCP("RX_TS_NS16")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS16*/
                {  1,   0,  16 STR_DSCP("RX_TS_NS16_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS16_ROLL_OVER_BIT*/
                { 32,  19,   0 STR_DSCP("RX_TS_NS17")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS17*/
                {  1,   0,  17 STR_DSCP("RX_TS_NS17_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS17_ROLL_OVER_BIT*/
                { 32,  20,   0 STR_DSCP("RX_TS_NS18")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS18*/
                {  1,   0,  18 STR_DSCP("RX_TS_NS18_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS18_ROLL_OVER_BIT*/
                { 32,  21,   0 STR_DSCP("RX_TS_NS19")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS19*/
                {  1,   0,  19 STR_DSCP("RX_TS_NS19_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS19_ROLL_OVER_BIT*/
                { 32,  22,   0 STR_DSCP("RX_TS_NS20")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS20*/
                {  1,   0,  20 STR_DSCP("RX_TS_NS20_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS20_ROLL_OVER_BIT*/
                { 32,  23,   0 STR_DSCP("RX_TS_NS21")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS21*/
                {  1,   0,  21 STR_DSCP("RX_TS_NS21_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS21_ROLL_OVER_BIT*/
                { 32,  24,   0 STR_DSCP("RX_TS_NS22")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS22*/
                {  1,   0,  22 STR_DSCP("RX_TS_NS22_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS22_ROLL_OVER_BIT*/
                { 32,  25,   0 STR_DSCP("RX_TS_NS23")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS23*/
                {  1,   0,  23 STR_DSCP("RX_TS_NS23_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS23_ROLL_OVER_BIT*/
                { 32,  26,   0 STR_DSCP("RX_TS_NS24")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS24*/
                {  1,   0,  24 STR_DSCP("RX_TS_NS24_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS24_ROLL_OVER_BIT*/
                { 32,  27,   0 STR_DSCP("RX_TS_NS25")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS25*/
                {  1,   0,  25 STR_DSCP("RX_TS_NS25_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS25_ROLL_OVER_BIT*/
                { 32,  28,   0 STR_DSCP("RX_TS_NS26")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS26*/
                {  1,   0,  26 STR_DSCP("RX_TS_NS26_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS26_ROLL_OVER_BIT*/
                { 32,  29,   0 STR_DSCP("RX_TS_NS27")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS27*/
                {  1,   0,  27 STR_DSCP("RX_TS_NS27_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS27_ROLL_OVER_BIT*/
                { 32,  30,   0 STR_DSCP("RX_TS_NS28")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS28*/
                {  1,   0,  28 STR_DSCP("RX_TS_NS28_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS28_ROLL_OVER_BIT*/
                { 32,  31,   0 STR_DSCP("RX_TS_NS29")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS29*/
                {  1,   0,  29 STR_DSCP("RX_TS_NS29_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS29_ROLL_OVER_BIT*/
                { 32,  32,   0 STR_DSCP("RX_TS_NS30")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS30*/
                {  1,   0,  30 STR_DSCP("RX_TS_NS30_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS30_ROLL_OVER_BIT*/
                { 32,  33,   0 STR_DSCP("RX_TS_NS31")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS31*/
                {  1,   0,  31 STR_DSCP("RX_TS_NS31_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS31_ROLL_OVER_BIT*/
                { 32,  34,   0 STR_DSCP("RX_TS_NS32")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS32*/
                {  1,   1,   0 STR_DSCP("RX_TS_NS32_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS32_ROLL_OVER_BIT*/
                { 32,  35,   0 STR_DSCP("RX_TS_NS33")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS33*/
                {  1,   1,   1 STR_DSCP("RX_TS_NS33_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS33_ROLL_OVER_BIT*/
                { 32,  36,   0 STR_DSCP("RX_TS_NS34")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS34*/
                {  1,   1,   2 STR_DSCP("RX_TS_NS34_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS34_ROLL_OVER_BIT*/
                { 32,  37,   0 STR_DSCP("RX_TS_NS35")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS35*/
                {  1,   1,   3 STR_DSCP("RX_TS_NS35_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS35_ROLL_OVER_BIT*/
                { 32,  38,   0 STR_DSCP("RX_TS_NS36")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS36*/
                {  1,   1,   4 STR_DSCP("RX_TS_NS36_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS36_ROLL_OVER_BIT*/
                { 32,  39,   0 STR_DSCP("RX_TS_NS37")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS37*/
                {  1,   1,   5 STR_DSCP("RX_TS_NS37_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS37_ROLL_OVER_BIT*/
                { 32,  40,   0 STR_DSCP("RX_TS_NS38")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS38*/
                {  1,   1,   6 STR_DSCP("RX_TS_NS38_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS38_ROLL_OVER_BIT*/
                { 32,  41,   0 STR_DSCP("RX_TS_NS39")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS39*/
                {  1,   1,   7 STR_DSCP("RX_TS_NS39_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS39_ROLL_OVER_BIT*/
                { 32,  42,   0 STR_DSCP("RX_TS_NS40")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS40*/
                {  1,   1,   8 STR_DSCP("RX_TS_NS40_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS40_ROLL_OVER_BIT*/
                { 32,  43,   0 STR_DSCP("RX_TS_NS41")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS41*/
                {  1,   1,   9 STR_DSCP("RX_TS_NS41_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS41_ROLL_OVER_BIT*/
                { 32,  44,   0 STR_DSCP("RX_TS_NS42")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS42*/
                {  1,   1,  10 STR_DSCP("RX_TS_NS42_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS42_ROLL_OVER_BIT*/
                { 32,  45,   0 STR_DSCP("RX_TS_NS43")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS43*/
                {  1,   1,  11 STR_DSCP("RX_TS_NS43_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS43_ROLL_OVER_BIT*/
                { 32,  46,   0 STR_DSCP("RX_TS_NS44")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS44*/
                {  1,   1,  12 STR_DSCP("RX_TS_NS44_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS44_ROLL_OVER_BIT*/
                { 32,  47,   0 STR_DSCP("RX_TS_NS45")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS45*/
                {  1,   1,  13 STR_DSCP("RX_TS_NS45_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS45_ROLL_OVER_BIT*/
                { 32,  48,   0 STR_DSCP("RX_TS_NS46")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS46*/
                {  1,   1,  14 STR_DSCP("RX_TS_NS46_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS46_ROLL_OVER_BIT*/
                { 32,  49,   0 STR_DSCP("RX_TS_NS47")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS47*/
                {  1,   1,  15 STR_DSCP("RX_TS_NS47_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS47_ROLL_OVER_BIT*/
                { 32,  50,   0 STR_DSCP("RX_TS_NS48")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS48*/
                {  1,   1,  16 STR_DSCP("RX_TS_NS48_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS48_ROLL_OVER_BIT*/
                { 32,  51,   0 STR_DSCP("RX_TS_NS49")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS49*/
                {  1,   1,  17 STR_DSCP("RX_TS_NS49_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS49_ROLL_OVER_BIT*/
                { 32,  52,   0 STR_DSCP("RX_TS_NS50")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS50*/
                {  1,   1,  18 STR_DSCP("RX_TS_NS50_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS50_ROLL_OVER_BIT*/
                { 32,  53,   0 STR_DSCP("RX_TS_NS51")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS51*/
                {  1,   1,  19 STR_DSCP("RX_TS_NS51_ROLL_OVER_BIT")}, /*PTP_MAC_RX_CAPTURE_TS_RX_TS_NS51_ROLL_OVER_BIT*/
};

static fields_t qdr_arb_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*QDR_ARB_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*QDR_ARB_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*QDR_ARB_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*QDR_ARB_INTERRUPT_VALUE_SET*/
};

static fields_t qdr_arb_debug_stats_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FR_POLICING_RD_VALID_CNT")}, /*QDR_ARB_DEBUG_STATS_FR_POLICING_RD_VALID_CNT*/
                {  4,   1,   0 STR_DSCP("FR_POLICING_WR_VALID_CNT")}, /*QDR_ARB_DEBUG_STATS_FR_POLICING_WR_VALID_CNT*/
                {  4,   2,   0 STR_DSCP("FR_STATS_RD_VALID_CNT")}, /*QDR_ARB_DEBUG_STATS_FR_STATS_RD_VALID_CNT*/
                {  4,   3,   0 STR_DSCP("FR_STATS_WR_VALID_CNT")}, /*QDR_ARB_DEBUG_STATS_FR_STATS_WR_VALID_CNT*/
                {  4,   0,  16 STR_DSCP("TO_POLICING_RD_ACK_CNT")}, /*QDR_ARB_DEBUG_STATS_TO_POLICING_RD_ACK_CNT*/
                {  4,   0,  24 STR_DSCP("TO_POLICING_RD_ERROR_CNT")}, /*QDR_ARB_DEBUG_STATS_TO_POLICING_RD_ERROR_CNT*/
                {  4,   1,  16 STR_DSCP("TO_POLICING_WR_COMP_CNT")}, /*QDR_ARB_DEBUG_STATS_TO_POLICING_WR_COMP_CNT*/
                {  4,   2,  16 STR_DSCP("TO_STATS_RD_ACK_CNT")}, /*QDR_ARB_DEBUG_STATS_TO_STATS_RD_ACK_CNT*/
                {  4,   2,  24 STR_DSCP("TO_STATS_RD_ERROR_CNT")}, /*QDR_ARB_DEBUG_STATS_TO_STATS_RD_ERROR_CNT*/
                {  4,   3,  16 STR_DSCP("TO_STATS_WR_COMP_CNT")}, /*QDR_ARB_DEBUG_STATS_TO_STATS_WR_COMP_CNT*/
};

static fields_t qdr_ctl_cfg_reg_field[] = {
                {  1,   0,   2 STR_DSCP("CFG_AUTO_PARITY")}, /*QDR_CTL_CFG_CFG_AUTO_PARITY*/
                {  1,   0,   1 STR_DSCP("CFG_CLOCK")}, /*QDR_CTL_CFG_CFG_CLOCK*/
                {  1,   0,   0 STR_DSCP("CFG_CLOCK_EN")}, /*QDR_CTL_CFG_CFG_CLOCK_EN*/
                {  4,   0,   8 STR_DSCP("CFG_DATA_POP_LATENCY")}, /*QDR_CTL_CFG_CFG_DATA_POP_LATENCY*/
                {  1,   0,  29 STR_DSCP("CFG_INV_DATA_VALID_BAR")}, /*QDR_CTL_CFG_CFG_INV_DATA_VALID_BAR*/
                {  1,   0,   3 STR_DSCP("CFG_PARITY_CHECK_EN")}, /*QDR_CTL_CFG_CFG_PARITY_CHECK_EN*/
                {  2,   0,   4 STR_DSCP("CFG_READ_VALID_LATENCY")}, /*QDR_CTL_CFG_CFG_READ_VALID_LATENCY*/
};

static fields_t qdr_parity_error_count_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_PARITY_ERROR_COUNT")}, /*QDR_PARITY_ERROR_COUNT_CFG_PARITY_ERROR_COUNT*/
};

static fields_t qdr_bist_control_reg_field[] = {
                {  6,   0,   0 STR_DSCP("CFG_BIST_ENTRIES")}, /*QDR_BIST_CONTROL_CFG_BIST_ENTRIES*/
                {  1,   0,  13 STR_DSCP("CFG_BIST_EN")}, /*QDR_BIST_CONTROL_CFG_BIST_EN*/
                { 16,   0,  16 STR_DSCP("CFG_BIST_MISMATCH_COUNT")}, /*QDR_BIST_CONTROL_CFG_BIST_MISMATCH_COUNT*/
                {  1,   0,  12 STR_DSCP("CFG_BIST_ONCE")}, /*QDR_BIST_CONTROL_CFG_BIST_ONCE*/
                {  4,   0,   8 STR_DSCP("CFG_BIST_READ_EXPECT_LATENCY")}, /*QDR_BIST_CONTROL_CFG_BIST_READ_EXPECT_LATENCY*/
                {  1,   0,  15 STR_DSCP("CFG_CAPTURE_EN")}, /*QDR_BIST_CONTROL_CFG_CAPTURE_EN*/
                {  1,   0,  14 STR_DSCP("CFG_CAPTURE_ONCE")}, /*QDR_BIST_CONTROL_CFG_CAPTURE_ONCE*/
                {  1,   0,   7 STR_DSCP("CFG_STOP_ON_ERROR")}, /*QDR_BIST_CONTROL_CFG_STOP_ON_ERROR*/
};

static fields_t qdr_bist_pointers_reg_field[] = {
                {  6,   0,  16 STR_DSCP("CFG_BIST_EXPECT_READ_PTR")}, /*QDR_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_BIST_REQUEST_DONE_ONCE")}, /*QDR_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_BIST_REQUEST_READ_PTR")}, /*QDR_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR*/
                {  1,   0,   6 STR_DSCP("CFG_BIST_RESULT_DONE_ONCE")}, /*QDR_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE*/
                {  6,   0,   0 STR_DSCP("CFG_BIST_RESULT_WRITE_PTR")}, /*QDR_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR*/
};

static fields_t qdr_capture_result_reg_field[] = {
                {  1,   0,  22 STR_DSCP("CFG_CAPTURE_REQUEST_DONE_ONCE")}, /*QDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE*/
                {  6,   0,  16 STR_DSCP("CFG_CAPTURE_REQUEST_WRITE_PTR")}, /*QDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_CAPTURE_RESULT_DONE_ONCE")}, /*QDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_CAPTURE_RESULT_WRITE_PTR")}, /*QDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR*/
};

static fields_t qdr_adr_match_mask_reg_field[] = {
                { 20,   0,   0 STR_DSCP("CFG_ADDRESS_MATCH_MASK")}, /*QDR_ADR_MATCH_MASK_CFG_ADDRESS_MATCH_MASK*/
};

static fields_t qdr_adr_match_value_reg_field[] = {
                { 20,   0,   0 STR_DSCP("CFG_ADDRESS_MATCH_VALUE")}, /*QDR_ADR_MATCH_VALUE_CFG_ADDRESS_MATCH_VALUE*/
};

static fields_t qdr_init_ctl_reg_field[] = {
                {  1,   1,  28 STR_DSCP("INIT_DONE")}, /*QDR_INIT_CTL_INIT_DONE*/
                { 20,   1,   0 STR_DSCP("INIT_END_INDEX")}, /*QDR_INIT_CTL_INIT_END_INDEX*/
                {  1,   1,  24 STR_DSCP("INIT_EN")}, /*QDR_INIT_CTL_INIT_EN*/
                { 20,   0,   0 STR_DSCP("INIT_START_INDEX")}, /*QDR_INIT_CTL_INIT_START_INDEX*/
};

static fields_t qdr_ctl_req_fifo_threshold_reg_field[] = {
                {  5,   0,   8 STR_DSCP("READ_FIFO_THRESHOLD")}, /*QDR_CTL_REQ_FIFO_THRESHOLD_READ_FIFO_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("WRITE_FIFO_THRESHOLD")}, /*QDR_CTL_REQ_FIFO_THRESHOLD_WRITE_FIFO_THRESHOLD*/
};

static fields_t qdr_ctl_interrupt_reg_field[] = {
                {  5,   3,   0 STR_DSCP("MASK_RESET")}, /*QDR_CTL_INTERRUPT_MASK_RESET*/
                {  5,   2,   0 STR_DSCP("MASK_SET")}, /*QDR_CTL_INTERRUPT_MASK_SET*/
                {  5,   1,   0 STR_DSCP("VALUE_RESET")}, /*QDR_CTL_INTERRUPT_VALUE_RESET*/
                {  5,   0,   0 STR_DSCP("VALUE_SET")}, /*QDR_CTL_INTERRUPT_VALUE_SET*/
};

static fields_t qdr_ctl_parity_fail_record_reg_field[] = {
                {  1,   0,  24 STR_DSCP("QDR_PARITY_FAIL")}, /*QDR_CTL_PARITY_FAIL_RECORD_QDR_PARITY_FAIL*/
                { 20,   0,   0 STR_DSCP("QDR_PARITY_FAIL_ADDR")}, /*QDR_CTL_PARITY_FAIL_RECORD_QDR_PARITY_FAIL_ADDR*/
};

static fields_t q_mgr_enq_interrupt_reg_field[] = {
                { 26,   3,   0 STR_DSCP("MASK_RESET")}, /*Q_MGR_ENQ_INTERRUPT_MASK_RESET*/
                { 26,   2,   0 STR_DSCP("MASK_SET")}, /*Q_MGR_ENQ_INTERRUPT_MASK_SET*/
                { 26,   1,   0 STR_DSCP("VALUE_RESET")}, /*Q_MGR_ENQ_INTERRUPT_VALUE_RESET*/
                { 26,   0,   0 STR_DSCP("VALUE_SET")}, /*Q_MGR_ENQ_INTERRUPT_VALUE_SET*/
};

static fields_t q_mgr_enq_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("BASE_ON_BUF_CNT")}, /*Q_MGR_ENQ_CTL_BASE_ON_BUF_CNT*/
};

static fields_t q_mgr_enq_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_ENQ_INIT")}, /*Q_MGR_ENQ_INIT_Q_MGR_ENQ_INIT*/
};

static fields_t q_mgr_enq_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_ENQ_INIT")}, /*Q_MGR_ENQ_INIT_DONE_Q_MGR_ENQ_INIT*/
};

static fields_t q_mgr_ethernet_ipg_reg_field[] = {
                {  7,   0,  24 STR_DSCP("IPG0")}, /*Q_MGR_ETHERNET_IPG_IPG0*/
                {  7,   0,  16 STR_DSCP("IPG1")}, /*Q_MGR_ETHERNET_IPG_IPG1*/
                {  7,   0,   8 STR_DSCP("IPG2")}, /*Q_MGR_ETHERNET_IPG_IPG2*/
                {  7,   0,   0 STR_DSCP("IPG3")}, /*Q_MGR_ETHERNET_IPG_IPG3*/
};

static fields_t q_mgr_rand_seed_load_reg_field[] = {
                {  1,   0,  31 STR_DSCP("RAND_SEED_LOAD")}, /*Q_MGR_RAND_SEED_LOAD_RAND_SEED_LOAD*/
                { 30,   0,   0 STR_DSCP("RAND_SEED_VALUE")}, /*Q_MGR_RAND_SEED_LOAD_RAND_SEED_VALUE*/
};

static fields_t q_mgr_enq_queue_id_max_num_reg_field[] = {
                { 11,   0,   0 STR_DSCP("QUEUE_ID_MAX_NUM")}, /*Q_MGR_ENQ_QUEUE_ID_MAX_NUM_QUEUE_ID_MAX_NUM*/
};

static fields_t q_mgr_enq_que_num_fifo_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("ENQ_QUE_NUM_FIFO_CREDIT")}, /*Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_ENQ_QUE_NUM_FIFO_CREDIT*/
};

static fields_t qmgrenq_q_mgr_enq_rcd_upd_credit_reg_field[] = {
                {  7,   0,   0 STR_DSCP("RCD_UPD_CREDIT")}, /*QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_RCD_UPD_CREDIT*/
};

static fields_t q_mgr_enq_table_ram_credit_reg_field[] = {
                {  5,   0,   0 STR_DSCP("TABLE_RAM_CREDIT")}, /*Q_MGR_ENQ_TABLE_RAM_CREDIT_TABLE_RAM_CREDIT*/
};

static fields_t q_mgr_enq_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*Q_MGR_ENQ_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t q_mgr_enq_drain_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("DRAIN_ENABLE")}, /*Q_MGR_ENQ_DRAIN_ENABLE_DRAIN_ENABLE*/
};

static fields_t q_mgr_que_drop_stats_base_reg_field[] = {
                { 12,   0,   0 STR_DSCP("STATS_BASE")}, /*Q_MGR_QUE_DROP_STATS_BASE_STATS_BASE*/
                {  1,   0,  16 STR_DSCP("STATS_EN")}, /*Q_MGR_QUE_DROP_STATS_BASE_STATS_EN*/
};

static fields_t q_mgr_enq_rand_seed_load_force_drop_reg_field[] = {
                {  1,   0,  31 STR_DSCP("RAND_SEED_LOAD")}, /*Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_RAND_SEED_LOAD*/
                { 30,   0,   0 STR_DSCP("RAND_SEED_VALUE")}, /*Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_RAND_SEED_VALUE*/
};

static fields_t q_mgr_length_adjust_reg_field[] = {
                { 14,   0,   0 STR_DSCP("ADJUST_LENGTH0")}, /*Q_MGR_LENGTH_ADJUST_ADJUST_LENGTH0*/
                { 14,   0,  16 STR_DSCP("ADJUST_LENGTH1")}, /*Q_MGR_LENGTH_ADJUST_ADJUST_LENGTH1*/
};

static fields_t q_mgr_enq_critical_pkt_ctl_reg_field[] = {
                {  1,   0,   1 STR_DSCP("CRITICAL_PKT_FORCE_NO_DROP")}, /*Q_MGR_ENQ_CRITICAL_PKT_CTL_CRITICAL_PKT_FORCE_NO_DROP*/
                {  1,   0,   0 STR_DSCP("CRITICAL_PKT_SEL_THRD")}, /*Q_MGR_ENQ_CRITICAL_PKT_CTL_CRITICAL_PKT_SEL_THRD*/
};

static fields_t q_mgr_egress_resrc_mgr_reg_field[] = {
                {  1,   0,  24 STR_DSCP("EGRESS_RESRC_MGR_EN")}, /*Q_MGR_EGRESS_RESRC_MGR_EGRESS_RESRC_MGR_EN*/
                { 16,   0,   0 STR_DSCP("SHARED_QUE_ENTRY_THRD")}, /*Q_MGR_EGRESS_RESRC_MGR_SHARED_QUE_ENTRY_THRD*/
};

static fields_t q_mgr_shared_que_entry_cnt_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SHARED_QUE_ENTRY_CNT")}, /*Q_MGR_SHARED_QUE_ENTRY_CNT_SHARED_QUE_ENTRY_CNT*/
};

static fields_t q_mgr_reserved_channel_range_reg_field[] = {
                {  8,   0,   8 STR_DSCP("RESERVED_CHANNEL_MAX0")}, /*Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MAX0*/
                {  8,   1,   8 STR_DSCP("RESERVED_CHANNEL_MAX1")}, /*Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MAX1*/
                {  8,   0,   0 STR_DSCP("RESERVED_CHANNEL_MIN0")}, /*Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MIN0*/
                {  8,   1,   0 STR_DSCP("RESERVED_CHANNEL_MIN1")}, /*Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MIN1*/
                {  1,   0,  31 STR_DSCP("RESERVED_CHANNEL_VALID0")}, /*Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_VALID0*/
                {  1,   1,  31 STR_DSCP("RESERVED_CHANNEL_VALID1")}, /*Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_VALID1*/
};

static fields_t q_mgr_qwrite_ctl_reg_field[] = {
                {  5,   0,   8 STR_DSCP("BAY_ID")}, /*Q_MGR_QWRITE_CTL_BAY_ID*/
                {  1,   0,   5 STR_DSCP("FLOW_ID_EN")}, /*Q_MGR_QWRITE_CTL_FLOW_ID_EN*/
                {  1,   0,   6 STR_DSCP("GEN_QUE_ID_RX_ETHER_OAM")}, /*Q_MGR_QWRITE_CTL_GEN_QUE_ID_RX_ETHER_OAM*/
                {  3,   1,  10 STR_DSCP("HEADER_HASH_BITS_NUM")}, /*Q_MGR_QWRITE_CTL_HEADER_HASH_BITS_NUM*/
                {  1,   0,   4 STR_DSCP("MASK_SRC_QUE_SEL_FROM_FABRIC")}, /*Q_MGR_QWRITE_CTL_MASK_SRC_QUE_SEL_FROM_FABRIC*/
                {  2,   0,   0 STR_DSCP("QUE_SEL_TYPE_BITS")}, /*Q_MGR_QWRITE_CTL_QUE_SEL_TYPE_BITS*/
                { 16,   0,  16 STR_DSCP("RANDOM_DROP_THRD")}, /*Q_MGR_QWRITE_CTL_RANDOM_DROP_THRD*/
                { 16,   1,  16 STR_DSCP("RX_ETHER_OAM_QUEUE_BASE")}, /*Q_MGR_QWRITE_CTL_RX_ETHER_OAM_QUEUE_BASE*/
                {  6,   1,   0 STR_DSCP("RX_ETHER_OAM_QUEUE_SELECT_MASK")}, /*Q_MGR_QWRITE_CTL_RX_ETHER_OAM_QUEUE_SELECT_MASK*/
                {  4,   1,   6 STR_DSCP("RX_ETHER_OAM_QUEUE_SELECT_SHIFT")}, /*Q_MGR_QWRITE_CTL_RX_ETHER_OAM_QUEUE_SELECT_SHIFT*/
                {  1,   0,   7 STR_DSCP("SERVICE_ID_EN")}, /*Q_MGR_QWRITE_CTL_SERVICE_ID_EN*/
};

static fields_t q_mgr_queue_id_mon_reg_field[] = {
                { 11,   0,   0 STR_DSCP("MON_QUE_ID0")}, /*Q_MGR_QUEUE_ID_MON_MON_QUE_ID0*/
                { 11,   1,   0 STR_DSCP("MON_QUE_ID1")}, /*Q_MGR_QUEUE_ID_MON_MON_QUE_ID1*/
                { 11,   2,   0 STR_DSCP("MON_QUE_ID2")}, /*Q_MGR_QUEUE_ID_MON_MON_QUE_ID2*/
                { 11,   3,   0 STR_DSCP("MON_QUE_ID3")}, /*Q_MGR_QUEUE_ID_MON_MON_QUE_ID3*/
};

static fields_t q_mgr_enq_debug_stats_reg_field[] = {
                {  4,   6,   8 STR_DSCP("DROP4_DISABLED_CHANNEL_ID_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_DISABLED_CHANNEL_ID_CNT*/
                {  4,   6,  16 STR_DSCP("DROP4_EGRESS_RESRC_MGR_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_EGRESS_RESRC_MGR_CNT*/
                {  4,   5,  24 STR_DSCP("DROP4_ENQ_DISCARD_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_ENQ_DISCARD_CNT*/
                {  4,   5,  16 STR_DSCP("DROP4_FORCE_RANDOM_DROP_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_FORCE_RANDOM_DROP_CNT*/
                {  4,   5,   8 STR_DSCP("DROP4_FREE_USED_UP_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_FREE_USED_UP_CNT*/
                {  4,   6,  24 STR_DSCP("DROP4_QUE_MAP_DISCARD_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_QUE_MAP_DISCARD_CNT*/
                {  4,   5,   0 STR_DSCP("DROP4_WRED_TAIL_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP4_WRED_TAIL_CNT*/
                {  4,   6,   0 STR_DSCP("DROP_CRITICAL_PKT_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_DROP_CRITICAL_PKT_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_MET_FIFO_ENQ_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_INPUT_MET_FIFO_ENQ_CNT*/
                {  4,   1,  16 STR_DSCP("INPUT_RCD_WR_DONE_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_INPUT_RCD_WR_DONE_CNT*/
                {  8,   4,  24 STR_DSCP("INPUT_SCH_DEQ_BUF_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_INPUT_SCH_DEQ_BUF_CNT*/
                {  4,   4,  16 STR_DSCP("INPUT_SCH_DEQ_QUEUE_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_INPUT_SCH_DEQ_QUEUE_CNT*/
                {  4,   3,  16 STR_DSCP("INPUT_TABLE_WR_DONE_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_INPUT_TABLE_WR_DONE_CNT*/
                { 16,   2,  16 STR_DSCP("OUTPUT_ENQ_LINK_PKT_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_ENQ_LINK_PKT_CNT*/
                {  4,   2,   0 STR_DSCP("OUTPUT_ENQ_LINK_QUEUE_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_ENQ_LINK_QUEUE_CNT*/
                {  4,   4,   0 STR_DSCP("OUTPUT_ENQ_SCH_QUEUE_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_ENQ_SCH_QUEUE_CNT*/
                {  4,   0,  16 STR_DSCP("OUTPUT_MET_FIFO_DONE_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_MET_FIFO_DONE_CNT*/
                {  8,   1,  24 STR_DSCP("OUTPUT_RCD_WR_BUF_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_RCD_WR_BUF_CNT*/
                {  4,   1,   0 STR_DSCP("OUTPUT_RCD_WR_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_RCD_WR_CNT*/
                {  4,   3,   0 STR_DSCP("OUTPUT_TABLE_WR_CNT")}, /*Q_MGR_ENQ_DEBUG_STATS_OUTPUT_TABLE_WR_CNT*/
};

static fields_t q_mgr_enqueue_stats_reg_field[] = {
                { 24,   0,   0 STR_DSCP("ADMIT_ENQ_MSG_CNT")}, /*Q_MGR_ENQUEUE_STATS_ADMIT_ENQ_MSG_CNT*/
                { 24,   1,   0 STR_DSCP("DROP_ENQ_MSG_CNT")}, /*Q_MGR_ENQUEUE_STATS_DROP_ENQ_MSG_CNT*/
};

static fields_t q_mgr_enq_parity_fail_record_reg_field[] = {
                {  7,  11,   0 STR_DSCP("DS_EGRESS_RESRC_COUNT_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_EGRESS_RESRC_COUNT_PARITY_FAIL_ADDR*/
                {  1,   0,  16 STR_DSCP("DS_EGRESS_RESRC_THRD_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_EGRESS_RESRC_THRD_PARITY_FAIL*/
                {  7,   0,   0 STR_DSCP("DS_EGRESS_RESRC_THRD_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_EGRESS_RESRC_THRD_PARITY_FAIL_ADDR*/
                {  1,   1,  16 STR_DSCP("DS_HEAD_HASH_MOD_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_HEAD_HASH_MOD_PARITY_FAIL*/
                {  8,   1,   0 STR_DSCP("DS_HEAD_HASH_MOD_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_HEAD_HASH_MOD_PARITY_FAIL_ADDR*/
                {  1,   2,  16 STR_DSCP("DS_LINK_AGGR_NUM_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_NUM_PARITY_FAIL*/
                {  7,   2,   0 STR_DSCP("DS_LINK_AGGR_NUM_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_NUM_PARITY_FAIL_ADDR*/
                {  1,   3,  16 STR_DSCP("DS_LINK_AGGR_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_PARITY_FAIL*/
                { 11,   3,   0 STR_DSCP("DS_LINK_AGGR_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_PARITY_FAIL_ADDR*/
                { 11,  12,   0 STR_DSCP("DS_QUEUE_DEPTH_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUEUE_DEPTH_PARITY_FAIL_ADDR*/
                {  1,   7,  16 STR_DSCP("DS_QUEUE_IPG_INDEX_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUEUE_IPG_INDEX_PARITY_FAIL*/
                {  8,   7,   0 STR_DSCP("DS_QUEUE_IPG_INDEX_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUEUE_IPG_INDEX_PARITY_FAIL_ADDR*/
                {  1,   4,  16 STR_DSCP("DS_QUE_DROP_PROF_ID_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_ID_PARITY_FAIL*/
                {  9,   4,   0 STR_DSCP("DS_QUE_DROP_PROF_ID_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_ID_PARITY_FAIL_ADDR*/
                {  1,   5,  16 STR_DSCP("DS_QUE_DROP_PROF_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_PARITY_FAIL*/
                {  8,   5,   0 STR_DSCP("DS_QUE_DROP_PROF_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_PARITY_FAIL_ADDR*/
                {  1,   6,  16 STR_DSCP("DS_QUE_NUM_GEN_CTL_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_NUM_GEN_CTL_PARITY_FAIL*/
                {  8,   6,   0 STR_DSCP("DS_QUE_NUM_GEN_CTL_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_NUM_GEN_CTL_PARITY_FAIL_ADDR*/
                {  1,   8,  16 STR_DSCP("DS_SERVICE_QUEUE_HASH_KEY_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_HASH_KEY_PARITY_FAIL*/
                {  7,   8,   0 STR_DSCP("DS_SERVICE_QUEUE_HASH_KEY_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_HASH_KEY_PARITY_FAIL_ADDR*/
                {  1,   9,  16 STR_DSCP("DS_SERVICE_QUEUE_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_PARITY_FAIL*/
                {  9,   9,   0 STR_DSCP("DS_SERVICE_QUEUE_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_PARITY_FAIL_ADDR*/
                {  1,  10,  16 STR_DSCP("DS_SGMAC_MAP_PARITY_FAIL")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SGMAC_MAP_PARITY_FAIL*/
                {  8,  10,   0 STR_DSCP("DS_SGMAC_MAP_PARITY_FAIL_ADDR")}, /*Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SGMAC_MAP_PARITY_FAIL_ADDR*/
};

static fields_t q_mgrq_hash_cam_ctl_reg_field[] = {
                { 10,   0,  16 STR_DSCP("DEST_ID0")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID0*/
                { 10,   1,  16 STR_DSCP("DEST_ID1")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID1*/
                { 10,   2,  16 STR_DSCP("DEST_ID2")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID2*/
                { 10,   3,  16 STR_DSCP("DEST_ID3")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID3*/
                { 10,   4,  16 STR_DSCP("DEST_ID4")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID4*/
                { 10,   5,  16 STR_DSCP("DEST_ID5")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID5*/
                { 10,   6,  16 STR_DSCP("DEST_ID6")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID6*/
                { 10,   7,  16 STR_DSCP("DEST_ID7")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID7*/
                { 10,   8,  16 STR_DSCP("DEST_ID8")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID8*/
                { 10,   9,  16 STR_DSCP("DEST_ID9")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID9*/
                { 10,  10,  16 STR_DSCP("DEST_ID10")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID10*/
                { 10,  11,  16 STR_DSCP("DEST_ID11")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID11*/
                { 10,  12,  16 STR_DSCP("DEST_ID12")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID12*/
                { 10,  13,  16 STR_DSCP("DEST_ID13")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID13*/
                { 10,  14,  16 STR_DSCP("DEST_ID14")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID14*/
                { 10,  15,  16 STR_DSCP("DEST_ID15")}, /*Q_MGRQ_HASH_CAM_CTL_DEST_ID15*/
                { 16,   0,   0 STR_DSCP("SERVICE_ID0")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID0*/
                { 16,   1,   0 STR_DSCP("SERVICE_ID1")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID1*/
                { 16,   2,   0 STR_DSCP("SERVICE_ID2")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID2*/
                { 16,   3,   0 STR_DSCP("SERVICE_ID3")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID3*/
                { 16,   4,   0 STR_DSCP("SERVICE_ID4")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID4*/
                { 16,   5,   0 STR_DSCP("SERVICE_ID5")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID5*/
                { 16,   6,   0 STR_DSCP("SERVICE_ID6")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID6*/
                { 16,   7,   0 STR_DSCP("SERVICE_ID7")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID7*/
                { 16,   8,   0 STR_DSCP("SERVICE_ID8")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID8*/
                { 16,   9,   0 STR_DSCP("SERVICE_ID9")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID9*/
                { 16,  10,   0 STR_DSCP("SERVICE_ID10")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID10*/
                { 16,  11,   0 STR_DSCP("SERVICE_ID11")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID11*/
                { 16,  12,   0 STR_DSCP("SERVICE_ID12")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID12*/
                { 16,  13,   0 STR_DSCP("SERVICE_ID13")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID13*/
                { 16,  14,   0 STR_DSCP("SERVICE_ID14")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID14*/
                { 16,  15,   0 STR_DSCP("SERVICE_ID15")}, /*Q_MGRQ_HASH_CAM_CTL_SERVICE_ID15*/
};

static fields_t q_mgrq_write_sgmac_ctl_reg_field[] = {
                {  2,   0,   8 STR_DSCP("SGMAC0")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC0*/
                {  2,   0,  10 STR_DSCP("SGMAC1")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC1*/
                {  2,   0,  12 STR_DSCP("SGMAC2")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC2*/
                {  2,   0,  14 STR_DSCP("SGMAC3")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC3*/
                {  1,   0,   3 STR_DSCP("SGMAC_EN")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_EN*/
                {  1,   0,   4 STR_DSCP("SGMAC_MCAST_MAP_EN")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_MCAST_MAP_EN*/
                {  1,   0,   2 STR_DSCP("SGMAC_TRUNK_EN")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_TRUNK_EN*/
                {  2,   0,   0 STR_DSCP("SGMAC_TRUNK_NUM")}, /*Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_TRUNK_NUM*/
};

static fields_t q_hash_lookup_result_ctl_reg_field[] = {
                { 12,   0,   0 STR_DSCP("SERVICE_QUE_BASE_DEFAULT")}, /*Q_HASH_LOOKUP_RESULT_CTL_SERVICE_QUE_BASE_DEFAULT*/
};

static fields_t q_mgr_hash_lookup_stats_reg_field[] = {
                {  8,   0,   0 STR_DSCP("SERVICE_LOOKUP_FAIL_CNT")}, /*Q_MGR_HASH_LOOKUP_STATS_SERVICE_LOOKUP_FAIL_CNT*/
};

static fields_t q_mgr_link_list_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET_FATAL")}, /*Q_MGR_LINK_LIST_INTERRUPT_MASK_RESET_FATAL*/
                {  8,   2,   0 STR_DSCP("MASK_SET_FATAL")}, /*Q_MGR_LINK_LIST_INTERRUPT_MASK_SET_FATAL*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*Q_MGR_LINK_LIST_INTERRUPT_VALUE_RESET_FATAL*/
                {  8,   0,   0 STR_DSCP("VALUE_SET_FATAL")}, /*Q_MGR_LINK_LIST_INTERRUPT_VALUE_SET_FATAL*/
};

static fields_t q_mgr_free_list_status_reg_field[] = {
                { 15,   0,  16 STR_DSCP("FREE_HEAD_PTR")}, /*Q_MGR_FREE_LIST_STATUS_FREE_HEAD_PTR*/
                { 16,   1,   0 STR_DSCP("FREE_LIST_CNT")}, /*Q_MGR_FREE_LIST_STATUS_FREE_LIST_CNT*/
                { 15,   0,   0 STR_DSCP("FREE_TAIL_PTR")}, /*Q_MGR_FREE_LIST_STATUS_FREE_TAIL_PTR*/
};

static fields_t q_mgr_free_list_max_num_reg_field[] = {
                { 15,   0,   0 STR_DSCP("FREE_LIST_MAX_NUM")}, /*Q_MGR_FREE_LIST_MAX_NUM_FREE_LIST_MAX_NUM*/
};

static fields_t qmgrlinklist_q_mgr_queue_id_max_num_reg_field[] = {
                { 11,   0,   0 STR_DSCP("QUEUE_ID_MAX_NUM")}, /*QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_QUEUE_ID_MAX_NUM*/
};

static fields_t q_mgr_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_LINK_LIST_INIT")}, /*Q_MGR_INIT_Q_MGR_LINK_LIST_INIT*/
};

static fields_t q_mgr_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_LINK_LIST_INIT")}, /*Q_MGR_INIT_DONE_Q_MGR_LINK_LIST_INIT*/
};

static fields_t q_mgr_free_list_fifo_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FREE_LIST_FIFO_CREDIT")}, /*Q_MGR_FREE_LIST_FIFO_CREDIT_FREE_LIST_FIFO_CREDIT*/
};

static fields_t q_mgr_link_list_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*Q_MGR_LINK_LIST_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t q_mgr_debug_stats_reg_field[] = {
                {  4,   4,   0 STR_DSCP("INPUT_DEQ_REQ_CNT")}, /*Q_MGR_DEBUG_STATS_INPUT_DEQ_REQ_CNT*/
                {  4,   8,   0 STR_DSCP("INPUT_ENQ_FREE_LIST_DONE_CNT")}, /*Q_MGR_DEBUG_STATS_INPUT_ENQ_FREE_LIST_DONE_CNT*/
                {  4,   2,   0 STR_DSCP("INPUT_ENQ_PKT_CNT")}, /*Q_MGR_DEBUG_STATS_INPUT_ENQ_PKT_CNT*/
                {  4,   3,   0 STR_DSCP("INPUT_ENQ_REP_CNT")}, /*Q_MGR_DEBUG_STATS_INPUT_ENQ_REP_CNT*/
                {  4,   7,   0 STR_DSCP("INPUT_REL_LIST_CNT")}, /*Q_MGR_DEBUG_STATS_INPUT_REL_LIST_CNT*/
                {  4,   5,   0 STR_DSCP("OUTPUT_DEQ_PKT_CNT")}, /*Q_MGR_DEBUG_STATS_OUTPUT_DEQ_PKT_CNT*/
                {  4,   6,   0 STR_DSCP("OUTPUT_DEQ_REP_CNT")}, /*Q_MGR_DEBUG_STATS_OUTPUT_DEQ_REP_CNT*/
                {  4,   0,   0 STR_DSCP("OUTPUT_FREE_LIST_VALID_CNT")}, /*Q_MGR_DEBUG_STATS_OUTPUT_FREE_LIST_VALID_CNT*/
                {  4,   1,   0 STR_DSCP("OUTPUT_GET_FREE_LIST_CNT")}, /*Q_MGR_DEBUG_STATS_OUTPUT_GET_FREE_LIST_CNT*/
};

static fields_t q_mgr_link_list_ecc_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_ECC_CHECK_EN")}, /*Q_MGR_LINK_LIST_ECC_CTRL_CFG_ECC_CHECK_EN*/
                {  1,   0,   4 STR_DSCP("CFG_ECC_CORRECT_EN")}, /*Q_MGR_LINK_LIST_ECC_CTRL_CFG_ECC_CORRECT_EN*/
                {  1,   0,   8 STR_DSCP("CFG_REPORT_SINGLE_BIT_ERROR")}, /*Q_MGR_LINK_LIST_ECC_CTRL_CFG_REPORT_SINGLE_BIT_ERROR*/
};

static fields_t q_mgr_link_list_ecc_error_stats_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_ECC_MULTIPLE_BIT_COUNT")}, /*Q_MGR_LINK_LIST_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT*/
                {  8,   0,   8 STR_DSCP("CFG_ECC_SINGLE_BIT_COUNT")}, /*Q_MGR_LINK_LIST_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT*/
};

static fields_t q_mgr_link_list_parity_fail_record_reg_field[] = {
                { 15,   0,   0 STR_DSCP("DSQ_LINK_LIST_ECC_FAIL_ADDR")}, /*Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_DSQ_LINK_LIST_ECC_FAIL_ADDR*/
                { 11,   1,   0 STR_DSCP("DSQ_LINK_STATE_PARITY_FAIL_ADDR")}, /*Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_DSQ_LINK_STATE_PARITY_FAIL_ADDR*/
};

static fields_t q_mgr_sch_interrupt_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET_FATAL")}, /*Q_MGR_SCH_INTERRUPT_MASK_RESET_FATAL*/
                { 24,   2,   0 STR_DSCP("MASK_SET_FATAL")}, /*Q_MGR_SCH_INTERRUPT_MASK_SET_FATAL*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*Q_MGR_SCH_INTERRUPT_VALUE_RESET_FATAL*/
                { 24,   0,   0 STR_DSCP("VALUE_SET_FATAL")}, /*Q_MGR_SCH_INTERRUPT_VALUE_SET_FATAL*/
};

static fields_t q_mgr_sch_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_SCH_INIT")}, /*Q_MGR_SCH_INIT_Q_MGR_SCH_INIT*/
};

static fields_t q_mgr_sch_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_SCH_INIT")}, /*Q_MGR_SCH_INIT_DONE_Q_MGR_SCH_INIT*/
};

static fields_t qmgrsch_q_mgr_queue_id_max_num_reg_field[] = {
                { 11,   0,   0 STR_DSCP("QUE_ID_MAX_NUM")}, /*QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_QUE_ID_MAX_NUM*/
};

static fields_t q_mgr_sch_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*Q_MGR_SCH_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t q_mgr_que_deq_stats_base_reg_field[] = {
                { 12,   0,   0 STR_DSCP("Q_MGR_QUE_DEQ_STATS_BASE")}, /*Q_MGR_QUE_DEQ_STATS_BASE_Q_MGR_QUE_DEQ_STATS_BASE*/
                {  1,   0,  16 STR_DSCP("STATS_EN")}, /*Q_MGR_QUE_DEQ_STATS_BASE_STATS_EN*/
};

static fields_t q_mgr_sch_sp_patch_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SCH_SP_PATCH_EN")}, /*Q_MGR_SCH_SP_PATCH_EN_SCH_SP_PATCH_EN*/
};

static fields_t q_mgr_queue_shape_ctl_reg_field[] = {
                {  1,   3,   0 STR_DSCP("QUE_SHP_GBL_EN")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_GBL_EN*/
                { 16,   1,   0 STR_DSCP("QUE_SHP_HI_BW_MIN_PTR")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_HI_BW_MIN_PTR*/
                {  8,   2,   0 STR_DSCP("QUE_SHP_HI_BW_WEIGHT")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_HI_BW_WEIGHT*/
                { 16,   1,  16 STR_DSCP("QUE_SHP_LO_BW_MAX_PTR")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_LO_BW_MAX_PTR*/
                {  8,   2,   8 STR_DSCP("QUE_SHP_LO_BW_WEIGHT")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_LO_BW_WEIGHT*/
                { 16,   3,  16 STR_DSCP("QUE_SHP_MAX_PHY_PTR")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_MAX_PHY_PTR*/
                { 16,   0,  16 STR_DSCP("QUE_SHP_MAX_PTR")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_MAX_PTR*/
                { 16,   0,   0 STR_DSCP("QUE_SHP_MIN_PTR")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_MIN_PTR*/
                {  1,   3,   4 STR_DSCP("QUE_SHP_UPD_EN")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_UPD_EN*/
                {  8,   3,   8 STR_DSCP("QUE_SHP_UPD_MAX_CNT")}, /*Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_UPD_MAX_CNT*/
};

static fields_t q_mgr_group_shape_ctl_reg_field[] = {
                {  1,   3,   0 STR_DSCP("GRP_SHP_GBL_EN")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_GBL_EN*/
                { 16,   1,   0 STR_DSCP("GRP_SHP_HI_BW_MIN_PTR")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_HI_BW_MIN_PTR*/
                {  8,   2,   0 STR_DSCP("GRP_SHP_HI_BW_WEIGHT")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_HI_BW_WEIGHT*/
                { 16,   1,  16 STR_DSCP("GRP_SHP_LO_BW_MAX_PTR")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_LO_BW_MAX_PTR*/
                {  8,   2,   8 STR_DSCP("GRP_SHP_LO_BW_WEIGHT")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_LO_BW_WEIGHT*/
                { 16,   3,  16 STR_DSCP("GRP_SHP_MAX_PHY_PTR")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_MAX_PHY_PTR*/
                { 16,   0,  16 STR_DSCP("GRP_SHP_MAX_PTR")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_MAX_PTR*/
                { 16,   0,   0 STR_DSCP("GRP_SHP_MIN_PTR")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_MIN_PTR*/
                {  1,   3,   4 STR_DSCP("GRP_SHP_UPD_EN")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_UPD_EN*/
                {  8,   3,   8 STR_DSCP("GRP_SHP_UPD_MAX_CNT")}, /*Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_UPD_MAX_CNT*/
};

static fields_t q_mgr_sch_debug_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("INPUTQ_READ_DONE_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_INPUTQ_READ_DONE_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_ENQ_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_INPUT_ENQ_VALID_CNT*/
                {  4,   3,   0 STR_DSCP("INPUT_LINK_LIST_QUEUE_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_INPUT_LINK_LIST_QUEUE_CNT*/
                {  4,   2,   0 STR_DSCP("INPUT_LINK_LIST_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_INPUT_LINK_LIST_VALID_CNT*/
                {  4,   6,   0 STR_DSCP("OUTPUTQ_READ_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_OUTPUTQ_READ_VALID_CNT*/
                {  4,   8,   0 STR_DSCP("OUTPUT_GET_LL_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_OUTPUT_GET_LL_VALID_CNT*/
                {  4,   7,   0 STR_DSCP("OUTPUT_REL_LIST_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_OUTPUT_REL_LIST_VALID_CNT*/
                {  4,   4,   0 STR_DSCP("OUTPUT_SCH2_ENQ_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_OUTPUT_SCH2_ENQ_VALID_CNT*/
                {  4,   5,   0 STR_DSCP("OUTPUT_SCH2_SUB_CH_VALID_CNT")}, /*Q_MGR_SCH_DEBUG_STATS_OUTPUT_SCH2_SUB_CH_VALID_CNT*/
};

static fields_t q_mgr_sch_parity_fail_record_reg_field[] = {
                {  9,   6,   0 STR_DSCP("DS_CHANNEL_LINK_STATE_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_CHANNEL_LINK_STATE_PARITY_FAIL_ADDR*/
                {  9,  10,   0 STR_DSCP("DS_GROUP_CACHE_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_GROUP_CACHE_PARITY_FAIL_ADDR*/
                {  9,   9,   0 STR_DSCP("DS_GROUP_CONTEXT_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_GROUP_CONTEXT_PARITY_FAIL_ADDR*/
                {  9,   1,   0 STR_DSCP("DS_GROUP_SHAPE_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_GROUP_SHAPE_PARITY_FAIL_ADDR*/
                { 11,   3,   0 STR_DSCP("DS_IN_PROFILE_NEXT_QUEUE_PTR_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_IN_PROFILE_NEXT_QUEUE_PTR_PARITY_FAIL_ADDR*/
                { 11,   4,   0 STR_DSCP("DS_OUT_PROFILE_NEXT_QUEUE_PTR_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_OUT_PROFILE_NEXT_QUEUE_PTR_PARITY_FAIL_ADDR*/
                { 11,   2,   0 STR_DSCP("DS_QUEUE_DRR_DEFICIT_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_DRR_DEFICIT_PARITY_FAIL_ADDR*/
                { 11,   5,   0 STR_DSCP("DS_QUEUE_MAP_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_MAP_PARITY_FAIL_ADDR*/
                { 11,   0,   0 STR_DSCP("DS_QUEUE_SHAPE_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_SHAPE_PARITY_FAIL_ADDR*/
                {  7,   8,   0 STR_DSCP("DS_QUEUE_SHAPE_STATE_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_SHAPE_STATE_PARITY_FAIL_ADDR*/
                {  7,   7,   0 STR_DSCP("DS_QUEUE_STATE_PARITY_FAIL_ADDR")}, /*Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_STATE_PARITY_FAIL_ADDR*/
};

static fields_t q_mgr_sub_ch_interrupt_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET_FATAL")}, /*Q_MGR_SUB_CH_INTERRUPT_MASK_RESET_FATAL*/
                { 24,   2,   0 STR_DSCP("MASK_SET_FATAL")}, /*Q_MGR_SUB_CH_INTERRUPT_MASK_SET_FATAL*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET_FATAL")}, /*Q_MGR_SUB_CH_INTERRUPT_VALUE_RESET_FATAL*/
                { 24,   0,   0 STR_DSCP("VALUE_SET_FATAL")}, /*Q_MGR_SUB_CH_INTERRUPT_VALUE_SET_FATAL*/
};

static fields_t q_mgr_sub_ch_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_SUB_CH_INIT")}, /*Q_MGR_SUB_CH_INIT_Q_MGR_SUB_CH_INIT*/
};

static fields_t q_mgr_sub_ch_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("Q_MGR_SUB_CH_INIT")}, /*Q_MGR_SUB_CH_INIT_DONE_Q_MGR_SUB_CH_INIT*/
};

static fields_t q_mgr_sub_ch_shape_ctl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SHAPE_GBL_EN")}, /*Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_GBL_EN*/
                { 16,   0,  16 STR_DSCP("SHAPE_MAX_PHY_PTR")}, /*Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_MAX_PHY_PTR*/
                { 16,   1,  16 STR_DSCP("SHAPE_MAX_PTR")}, /*Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_MAX_PTR*/
                { 16,   1,   0 STR_DSCP("SHAPE_MIN_PTR")}, /*Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_MIN_PTR*/
                {  1,   0,   4 STR_DSCP("SHAPE_UPD_EN")}, /*Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_UPD_EN*/
                {  8,   0,   8 STR_DSCP("SHAPE_UPD_MAX_CNT")}, /*Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_UPD_MAX_CNT*/
};

static fields_t q_mgr_network_drain_en_cfg_reg_field[] = {
                { 20,   1,   0 STR_DSCP("NETWORK_EN_CFG_HI")}, /*Q_MGR_NETWORK_DRAIN_EN_CFG_NETWORK_EN_CFG_HI*/
                { 32,   0,   0 STR_DSCP("NETWORK_EN_CFG_LO")}, /*Q_MGR_NETWORK_DRAIN_EN_CFG_NETWORK_EN_CFG_LO*/
};

static fields_t q_mgr_fabric_drain_en_cfg_reg_field[] = {
                { 32,   0,   0 STR_DSCP("FB_CH_EN_CFG")}, /*Q_MGR_FABRIC_DRAIN_EN_CFG_FB_CH_EN_CFG*/
};

static fields_t q_mgr_misc_drain_en_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("CPU_EN_CFG")}, /*Q_MGR_MISC_DRAIN_EN_CFG_CPU_EN_CFG*/
                {  1,   0,   3 STR_DSCP("E_LOOP_EN_CFG")}, /*Q_MGR_MISC_DRAIN_EN_CFG_E_LOOP_EN_CFG*/
                {  1,   0,   0 STR_DSCP("I_LOOP_EN_CFG")}, /*Q_MGR_MISC_DRAIN_EN_CFG_I_LOOP_EN_CFG*/
                {  1,   0,   2 STR_DSCP("OAM_EN_CFG")}, /*Q_MGR_MISC_DRAIN_EN_CFG_OAM_EN_CFG*/
};

static fields_t q_mgr_qdr_arb_credit_reg_field[] = {
                { 10,   0,   0 STR_DSCP("QDR_ARB_CREDIT")}, /*Q_MGR_QDR_ARB_CREDIT_QDR_ARB_CREDIT*/
};

static fields_t q_mgr_track_fifo_credit_reg_field[] = {
                { 10,   0,   0 STR_DSCP("TRACK_FIFO_CREDIT")}, /*Q_MGR_TRACK_FIFO_CREDIT_TRACK_FIFO_CREDIT*/
};

static fields_t q_mgr_sub_ch_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*Q_MGR_SUB_CH_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t q_mgr_interface_wrr_weight_cfg_reg_field[] = {
                {  8,   3,   0 STR_DSCP("E_LOOP_WT_CFG")}, /*Q_MGR_INTERFACE_WRR_WEIGHT_CFG_E_LOOP_WT_CFG*/
                {  8,   1,   0 STR_DSCP("FABRIC_WT_CFG")}, /*Q_MGR_INTERFACE_WRR_WEIGHT_CFG_FABRIC_WT_CFG*/
                {  8,   2,   0 STR_DSCP("MISC_WT_CFG")}, /*Q_MGR_INTERFACE_WRR_WEIGHT_CFG_MISC_WT_CFG*/
                {  8,   0,   0 STR_DSCP("NETWORK_WT_CFG")}, /*Q_MGR_INTERFACE_WRR_WEIGHT_CFG_NETWORK_WT_CFG*/
};

static fields_t q_mgr_misc_interface_wrr_weight_cfg_reg_field[] = {
                {  8,   1,   0 STR_DSCP("CPU_WT_CFG")}, /*Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_CPU_WT_CFG*/
                {  8,   0,   0 STR_DSCP("I_LOOP_WT_CFG")}, /*Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_I_LOOP_WT_CFG*/
                {  8,   2,   0 STR_DSCP("OAM_WT_CFG")}, /*Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_OAM_WT_CFG*/
};

static fields_t q_mgri_loop_out_profile_wrr_weight_cfg_reg_field[] = {
                {  8,   0,  24 STR_DSCP("I_LOOP_PRI0_OUTP_WT_CFG")}, /*Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI0_OUTP_WT_CFG*/
                {  8,   0,  16 STR_DSCP("I_LOOP_PRI1_OUTP_WT_CFG")}, /*Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI1_OUTP_WT_CFG*/
                {  8,   0,   8 STR_DSCP("I_LOOP_PRI2_OUTP_WT_CFG")}, /*Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI2_OUTP_WT_CFG*/
                {  8,   0,   0 STR_DSCP("I_LOOP_PRI3_OUTP_WT_CFG")}, /*Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI3_OUTP_WT_CFG*/
};

static fields_t q_mgr_cpu_out_profile_wrr_weight_cfg_reg_field[] = {
                {  8,   0,  24 STR_DSCP("CPU_PRI0_OUTP_WT_CFG")}, /*Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI0_OUTP_WT_CFG*/
                {  8,   0,  16 STR_DSCP("CPU_PRI1_OUTP_WT_CFG")}, /*Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI1_OUTP_WT_CFG*/
                {  8,   0,   8 STR_DSCP("CPU_PRI2_OUTP_WT_CFG")}, /*Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI2_OUTP_WT_CFG*/
                {  8,   0,   0 STR_DSCP("CPU_PRI3_OUTP_WT_CFG")}, /*Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI3_OUTP_WT_CFG*/
};

static fields_t q_mgr_oam_out_profile_wrr_weight_cfg_reg_field[] = {
                {  8,   0,  24 STR_DSCP("OAM_PRI0_OUTP_WT_CFG")}, /*Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI0_OUTP_WT_CFG*/
                {  8,   0,  16 STR_DSCP("OAM_PRI1_OUTP_WT_CFG")}, /*Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI1_OUTP_WT_CFG*/
                {  8,   0,   8 STR_DSCP("OAM_PRI2_OUTP_WT_CFG")}, /*Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI2_OUTP_WT_CFG*/
                {  8,   0,   0 STR_DSCP("OAM_PRI3_OUTP_WT_CFG")}, /*Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI3_OUTP_WT_CFG*/
};

static fields_t q_mgre_loop_outp_wrr_weight_cfg_reg_field[] = {
                {  8,   0,  24 STR_DSCP("E_LOOP_PRI0_OUTP_WT_CFG")}, /*Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI0_OUTP_WT_CFG*/
                {  8,   0,  16 STR_DSCP("E_LOOP_PRI1_OUTP_WT_CFG")}, /*Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI1_OUTP_WT_CFG*/
                {  8,   0,   8 STR_DSCP("E_LOOP_PRI2_OUTP_WT_CFG")}, /*Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI2_OUTP_WT_CFG*/
                {  8,   0,   0 STR_DSCP("E_LOOP_PRI3_OUTP_WT_CFG")}, /*Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI3_OUTP_WT_CFG*/
};

static fields_t q_mgr_sub_ch_bw_mon_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CH_ID_MON")}, /*Q_MGR_SUB_CH_BW_MON_CH_ID_MON*/
                { 10,   1,   0 STR_DSCP("MIN_CH_CREDIT")}, /*Q_MGR_SUB_CH_BW_MON_MIN_CH_CREDIT*/
};

static fields_t q_mgr_ch_shape_state_reg_field[] = {
                { 32,   2,   0 STR_DSCP("SHP_STATE31TO0")}, /*Q_MGR_CH_SHAPE_STATE_SHP_STATE31TO0*/
                { 32,   1,   0 STR_DSCP("SHP_STATE63TO32")}, /*Q_MGR_CH_SHAPE_STATE_SHP_STATE63TO32*/
                { 32,   0,   0 STR_DSCP("SHP_STATE95TO64")}, /*Q_MGR_CH_SHAPE_STATE_SHP_STATE95TO64*/
};

static fields_t q_mgr_sub_ch_debug_stats_reg_field[] = {
                {  4,   2,   0 STR_DSCP("INPUTQ_MGR_SCH_VALID_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_INPUTQ_MGR_SCH_VALID_CNT*/
                {  4,   4,   0 STR_DSCP("INPUT_BUF_RETRV_DONE_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_INPUT_BUF_RETRV_DONE_CNT*/
                {  4,   1,   0 STR_DSCP("INPUT_QDR_ARB_CREDIT_INC_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_INPUT_QDR_ARB_CREDIT_INC_CNT*/
                {  4,   3,   0 STR_DSCP("INPUT_TABLE_QDR_DATA_VALID_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_INPUT_TABLE_QDR_DATA_VALID_CNT*/
                {  4,   0,   0 STR_DSCP("INPUT_TRACK_MSG_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_INPUT_TRACK_MSG_CNT*/
                {  4,   6,   0 STR_DSCP("OUTPUTQ_MGR_DEQ_VALID_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_OUTPUTQ_MGR_DEQ_VALID_CNT*/
                {  8,   7,   0 STR_DSCP("OUTPUT_BUF_RETRV_BUF_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_OUTPUT_BUF_RETRV_BUF_CNT*/
                {  4,   5,   0 STR_DSCP("OUTPUT_SUB_CH_VALID_CNT")}, /*Q_MGR_SUB_CH_DEBUG_STATS_OUTPUT_SUB_CH_VALID_CNT*/
};

static fields_t q_mgr_table_que_entry_interrupt_reg_field[] = {
                {  5,   3,   0 STR_DSCP("MASK_RESET")}, /*Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_MASK_RESET*/
                {  5,   2,   0 STR_DSCP("MASK_SET")}, /*Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_MASK_SET*/
                {  5,   1,   0 STR_DSCP("VALUE_RESET")}, /*Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_VALUE_RESET*/
                {  5,   0,   0 STR_DSCP("VALUE_SET")}, /*Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_VALUE_SET*/
};

static fields_t q_mgr_table_ecc_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CFG_ECC_CHECK_EN")}, /*Q_MGR_TABLE_ECC_CTRL_CFG_ECC_CHECK_EN*/
                {  1,   0,   4 STR_DSCP("CFG_ECC_CORRECT_EN")}, /*Q_MGR_TABLE_ECC_CTRL_CFG_ECC_CORRECT_EN*/
                {  1,   0,   8 STR_DSCP("CFG_REPORT_SINGLE_BIT_ERROR")}, /*Q_MGR_TABLE_ECC_CTRL_CFG_REPORT_SINGLE_BIT_ERROR*/
};

static fields_t q_mgr_table_parity_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*Q_MGR_TABLE_PARITY_CTRL_PARITY_ENABLE*/
};

static fields_t que_entry_read_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("QUE_ENTRY_READ_FAIL")}, /*QUE_ENTRY_READ_FAIL_RECORD_QUE_ENTRY_READ_FAIL*/
                { 15,   0,   0 STR_DSCP("QUE_ENTRY_READ_FAIL_ADDR")}, /*QUE_ENTRY_READ_FAIL_RECORD_QUE_ENTRY_READ_FAIL_ADDR*/
};

static fields_t q_mgr_table_que_entry_debug_stats_reg_field[] = {
                {  4,   1,   0 STR_DSCP("QUE_ENTRY_READ_CNT")}, /*Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_QUE_ENTRY_READ_CNT*/
                {  4,   1,  16 STR_DSCP("QUE_ENTRY_READ_ERR_CNT")}, /*Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_QUE_ENTRY_READ_ERR_CNT*/
                {  4,   0,   0 STR_DSCP("QUE_ENTRY_WRITE_CNT")}, /*Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_QUE_ENTRY_WRITE_CNT*/
};

static fields_t q_mgr_table_ecc_error_stats_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_ECC_MULTIPLE_BIT_COUNT")}, /*Q_MGR_TABLE_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT*/
                {  8,   0,   8 STR_DSCP("CFG_ECC_SINGLE_BIT_COUNT")}, /*Q_MGR_TABLE_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT*/
};

static fields_t quadmacapp0_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp0_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp0_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp0_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp0_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP0_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp0_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp0_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp0_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp0_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp0_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp0_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp0_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp0_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp0_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp0_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp0_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp0_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP0_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp0_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp0_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp0_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp0_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp0_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp0_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp0_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp0_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp10_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp10_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp10_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp10_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp10_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP10_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp10_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp10_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp10_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp10_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp10_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp10_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp10_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp10_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp10_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp10_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp10_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp10_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP10_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp10_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp10_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp10_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp10_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp10_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp10_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp10_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp10_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp11_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp11_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp11_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp11_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp11_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP11_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp11_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp11_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp11_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp11_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp11_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp11_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp11_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp11_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp11_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp11_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp11_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp11_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP11_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp11_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp11_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp11_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp11_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp11_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp11_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp11_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp11_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp1_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp1_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp1_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp1_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp1_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP1_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp1_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp1_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp1_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp1_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp1_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp1_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp1_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp1_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp1_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp1_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp1_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp1_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP1_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp1_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp1_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp1_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp1_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp1_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp1_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp1_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp1_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp2_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp2_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp2_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp2_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp2_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP2_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp2_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp2_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp2_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp2_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp2_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp2_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp2_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp2_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp2_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp2_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp2_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp2_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP2_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp2_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp2_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp2_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp2_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp2_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp2_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp2_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp2_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp3_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp3_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp3_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp3_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp3_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP3_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp3_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp3_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp3_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp3_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp3_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp3_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp3_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp3_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp3_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp3_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp3_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp3_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP3_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp3_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp3_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp3_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp3_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp3_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp3_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp3_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp3_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp4_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp4_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp4_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp4_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp4_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP4_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp4_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp4_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp4_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp4_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp4_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp4_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp4_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp4_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp4_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp4_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp4_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp4_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP4_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp4_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp4_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp4_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp4_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp4_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp4_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp4_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp4_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp5_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp5_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp5_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp5_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp5_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP5_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp5_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp5_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp5_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp5_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp5_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp5_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp5_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp5_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp5_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp5_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp5_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp5_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP5_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp5_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp5_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp5_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp5_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp5_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp5_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp5_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp5_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp6_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp6_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp6_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp6_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp6_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP6_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp6_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp6_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp6_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp6_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp6_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp6_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp6_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp6_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp6_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp6_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp6_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp6_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP6_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp6_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp6_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp6_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp6_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp6_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp6_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp6_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp6_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp7_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp7_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp7_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp7_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp7_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP7_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp7_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp7_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp7_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp7_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp7_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp7_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp7_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp7_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp7_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp7_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp7_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp7_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP7_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp7_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp7_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp7_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp7_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp7_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp7_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp7_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp7_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp8_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp8_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp8_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp8_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp8_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP8_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp8_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp8_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp8_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp8_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp8_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp8_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp8_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp8_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp8_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp8_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp8_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp8_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP8_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp8_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp8_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp8_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp8_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp8_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp8_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp8_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp8_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t quadmacapp9_quad_mac_app_interrupt_fatal_reg_field[] = {
                { 24,   3,   0 STR_DSCP("MASK_RESET0")}, /*QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0*/
                { 24,   2,   0 STR_DSCP("MASK_SET0")}, /*QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0*/
                { 24,   1,   0 STR_DSCP("VALUE_RESET0")}, /*QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0*/
                { 24,   0,   0 STR_DSCP("VALUE_SET0")}, /*QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0*/
};

static fields_t quadmacapp9_quad_mac_app_packet_len_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1*/
};

static fields_t quadmacapp9_quad_mac_app_packet_len_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2*/
};

static fields_t quadmacapp9_quad_mac_app_dot1q_delta_bytes_reg_field[] = {
                {  4,   0,   0 STR_DSCP("DOT1Q_DELTA_BYTES")}, /*QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES*/
};

static fields_t quadmacapp9_quad_mac_app_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP9_QUAD_MAC_APP_INIT_QUAD_MAC_INIT*/
};

static fields_t quadmacapp9_quad_mac_app_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("QUAD_MAC_INIT")}, /*QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT*/
};

static fields_t quadmacapp9_quad_mac_app_stats_update_ctrl_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE*/
};

static fields_t quadmacapp9_quad_mac_app_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t quadmacapp9_quad_mac_app_status_over_write_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp9_quad_mac_app_status_over_write_old_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp9_quad_mac_app_status_over_write_new_snap_reg_field[] = {
                {  2,   0,   8 STR_DSCP("PORT_NUM")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM*/
                {  1,   0,   0 STR_DSCP("STATUS_OVER_WRITE")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE*/
                {  1,   0,   4 STR_DSCP("UPDATE_FIFO_STATUS")}, /*QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS*/
};

static fields_t quadmacapp9_quad_mac_app_max_init_cnt_reg_field[] = {
                {  8,   0,   0 STR_DSCP("MAX_INIT_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT*/
};

static fields_t quadmacapp9_quad_mac_app_pause_frame_ctl_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PAUSE_FRAME_DIS")}, /*QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS*/
                {  4,   0,   8 STR_DSCP("PAUSE_OFF_ENABLE")}, /*QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE*/
};

static fields_t quadmacapp9_quad_mac_app_pkt_err_mask_out_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_MASK_OUT")}, /*QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT*/
};

static fields_t quadmacapp9_quad_mac_app_pkt_err_inv_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PKT_ERR_INV")}, /*QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV*/
};

static fields_t quadmacapp9_quad_mac_app_crc_strip_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CRC_STRIP")}, /*QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP*/
};

static fields_t quadmacapp9_quad_mac_app_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TP_ID")}, /*QUADMACAPP9_QUAD_MAC_APP_TP_ID_TP_ID*/
};

static fields_t quadmacapp9_quad_mac_app_buf_store_stall_mask_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_MASK")}, /*QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK*/
};

static fields_t quadmacapp9_quad_mac_app_keep_bay_hdr_reg_field[] = {
                {  4,   0,   0 STR_DSCP("KEEP_BAY_HDR")}, /*QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR*/
};

static fields_t quadmacapp9_quad_mac_app_stall_record_reg_field[] = {
                {  4,   0,   0 STR_DSCP("BUF_STORE_STALL_RECORD")}, /*QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD*/
                {  1,   0,  31 STR_DSCP("SNAP_SHOT_EN")}, /*QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN*/
};

static fields_t quadmacapp9_quad_mac_app_pause_timer_out_reg_field[] = {
                { 32,   0,   0 STR_DSCP("GMAC0_PAUSE_TIMER_OUT")}, /*QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT*/
                { 32,   1,   0 STR_DSCP("GMAC1_PAUSE_TIMER_OUT")}, /*QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT*/
                { 32,   2,   0 STR_DSCP("GMAC2_PAUSE_TIMER_OUT")}, /*QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT*/
                { 32,   3,   0 STR_DSCP("GMAC3_PAUSE_TIMER_OUT")}, /*QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT*/
};

static fields_t quadmacapp9_quad_mac_app_vlan_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("COS_CFI")}, /*QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_COS_CFI*/
                {  4,   0,   0 STR_DSCP("USE_HDR_PRIORITY")}, /*QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY*/
};

static fields_t quadmacapp9_quad_mac_app_cur_tx_state_machine_reg_field[] = {
                { 16,   0,   0 STR_DSCP("CUR_TX_STATE_MACHINE")}, /*QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE*/
};

static fields_t quadmacapp9_quad_mac_app_stat_sel_reg_field[] = {
                {  4,   0,   0 STR_DSCP("STAT_SEL")}, /*QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_STAT_SEL*/
};

static fields_t quadmacapp9_quad_mac_app_debug_stats_reg_field[] = {
                {  4,   3,   0 STR_DSCP("RX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("RX_INPUT_EOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT*/
                {  4,   2,   0 STR_DSCP("RX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("RX_INPUT_SOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT*/
                {  4,   7,   0 STR_DSCP("RX_OUTPUT_DATA_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT*/
                {  4,   5,   0 STR_DSCP("RX_OUTPUT_EOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT*/
                {  4,   6,   0 STR_DSCP("RX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT*/
                {  4,   4,   0 STR_DSCP("RX_OUTPUT_SOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT*/
                {  4,  11,   0 STR_DSCP("TX_INPUT_DATA_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT*/
                {  4,   9,   0 STR_DSCP("TX_INPUT_EOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT*/
                {  4,  10,   0 STR_DSCP("TX_INPUT_PKT_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT*/
                {  4,   8,   0 STR_DSCP("TX_INPUT_SOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT*/
                {  4,  13,   0 STR_DSCP("TX_OUTPUT_EOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT*/
                {  4,  14,   0 STR_DSCP("TX_OUTPUT_PKT_ERROR_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT*/
                {  4,  12,   0 STR_DSCP("TX_OUTPUT_SOP_CNT")}, /*QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT*/
};

static fields_t sgmac0_sgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*SGMAC0_SGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*SGMAC0_SGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*SGMAC0_SGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*SGMAC0_SGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*SGMAC0_SGMAC_MDIO_CMD_ST*/
};

static fields_t sgmac0_sgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*SGMAC0_SGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*SGMAC0_SGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*SGMAC0_SGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*SGMAC0_SGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*SGMAC0_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*SGMAC0_SGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*SGMAC0_SGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*SGMAC0_SGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   7 STR_DSCP("SGMAC_LOOPBACK_EN")}, /*SGMAC0_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*SGMAC0_SGMAC_CONFIG1_TX_ENABLE*/
};

static fields_t sgmac0_sgmac_config2_reg_field[] = {
                {  5,   0,  16 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*SGMAC0_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*SGMAC0_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("DELETE_THRESHOLD")}, /*SGMAC0_SGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,  12 STR_DSCP("INSERT_THRESHOLD")}, /*SGMAC0_SGMAC_CONFIG2_INSERT_THRESHOLD*/
};

static fields_t sgmac0_sgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*SGMAC0_SGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t sgmac0_sgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*SGMAC0_SGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*SGMAC0_SGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  18 STR_DSCP("E2E_CRC_BIT_SWIZZLE")}, /*SGMAC0_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE*/
                {  1,   0,  17 STR_DSCP("E2E_MSG_ERROR_EN")}, /*SGMAC0_SGMAC_CONFIG4_E2E_MSG_ERROR_EN*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*SGMAC0_SGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*SGMAC0_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*SGMAC0_SGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*SGMAC0_SGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*SGMAC0_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*SGMAC0_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*SGMAC0_SGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*SGMAC0_SGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*SGMAC0_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*SGMAC0_SGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*SGMAC0_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*SGMAC0_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*SGMAC0_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*SGMAC0_SGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t sgmac0_sgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*SGMAC0_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t sgmac0_sgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*SGMAC0_SGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*SGMAC0_SGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*SGMAC0_SGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*SGMAC0_SGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*SGMAC0_SGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*SGMAC0_SGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*SGMAC0_SGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*SGMAC0_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*SGMAC0_SGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*SGMAC0_SGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*SGMAC0_SGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t sgmac0_sgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*SGMAC0_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t sgmac0_sgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t sgmac0_sgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*SGMAC0_SGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t sgmac0_sgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*SGMAC0_SGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t sgmac0_sgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*SGMAC0_SGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*SGMAC0_SGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*SGMAC0_SGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t sgmac0_sgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC0_SGMAC_STATS_INIT_SGMAC_INIT*/
};

static fields_t sgmac0_sgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC0_SGMAC_STATS_INIT_DONE_SGMAC_INIT*/
};

static fields_t sgmac0_sgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t sgmac0_sgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*SGMAC0_SGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*SGMAC0_SGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*SGMAC0_SGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*SGMAC0_SGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t sgmac0_sgmac_config6_reg_field[] = {
                { 16,   0,   0 STR_DSCP("MAC_SA_CFG47_TO32")}, /*SGMAC0_SGMAC_CONFIG6_MAC_SA_CFG47_TO32*/
};

static fields_t sgmac0_sgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*SGMAC0_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t sgmac0_sgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t sgmac0_sgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*SGMAC0_SGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t sgmac0_sgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*SGMAC0_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t sgmac0_sgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t sgmac0_sgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*SGMAC0_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t sgmac0_sgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*SGMAC0_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t sgmac0_sgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*SGMAC0_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t sgmac0_sgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*SGMAC0_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t sgmac0_sgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t sgmac0_sgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SGMAC_TP_ID")}, /*SGMAC0_SGMAC_TP_ID_SGMAC_TP_ID*/
};

static fields_t sgmac0_sgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*SGMAC0_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t sgmac0_sgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t sgmac0_sgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*SGMAC0_SGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*SGMAC0_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*SGMAC0_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*SGMAC0_SGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*SGMAC0_SGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*SGMAC0_SGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t sgmac0_sgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*SGMAC0_SGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*SGMAC0_SGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*SGMAC0_SGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*SGMAC0_SGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*SGMAC0_SGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*SGMAC0_SGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*SGMAC0_SGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t sgmac0_sgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_DRAIN_EN")}, /*SGMAC0_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN*/
};

static fields_t sgmac0_sgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*SGMAC0_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t sgmac0_sgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*SGMAC0_SGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  5,   0,   0 STR_DSCP("MDIO_SGMAC_PRE")}, /*SGMAC0_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*SGMAC0_SGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
};

static fields_t sgmac0_sgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*SGMAC0_SGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*SGMAC0_SGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t sgmac0_sgmac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("HEADER_MODE")}, /*SGMAC0_SGMAC_MODE_HEADER_MODE*/
};

static fields_t sgmac0_sgmac_ct_superg_tx_cfg_reg_field[] = {
                {  3,   0,   0 STR_DSCP("INTER_MSG_GAP")}, /*SGMAC0_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP*/
};

static fields_t sgmac0_sgmac_ct_superg_rx_cfg_reg_field[] = {
                {  4,   0,   4 STR_DSCP("FC_MSG_FC_OBJ_LOGICAL_LVL")}, /*SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL*/
                {  4,   0,  16 STR_DSCP("FC_MSG_FC_OBJ_PHYSICAL_LVL")}, /*SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL*/
                {  1,   0,   0 STR_DSCP("FC_MSG_RX_EN")}, /*SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN*/
                {  8,   0,   8 STR_DSCP("FC_MSG_TYPE_LOGICAL_LVL")}, /*SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL*/
                {  8,   0,  24 STR_DSCP("FC_MSG_TYPE_PHYSICAL_LVL")}, /*SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL*/
};

static fields_t sgmac0_sgmac_ct_superg_mon_stats_reg_field[] = {
                { 16,   1,  16 STR_DSCP("FC_MSG_ERROR_RX_CNT")}, /*SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT*/
                { 16,   1,   0 STR_DSCP("FC_MSG_LOGICAL_LVL_RX_CNT")}, /*SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT*/
                { 16,   0,   0 STR_DSCP("FC_MSG_PHYSICAL_LVL_RX_CNT")}, /*SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT*/
                { 16,   0,  16 STR_DSCP("FC_MSG_PHYSICAL_LVL_TX_CNT")}, /*SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT*/
};

static fields_t sgmac0_sgmac_ts_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*SGMAC0_SGMAC_TS_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*SGMAC0_SGMAC_TS_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*SGMAC0_SGMAC_TS_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*SGMAC0_SGMAC_TS_STATUS_TX_TS_NOT_RDY*/
};

static fields_t sgmac0_sgmac_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("CPU_QUEUE_SELECT_TYPE")}, /*SGMAC0_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE*/
                {  1,   0,  16 STR_DSCP("DUAL_MOD_EN")}, /*SGMAC0_SGMAC_CTL_DUAL_MOD_EN*/
                { 16,   0,   0 STR_DSCP("DVP_MET_PTR_BASE")}, /*SGMAC0_SGMAC_CTL_DVP_MET_PTR_BASE*/
                {  2,   0,  29 STR_DSCP("HEADER_MODE")}, /*SGMAC0_SGMAC_CTL_HEADER_MODE*/
                { 16,   1,   0 STR_DSCP("L2_MET_PTR_BASE")}, /*SGMAC0_SGMAC_CTL_L2_MET_PTR_BASE*/
                { 16,   1,  16 STR_DSCP("L3_MET_PTR_BASE")}, /*SGMAC0_SGMAC_CTL_L3_MET_PTR_BASE*/
                {  2,   0,  20 STR_DSCP("QUEUE_SEL_TYPE_BITS")}, /*SGMAC0_SGMAC_CTL_QUEUE_SEL_TYPE_BITS*/
                {  1,   0,  19 STR_DSCP("QUEUE_SEL_TYPE_EN")}, /*SGMAC0_SGMAC_CTL_QUEUE_SEL_TYPE_EN*/
                {  1,   0,  18 STR_DSCP("SGMAC2_BCAST_VLAN_EN")}, /*SGMAC0_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN*/
                {  1,   0,  22 STR_DSCP("SGMAC2_DVP_CLEAR_EN")}, /*SGMAC0_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN*/
                {  1,   0,  17 STR_DSCP("SGMAC_LBID_EN")}, /*SGMAC0_SGMAC_CTL_SGMAC_LBID_EN*/
};

static fields_t sgmac1_sgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*SGMAC1_SGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*SGMAC1_SGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*SGMAC1_SGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*SGMAC1_SGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*SGMAC1_SGMAC_MDIO_CMD_ST*/
};

static fields_t sgmac1_sgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*SGMAC1_SGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*SGMAC1_SGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*SGMAC1_SGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*SGMAC1_SGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*SGMAC1_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*SGMAC1_SGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*SGMAC1_SGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*SGMAC1_SGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   7 STR_DSCP("SGMAC_LOOPBACK_EN")}, /*SGMAC1_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*SGMAC1_SGMAC_CONFIG1_TX_ENABLE*/
};

static fields_t sgmac1_sgmac_config2_reg_field[] = {
                {  5,   0,  16 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*SGMAC1_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*SGMAC1_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("DELETE_THRESHOLD")}, /*SGMAC1_SGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,  12 STR_DSCP("INSERT_THRESHOLD")}, /*SGMAC1_SGMAC_CONFIG2_INSERT_THRESHOLD*/
};

static fields_t sgmac1_sgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*SGMAC1_SGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t sgmac1_sgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*SGMAC1_SGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*SGMAC1_SGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  18 STR_DSCP("E2E_CRC_BIT_SWIZZLE")}, /*SGMAC1_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE*/
                {  1,   0,  17 STR_DSCP("E2E_MSG_ERROR_EN")}, /*SGMAC1_SGMAC_CONFIG4_E2E_MSG_ERROR_EN*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*SGMAC1_SGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*SGMAC1_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*SGMAC1_SGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*SGMAC1_SGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*SGMAC1_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*SGMAC1_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*SGMAC1_SGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*SGMAC1_SGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*SGMAC1_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*SGMAC1_SGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*SGMAC1_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*SGMAC1_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*SGMAC1_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*SGMAC1_SGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t sgmac1_sgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*SGMAC1_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t sgmac1_sgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*SGMAC1_SGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*SGMAC1_SGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*SGMAC1_SGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*SGMAC1_SGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*SGMAC1_SGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*SGMAC1_SGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*SGMAC1_SGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*SGMAC1_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*SGMAC1_SGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*SGMAC1_SGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*SGMAC1_SGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t sgmac1_sgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*SGMAC1_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t sgmac1_sgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t sgmac1_sgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*SGMAC1_SGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t sgmac1_sgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*SGMAC1_SGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t sgmac1_sgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*SGMAC1_SGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*SGMAC1_SGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*SGMAC1_SGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t sgmac1_sgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC1_SGMAC_STATS_INIT_SGMAC_INIT*/
};

static fields_t sgmac1_sgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC1_SGMAC_STATS_INIT_DONE_SGMAC_INIT*/
};

static fields_t sgmac1_sgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t sgmac1_sgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*SGMAC1_SGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*SGMAC1_SGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*SGMAC1_SGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*SGMAC1_SGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t sgmac1_sgmac_config6_reg_field[] = {
                { 16,   0,   0 STR_DSCP("MAC_SA_CFG47_TO32")}, /*SGMAC1_SGMAC_CONFIG6_MAC_SA_CFG47_TO32*/
};

static fields_t sgmac1_sgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*SGMAC1_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t sgmac1_sgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t sgmac1_sgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*SGMAC1_SGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t sgmac1_sgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*SGMAC1_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t sgmac1_sgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t sgmac1_sgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*SGMAC1_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t sgmac1_sgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*SGMAC1_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t sgmac1_sgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*SGMAC1_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t sgmac1_sgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*SGMAC1_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t sgmac1_sgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t sgmac1_sgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SGMAC_TP_ID")}, /*SGMAC1_SGMAC_TP_ID_SGMAC_TP_ID*/
};

static fields_t sgmac1_sgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*SGMAC1_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t sgmac1_sgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t sgmac1_sgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*SGMAC1_SGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*SGMAC1_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*SGMAC1_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*SGMAC1_SGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*SGMAC1_SGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*SGMAC1_SGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t sgmac1_sgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*SGMAC1_SGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*SGMAC1_SGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*SGMAC1_SGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*SGMAC1_SGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*SGMAC1_SGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*SGMAC1_SGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*SGMAC1_SGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t sgmac1_sgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_DRAIN_EN")}, /*SGMAC1_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN*/
};

static fields_t sgmac1_sgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*SGMAC1_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t sgmac1_sgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*SGMAC1_SGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  5,   0,   0 STR_DSCP("MDIO_SGMAC_PRE")}, /*SGMAC1_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*SGMAC1_SGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
};

static fields_t sgmac1_sgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*SGMAC1_SGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*SGMAC1_SGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t sgmac1_sgmac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("HEADER_MODE")}, /*SGMAC1_SGMAC_MODE_HEADER_MODE*/
};

static fields_t sgmac1_sgmac_ct_superg_tx_cfg_reg_field[] = {
                {  3,   0,   0 STR_DSCP("INTER_MSG_GAP")}, /*SGMAC1_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP*/
};

static fields_t sgmac1_sgmac_ct_superg_rx_cfg_reg_field[] = {
                {  4,   0,   4 STR_DSCP("FC_MSG_FC_OBJ_LOGICAL_LVL")}, /*SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL*/
                {  4,   0,  16 STR_DSCP("FC_MSG_FC_OBJ_PHYSICAL_LVL")}, /*SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL*/
                {  1,   0,   0 STR_DSCP("FC_MSG_RX_EN")}, /*SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN*/
                {  8,   0,   8 STR_DSCP("FC_MSG_TYPE_LOGICAL_LVL")}, /*SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL*/
                {  8,   0,  24 STR_DSCP("FC_MSG_TYPE_PHYSICAL_LVL")}, /*SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL*/
};

static fields_t sgmac1_sgmac_ct_superg_mon_stats_reg_field[] = {
                { 16,   1,  16 STR_DSCP("FC_MSG_ERROR_RX_CNT")}, /*SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT*/
                { 16,   1,   0 STR_DSCP("FC_MSG_LOGICAL_LVL_RX_CNT")}, /*SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT*/
                { 16,   0,   0 STR_DSCP("FC_MSG_PHYSICAL_LVL_RX_CNT")}, /*SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT*/
                { 16,   0,  16 STR_DSCP("FC_MSG_PHYSICAL_LVL_TX_CNT")}, /*SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT*/
};

static fields_t sgmac1_sgmac_ts_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*SGMAC1_SGMAC_TS_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*SGMAC1_SGMAC_TS_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*SGMAC1_SGMAC_TS_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*SGMAC1_SGMAC_TS_STATUS_TX_TS_NOT_RDY*/
};

static fields_t sgmac1_sgmac_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("CPU_QUEUE_SELECT_TYPE")}, /*SGMAC1_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE*/
                {  1,   0,  16 STR_DSCP("DUAL_MOD_EN")}, /*SGMAC1_SGMAC_CTL_DUAL_MOD_EN*/
                { 16,   0,   0 STR_DSCP("DVP_MET_PTR_BASE")}, /*SGMAC1_SGMAC_CTL_DVP_MET_PTR_BASE*/
                {  2,   0,  29 STR_DSCP("HEADER_MODE")}, /*SGMAC1_SGMAC_CTL_HEADER_MODE*/
                { 16,   1,   0 STR_DSCP("L2_MET_PTR_BASE")}, /*SGMAC1_SGMAC_CTL_L2_MET_PTR_BASE*/
                { 16,   1,  16 STR_DSCP("L3_MET_PTR_BASE")}, /*SGMAC1_SGMAC_CTL_L3_MET_PTR_BASE*/
                {  2,   0,  20 STR_DSCP("QUEUE_SEL_TYPE_BITS")}, /*SGMAC1_SGMAC_CTL_QUEUE_SEL_TYPE_BITS*/
                {  1,   0,  19 STR_DSCP("QUEUE_SEL_TYPE_EN")}, /*SGMAC1_SGMAC_CTL_QUEUE_SEL_TYPE_EN*/
                {  1,   0,  18 STR_DSCP("SGMAC2_BCAST_VLAN_EN")}, /*SGMAC1_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN*/
                {  1,   0,  22 STR_DSCP("SGMAC2_DVP_CLEAR_EN")}, /*SGMAC1_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN*/
                {  1,   0,  17 STR_DSCP("SGMAC_LBID_EN")}, /*SGMAC1_SGMAC_CTL_SGMAC_LBID_EN*/
};

static fields_t sgmac2_sgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*SGMAC2_SGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*SGMAC2_SGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*SGMAC2_SGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*SGMAC2_SGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*SGMAC2_SGMAC_MDIO_CMD_ST*/
};

static fields_t sgmac2_sgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*SGMAC2_SGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*SGMAC2_SGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*SGMAC2_SGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*SGMAC2_SGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*SGMAC2_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*SGMAC2_SGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*SGMAC2_SGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*SGMAC2_SGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   7 STR_DSCP("SGMAC_LOOPBACK_EN")}, /*SGMAC2_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*SGMAC2_SGMAC_CONFIG1_TX_ENABLE*/
};

static fields_t sgmac2_sgmac_config2_reg_field[] = {
                {  5,   0,  16 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*SGMAC2_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*SGMAC2_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("DELETE_THRESHOLD")}, /*SGMAC2_SGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,  12 STR_DSCP("INSERT_THRESHOLD")}, /*SGMAC2_SGMAC_CONFIG2_INSERT_THRESHOLD*/
};

static fields_t sgmac2_sgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*SGMAC2_SGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t sgmac2_sgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*SGMAC2_SGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*SGMAC2_SGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  18 STR_DSCP("E2E_CRC_BIT_SWIZZLE")}, /*SGMAC2_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE*/
                {  1,   0,  17 STR_DSCP("E2E_MSG_ERROR_EN")}, /*SGMAC2_SGMAC_CONFIG4_E2E_MSG_ERROR_EN*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*SGMAC2_SGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*SGMAC2_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*SGMAC2_SGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*SGMAC2_SGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*SGMAC2_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*SGMAC2_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*SGMAC2_SGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*SGMAC2_SGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*SGMAC2_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*SGMAC2_SGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*SGMAC2_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*SGMAC2_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*SGMAC2_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*SGMAC2_SGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t sgmac2_sgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*SGMAC2_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t sgmac2_sgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*SGMAC2_SGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*SGMAC2_SGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*SGMAC2_SGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*SGMAC2_SGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*SGMAC2_SGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*SGMAC2_SGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*SGMAC2_SGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*SGMAC2_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*SGMAC2_SGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*SGMAC2_SGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*SGMAC2_SGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t sgmac2_sgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*SGMAC2_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t sgmac2_sgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t sgmac2_sgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*SGMAC2_SGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t sgmac2_sgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*SGMAC2_SGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t sgmac2_sgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*SGMAC2_SGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*SGMAC2_SGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*SGMAC2_SGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t sgmac2_sgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC2_SGMAC_STATS_INIT_SGMAC_INIT*/
};

static fields_t sgmac2_sgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC2_SGMAC_STATS_INIT_DONE_SGMAC_INIT*/
};

static fields_t sgmac2_sgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t sgmac2_sgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*SGMAC2_SGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*SGMAC2_SGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*SGMAC2_SGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*SGMAC2_SGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t sgmac2_sgmac_config6_reg_field[] = {
                { 16,   0,   0 STR_DSCP("MAC_SA_CFG47_TO32")}, /*SGMAC2_SGMAC_CONFIG6_MAC_SA_CFG47_TO32*/
};

static fields_t sgmac2_sgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*SGMAC2_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t sgmac2_sgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t sgmac2_sgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*SGMAC2_SGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t sgmac2_sgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*SGMAC2_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t sgmac2_sgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t sgmac2_sgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*SGMAC2_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t sgmac2_sgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*SGMAC2_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t sgmac2_sgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*SGMAC2_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t sgmac2_sgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*SGMAC2_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t sgmac2_sgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t sgmac2_sgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SGMAC_TP_ID")}, /*SGMAC2_SGMAC_TP_ID_SGMAC_TP_ID*/
};

static fields_t sgmac2_sgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*SGMAC2_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t sgmac2_sgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t sgmac2_sgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*SGMAC2_SGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*SGMAC2_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*SGMAC2_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*SGMAC2_SGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*SGMAC2_SGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*SGMAC2_SGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t sgmac2_sgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*SGMAC2_SGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*SGMAC2_SGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*SGMAC2_SGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*SGMAC2_SGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*SGMAC2_SGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*SGMAC2_SGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*SGMAC2_SGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t sgmac2_sgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_DRAIN_EN")}, /*SGMAC2_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN*/
};

static fields_t sgmac2_sgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*SGMAC2_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t sgmac2_sgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*SGMAC2_SGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  5,   0,   0 STR_DSCP("MDIO_SGMAC_PRE")}, /*SGMAC2_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*SGMAC2_SGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
};

static fields_t sgmac2_sgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*SGMAC2_SGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*SGMAC2_SGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t sgmac2_sgmac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("HEADER_MODE")}, /*SGMAC2_SGMAC_MODE_HEADER_MODE*/
};

static fields_t sgmac2_sgmac_ct_superg_tx_cfg_reg_field[] = {
                {  3,   0,   0 STR_DSCP("INTER_MSG_GAP")}, /*SGMAC2_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP*/
};

static fields_t sgmac2_sgmac_ct_superg_rx_cfg_reg_field[] = {
                {  4,   0,   4 STR_DSCP("FC_MSG_FC_OBJ_LOGICAL_LVL")}, /*SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL*/
                {  4,   0,  16 STR_DSCP("FC_MSG_FC_OBJ_PHYSICAL_LVL")}, /*SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL*/
                {  1,   0,   0 STR_DSCP("FC_MSG_RX_EN")}, /*SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN*/
                {  8,   0,   8 STR_DSCP("FC_MSG_TYPE_LOGICAL_LVL")}, /*SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL*/
                {  8,   0,  24 STR_DSCP("FC_MSG_TYPE_PHYSICAL_LVL")}, /*SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL*/
};

static fields_t sgmac2_sgmac_ct_superg_mon_stats_reg_field[] = {
                { 16,   1,  16 STR_DSCP("FC_MSG_ERROR_RX_CNT")}, /*SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT*/
                { 16,   1,   0 STR_DSCP("FC_MSG_LOGICAL_LVL_RX_CNT")}, /*SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT*/
                { 16,   0,   0 STR_DSCP("FC_MSG_PHYSICAL_LVL_RX_CNT")}, /*SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT*/
                { 16,   0,  16 STR_DSCP("FC_MSG_PHYSICAL_LVL_TX_CNT")}, /*SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT*/
};

static fields_t sgmac2_sgmac_ts_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*SGMAC2_SGMAC_TS_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*SGMAC2_SGMAC_TS_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*SGMAC2_SGMAC_TS_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*SGMAC2_SGMAC_TS_STATUS_TX_TS_NOT_RDY*/
};

static fields_t sgmac2_sgmac_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("CPU_QUEUE_SELECT_TYPE")}, /*SGMAC2_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE*/
                {  1,   0,  16 STR_DSCP("DUAL_MOD_EN")}, /*SGMAC2_SGMAC_CTL_DUAL_MOD_EN*/
                { 16,   0,   0 STR_DSCP("DVP_MET_PTR_BASE")}, /*SGMAC2_SGMAC_CTL_DVP_MET_PTR_BASE*/
                {  2,   0,  29 STR_DSCP("HEADER_MODE")}, /*SGMAC2_SGMAC_CTL_HEADER_MODE*/
                { 16,   1,   0 STR_DSCP("L2_MET_PTR_BASE")}, /*SGMAC2_SGMAC_CTL_L2_MET_PTR_BASE*/
                { 16,   1,  16 STR_DSCP("L3_MET_PTR_BASE")}, /*SGMAC2_SGMAC_CTL_L3_MET_PTR_BASE*/
                {  2,   0,  20 STR_DSCP("QUEUE_SEL_TYPE_BITS")}, /*SGMAC2_SGMAC_CTL_QUEUE_SEL_TYPE_BITS*/
                {  1,   0,  19 STR_DSCP("QUEUE_SEL_TYPE_EN")}, /*SGMAC2_SGMAC_CTL_QUEUE_SEL_TYPE_EN*/
                {  1,   0,  18 STR_DSCP("SGMAC2_BCAST_VLAN_EN")}, /*SGMAC2_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN*/
                {  1,   0,  22 STR_DSCP("SGMAC2_DVP_CLEAR_EN")}, /*SGMAC2_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN*/
                {  1,   0,  17 STR_DSCP("SGMAC_LBID_EN")}, /*SGMAC2_SGMAC_CTL_SGMAC_LBID_EN*/
};

static fields_t sgmac3_sgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*SGMAC3_SGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*SGMAC3_SGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*SGMAC3_SGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*SGMAC3_SGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*SGMAC3_SGMAC_MDIO_CMD_ST*/
};

static fields_t sgmac3_sgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*SGMAC3_SGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*SGMAC3_SGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*SGMAC3_SGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*SGMAC3_SGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*SGMAC3_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*SGMAC3_SGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*SGMAC3_SGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*SGMAC3_SGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   7 STR_DSCP("SGMAC_LOOPBACK_EN")}, /*SGMAC3_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*SGMAC3_SGMAC_CONFIG1_TX_ENABLE*/
};

static fields_t sgmac3_sgmac_config2_reg_field[] = {
                {  5,   0,  16 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*SGMAC3_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*SGMAC3_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("DELETE_THRESHOLD")}, /*SGMAC3_SGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,  12 STR_DSCP("INSERT_THRESHOLD")}, /*SGMAC3_SGMAC_CONFIG2_INSERT_THRESHOLD*/
};

static fields_t sgmac3_sgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*SGMAC3_SGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t sgmac3_sgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*SGMAC3_SGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*SGMAC3_SGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  18 STR_DSCP("E2E_CRC_BIT_SWIZZLE")}, /*SGMAC3_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE*/
                {  1,   0,  17 STR_DSCP("E2E_MSG_ERROR_EN")}, /*SGMAC3_SGMAC_CONFIG4_E2E_MSG_ERROR_EN*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*SGMAC3_SGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*SGMAC3_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*SGMAC3_SGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*SGMAC3_SGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*SGMAC3_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*SGMAC3_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*SGMAC3_SGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*SGMAC3_SGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*SGMAC3_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*SGMAC3_SGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*SGMAC3_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*SGMAC3_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*SGMAC3_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*SGMAC3_SGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t sgmac3_sgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*SGMAC3_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t sgmac3_sgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*SGMAC3_SGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*SGMAC3_SGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*SGMAC3_SGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*SGMAC3_SGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*SGMAC3_SGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*SGMAC3_SGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*SGMAC3_SGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*SGMAC3_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*SGMAC3_SGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*SGMAC3_SGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*SGMAC3_SGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t sgmac3_sgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*SGMAC3_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t sgmac3_sgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t sgmac3_sgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*SGMAC3_SGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t sgmac3_sgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*SGMAC3_SGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t sgmac3_sgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*SGMAC3_SGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*SGMAC3_SGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*SGMAC3_SGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t sgmac3_sgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC3_SGMAC_STATS_INIT_SGMAC_INIT*/
};

static fields_t sgmac3_sgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_INIT")}, /*SGMAC3_SGMAC_STATS_INIT_DONE_SGMAC_INIT*/
};

static fields_t sgmac3_sgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t sgmac3_sgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*SGMAC3_SGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*SGMAC3_SGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*SGMAC3_SGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*SGMAC3_SGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t sgmac3_sgmac_config6_reg_field[] = {
                { 16,   0,   0 STR_DSCP("MAC_SA_CFG47_TO32")}, /*SGMAC3_SGMAC_CONFIG6_MAC_SA_CFG47_TO32*/
};

static fields_t sgmac3_sgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*SGMAC3_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t sgmac3_sgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t sgmac3_sgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*SGMAC3_SGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t sgmac3_sgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*SGMAC3_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t sgmac3_sgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t sgmac3_sgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*SGMAC3_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t sgmac3_sgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*SGMAC3_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t sgmac3_sgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*SGMAC3_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t sgmac3_sgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*SGMAC3_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t sgmac3_sgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t sgmac3_sgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("SGMAC_TP_ID")}, /*SGMAC3_SGMAC_TP_ID_SGMAC_TP_ID*/
};

static fields_t sgmac3_sgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*SGMAC3_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t sgmac3_sgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t sgmac3_sgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*SGMAC3_SGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*SGMAC3_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*SGMAC3_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*SGMAC3_SGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*SGMAC3_SGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*SGMAC3_SGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t sgmac3_sgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*SGMAC3_SGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*SGMAC3_SGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*SGMAC3_SGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*SGMAC3_SGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*SGMAC3_SGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*SGMAC3_SGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*SGMAC3_SGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t sgmac3_sgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("SGMAC_DRAIN_EN")}, /*SGMAC3_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN*/
};

static fields_t sgmac3_sgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*SGMAC3_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t sgmac3_sgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*SGMAC3_SGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  5,   0,   0 STR_DSCP("MDIO_SGMAC_PRE")}, /*SGMAC3_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*SGMAC3_SGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
};

static fields_t sgmac3_sgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*SGMAC3_SGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*SGMAC3_SGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t sgmac3_sgmac_mode_reg_field[] = {
                {  2,   0,   0 STR_DSCP("HEADER_MODE")}, /*SGMAC3_SGMAC_MODE_HEADER_MODE*/
};

static fields_t sgmac3_sgmac_ct_superg_tx_cfg_reg_field[] = {
                {  3,   0,   0 STR_DSCP("INTER_MSG_GAP")}, /*SGMAC3_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP*/
};

static fields_t sgmac3_sgmac_ct_superg_rx_cfg_reg_field[] = {
                {  4,   0,   4 STR_DSCP("FC_MSG_FC_OBJ_LOGICAL_LVL")}, /*SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL*/
                {  4,   0,  16 STR_DSCP("FC_MSG_FC_OBJ_PHYSICAL_LVL")}, /*SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL*/
                {  1,   0,   0 STR_DSCP("FC_MSG_RX_EN")}, /*SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN*/
                {  8,   0,   8 STR_DSCP("FC_MSG_TYPE_LOGICAL_LVL")}, /*SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL*/
                {  8,   0,  24 STR_DSCP("FC_MSG_TYPE_PHYSICAL_LVL")}, /*SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL*/
};

static fields_t sgmac3_sgmac_ct_superg_mon_stats_reg_field[] = {
                { 16,   1,  16 STR_DSCP("FC_MSG_ERROR_RX_CNT")}, /*SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT*/
                { 16,   1,   0 STR_DSCP("FC_MSG_LOGICAL_LVL_RX_CNT")}, /*SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT*/
                { 16,   0,   0 STR_DSCP("FC_MSG_PHYSICAL_LVL_RX_CNT")}, /*SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT*/
                { 16,   0,  16 STR_DSCP("FC_MSG_PHYSICAL_LVL_TX_CNT")}, /*SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT*/
};

static fields_t sgmac3_sgmac_ts_status_reg_field[] = {
                {  1,   0,   3 STR_DSCP("RX_TS_COLLISION")}, /*SGMAC3_SGMAC_TS_STATUS_RX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("RX_TS_NOT_RDY")}, /*SGMAC3_SGMAC_TS_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   1 STR_DSCP("TX_TS_COLLISION")}, /*SGMAC3_SGMAC_TS_STATUS_TX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("TX_TS_NOT_RDY")}, /*SGMAC3_SGMAC_TS_STATUS_TX_TS_NOT_RDY*/
};

static fields_t sgmac3_sgmac_ctl_reg_field[] = {
                {  5,   0,  24 STR_DSCP("CPU_QUEUE_SELECT_TYPE")}, /*SGMAC3_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE*/
                {  1,   0,  16 STR_DSCP("DUAL_MOD_EN")}, /*SGMAC3_SGMAC_CTL_DUAL_MOD_EN*/
                { 16,   0,   0 STR_DSCP("DVP_MET_PTR_BASE")}, /*SGMAC3_SGMAC_CTL_DVP_MET_PTR_BASE*/
                {  2,   0,  29 STR_DSCP("HEADER_MODE")}, /*SGMAC3_SGMAC_CTL_HEADER_MODE*/
                { 16,   1,   0 STR_DSCP("L2_MET_PTR_BASE")}, /*SGMAC3_SGMAC_CTL_L2_MET_PTR_BASE*/
                { 16,   1,  16 STR_DSCP("L3_MET_PTR_BASE")}, /*SGMAC3_SGMAC_CTL_L3_MET_PTR_BASE*/
                {  2,   0,  20 STR_DSCP("QUEUE_SEL_TYPE_BITS")}, /*SGMAC3_SGMAC_CTL_QUEUE_SEL_TYPE_BITS*/
                {  1,   0,  19 STR_DSCP("QUEUE_SEL_TYPE_EN")}, /*SGMAC3_SGMAC_CTL_QUEUE_SEL_TYPE_EN*/
                {  1,   0,  18 STR_DSCP("SGMAC2_BCAST_VLAN_EN")}, /*SGMAC3_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN*/
                {  1,   0,  22 STR_DSCP("SGMAC2_DVP_CLEAR_EN")}, /*SGMAC3_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN*/
                {  1,   0,  17 STR_DSCP("SGMAC_LBID_EN")}, /*SGMAC3_SGMAC_CTL_SGMAC_LBID_EN*/
};

static fields_t shared_ds_interrupt_reg_field[] = {
                {  8,   3,   0 STR_DSCP("MASK_RESET")}, /*SHARED_DS_INTERRUPT_MASK_RESET*/
                {  8,   2,   0 STR_DSCP("MASK_SET")}, /*SHARED_DS_INTERRUPT_MASK_SET*/
                {  8,   1,   0 STR_DSCP("VALUE_RESET")}, /*SHARED_DS_INTERRUPT_VALUE_RESET*/
                {  8,   0,   0 STR_DSCP("VALUE_SET")}, /*SHARED_DS_INTERRUPT_VALUE_SET*/
};

static fields_t shared_ds_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*SHARED_DS_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t shared_ds_threshold_reg_field[] = {
                {  4,   0,   0 STR_DSCP("IF0_REQ_FIFOA_FULL_THRD")}, /*SHARED_DS_THRESHOLD_IF0_REQ_FIFOA_FULL_THRD*/
                {  4,   1,   0 STR_DSCP("IF1_REQ_FIFOA_FULL_THRD")}, /*SHARED_DS_THRESHOLD_IF1_REQ_FIFOA_FULL_THRD*/
                {  4,   2,   0 STR_DSCP("IF2_REQ_FIFOA_FULL_THRD")}, /*SHARED_DS_THRESHOLD_IF2_REQ_FIFOA_FULL_THRD*/
                {  4,   3,   0 STR_DSCP("IF3_REQ_FIFOA_FULL_THRD")}, /*SHARED_DS_THRESHOLD_IF3_REQ_FIFOA_FULL_THRD*/
};

static fields_t shared_ds_parity_fail_record_reg_field[] = {
                {  1,   1,  16 STR_DSCP("DS_LINK_AGGR_GROUP_PARITY_FAIL")}, /*SHARED_DS_PARITY_FAIL_RECORD_DS_LINK_AGGR_GROUP_PARITY_FAIL*/
                { 11,   1,   0 STR_DSCP("DS_LINK_AGGR_GROUP_PARITY_FAIL_ADDR")}, /*SHARED_DS_PARITY_FAIL_RECORD_DS_LINK_AGGR_GROUP_PARITY_FAIL_ADDR*/
                {  1,   0,  16 STR_DSCP("DS_VLAN_TAB_PARITY_FAIL")}, /*SHARED_DS_PARITY_FAIL_RECORD_DS_VLAN_TAB_PARITY_FAIL*/
                { 13,   0,   0 STR_DSCP("DS_VLAN_TAB_PARITY_FAIL_ADDR")}, /*SHARED_DS_PARITY_FAIL_RECORD_DS_VLAN_TAB_PARITY_FAIL_ADDR*/
};

static fields_t shared_ds_init_reg_field[] = {
                {  1,   0,   1 STR_DSCP("DS_LINK_AGGR_GROUP_INIT")}, /*SHARED_DS_INIT_DS_LINK_AGGR_GROUP_INIT*/
                {  1,   1,   1 STR_DSCP("DS_LINK_AGGR_GROUP_INIT_DONE")}, /*SHARED_DS_INIT_DS_LINK_AGGR_GROUP_INIT_DONE*/
                {  1,   0,   0 STR_DSCP("DS_VLAN_TAB_INIT")}, /*SHARED_DS_INIT_DS_VLAN_TAB_INIT*/
                {  1,   1,   0 STR_DSCP("DS_VLAN_TAB_INIT_DONE")}, /*SHARED_DS_INIT_DS_VLAN_TAB_INIT_DONE*/
};

static fields_t shared_ds_debug_stats_reg_field[] = {
                {  4,   5,   0 STR_DSCP("FR_EPE_DS_LINK_AGGR_RD_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_FR_EPE_DS_LINK_AGGR_RD_VALID_CNT*/
                {  4,   2,   0 STR_DSCP("FR_EPE_DS_VLAN_RD_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_FR_EPE_DS_VLAN_RD_VALID_CNT*/
                {  4,   3,   0 STR_DSCP("FR_EPE_DS_VLAN_STATUS_RD_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_FR_EPE_DS_VLAN_STATUS_RD_VALID_CNT*/
                {  4,   4,   0 STR_DSCP("FR_IPE_DS_LINK_AGGR_RD_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_FR_IPE_DS_LINK_AGGR_RD_VALID_CNT*/
                {  4,   0,   0 STR_DSCP("FR_IPE_DS_VLAN_RD_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_FR_IPE_DS_VLAN_RD_VALID_CNT*/
                {  4,   1,   0 STR_DSCP("FR_IPE_DS_VLAN_STATUS_RD_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_FR_IPE_DS_VLAN_STATUS_RD_VALID_CNT*/
                {  4,   5,  24 STR_DSCP("TO_EPE_DS_LINK_AGGR_ERROR_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_EPE_DS_LINK_AGGR_ERROR_CNT*/
                {  4,   5,  16 STR_DSCP("TO_EPE_DS_LINK_AGGR_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_EPE_DS_LINK_AGGR_VALID_CNT*/
                {  4,   2,  16 STR_DSCP("TO_EPE_DS_VLAN_ACK_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_ACK_CNT*/
                {  4,   2,  24 STR_DSCP("TO_EPE_DS_VLAN_ERROR_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_ERROR_CNT*/
                {  4,   3,  16 STR_DSCP("TO_EPE_DS_VLAN_STATUS_ACK_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_STATUS_ACK_CNT*/
                {  4,   3,  24 STR_DSCP("TO_EPE_DS_VLAN_STATUS_ERROR_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_STATUS_ERROR_CNT*/
                {  4,   4,  24 STR_DSCP("TO_IPE_DS_LINK_AGGR_ERROR_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_IPE_DS_LINK_AGGR_ERROR_CNT*/
                {  4,   4,  16 STR_DSCP("TO_IPE_DS_LINK_AGGR_VALID_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_IPE_DS_LINK_AGGR_VALID_CNT*/
                {  4,   0,  16 STR_DSCP("TO_IPE_DS_VLAN_ACK_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_ACK_CNT*/
                {  4,   0,  24 STR_DSCP("TO_IPE_DS_VLAN_ERROR_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_ERROR_CNT*/
                {  4,   1,  16 STR_DSCP("TO_IPE_DS_VLAN_STATUS_ACK_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_STATUS_ACK_CNT*/
                {  4,   1,  24 STR_DSCP("TO_IPE_DS_VLAN_STATUS_ERROR_CNT")}, /*SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_STATUS_ERROR_CNT*/
};

static fields_t statistics_satu_addr_reg_field[] = {
                { 20,   0,   0 STR_DSCP("SATU_ADDR_RD_DATA")}, /*STATISTICS_SATU_ADDR_SATU_ADDR_RD_DATA*/
};

static fields_t statistics_ctl_reg_field[] = {
                {  1,   0,  27 STR_DSCP("CACHE_CLEAR")}, /*STATISTICS_CTL_CACHE_CLEAR*/
                {  1,   0,  24 STR_DSCP("CLEAR_ON_READ")}, /*STATISTICS_CTL_CLEAR_ON_READ*/
                {  1,   0,  26 STR_DSCP("SATURATE_EN")}, /*STATISTICS_CTL_SATURATE_EN*/
                { 20,   0,   0 STR_DSCP("STATS_BASE_PTR")}, /*STATISTICS_CTL_STATS_BASE_PTR*/
                {  1,   0,  25 STR_DSCP("STATS_HOLD")}, /*STATISTICS_CTL_STATS_HOLD*/
};

static fields_t statistics_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CPU_INIT")}, /*STATISTICS_INIT_CPU_INIT*/
};

static fields_t statistics_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CPU_INIT")}, /*STATISTICS_INIT_DONE_CPU_INIT*/
};

static fields_t statistics_epe_acl_credit_reg_field[] = {
                {  3,   0,   0 STR_DSCP("EPE_ACL_CREDIT")}, /*STATISTICS_EPE_ACL_CREDIT_EPE_ACL_CREDIT*/
};

static fields_t statistics_ipe_fwd_credit_reg_field[] = {
                {  3,   0,   0 STR_DSCP("IPE_FWD_CREDIT")}, /*STATISTICS_IPE_FWD_CREDIT_IPE_FWD_CREDIT*/
};

static fields_t statistics_policing_credit_reg_field[] = {
                {  3,   0,   0 STR_DSCP("POLICING_CREDIT")}, /*STATISTICS_POLICING_CREDIT_POLICING_CREDIT*/
};

static fields_t statisticsq_mgr_credit_reg_field[] = {
                {  3,   0,   0 STR_DSCP("Q_MGR_CREDIT")}, /*STATISTICSQ_MGR_CREDIT_Q_MGR_CREDIT*/
};

static fields_t statistics_table_qdr_access_reg_field[] = {
                { 20,   0,   0 STR_DSCP("CPU_INDEX")}, /*STATISTICS_TABLE_QDR_ACCESS_CPU_INDEX*/
                {  1,   0,  28 STR_DSCP("CPU_READ_DATA_VALID")}, /*STATISTICS_TABLE_QDR_ACCESS_CPU_READ_DATA_VALID*/
                {  1,   0,  29 STR_DSCP("CPU_REQ")}, /*STATISTICS_TABLE_QDR_ACCESS_CPU_REQ*/
                {  1,   0,  24 STR_DSCP("CPU_REQ_TYPE")}, /*STATISTICS_TABLE_QDR_ACCESS_CPU_REQ_TYPE*/
};

static fields_t statistics_table_qdr_wr00_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TABLE_QDR_WR_DATA0")}, /*STATISTICS_TABLE_QDR_WR00_TABLE_QDR_WR_DATA0*/
};

static fields_t statistics_table_qdr_wr01_reg_field[] = {
                { 32,   0,   0 STR_DSCP("TABLE_QDR_WR_DATA1")}, /*STATISTICS_TABLE_QDR_WR01_TABLE_QDR_WR_DATA1*/
};

static fields_t statistics_table_qdr_wr02_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TABLE_QDR_WR_DATA2")}, /*STATISTICS_TABLE_QDR_WR02_TABLE_QDR_WR_DATA2*/
};

static fields_t statistics_table_qdr_wr03_reg_field[] = {
                { 32,   0,   0 STR_DSCP("TABLE_QDR_WR_DATA3")}, /*STATISTICS_TABLE_QDR_WR03_TABLE_QDR_WR_DATA3*/
};

static fields_t statistics_table_qdr_rd00_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TABLE_QDR_RD_DATA0")}, /*STATISTICS_TABLE_QDR_RD00_TABLE_QDR_RD_DATA0*/
};

static fields_t statistics_table_qdr_rd01_reg_field[] = {
                { 32,   0,   0 STR_DSCP("TABLE_QDR_RD_DATA1")}, /*STATISTICS_TABLE_QDR_RD01_TABLE_QDR_RD_DATA1*/
};

static fields_t statistics_table_qdr_rd02_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TABLE_QDR_RD_DATA2")}, /*STATISTICS_TABLE_QDR_RD02_TABLE_QDR_RD_DATA2*/
};

static fields_t statistics_table_qdr_rd03_reg_field[] = {
                { 32,   0,   0 STR_DSCP("TABLE_QDR_RD_DATA3")}, /*STATISTICS_TABLE_QDR_RD03_TABLE_QDR_RD_DATA3*/
};

static fields_t statistics_internal_base_ptr_reg_field[] = {
                { 16,   0,   0 STR_DSCP("INTERNAL_BASE_PTR")}, /*STATISTICS_INTERNAL_BASE_PTR_INTERNAL_BASE_PTR*/
};

static fields_t statistics_intr_value_set_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*STATISTICS_INTR_VALUE_SET_INTR_VALUE_SET*/
};

static fields_t statistics_intr_value_reset_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*STATISTICS_INTR_VALUE_RESET_INTR_VALUE_RESET*/
};

static fields_t statistics_intr_mask_set_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*STATISTICS_INTR_MASK_SET_INTR_MASK_SET*/
};

static fields_t statistics_intr_mask_reset_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*STATISTICS_INTR_MASK_RESET_INTR_MASK_RESET*/
};

static fields_t statistics_table_qdr_arb_rd_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TABLE_QDR_ARB_RD_CREDIT")}, /*STATISTICS_TABLE_QDR_ARB_RD_CREDIT_TABLE_QDR_ARB_RD_CREDIT*/
};

static fields_t statistics_running_rd_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RUNNING_RD_CREDIT")}, /*STATISTICS_RUNNING_RD_CREDIT_RUNNING_RD_CREDIT*/
};

static fields_t statistics_table_qdr_arb_wr_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("TABLE_QDR_ARB_WR_CREDIT")}, /*STATISTICS_TABLE_QDR_ARB_WR_CREDIT_TABLE_QDR_ARB_WR_CREDIT*/
};

static fields_t statistics_running_wr_credit_reg_field[] = {
                {  4,   0,   0 STR_DSCP("RUNNING_WR_CREDIT")}, /*STATISTICS_RUNNING_WR_CREDIT_RUNNING_WR_CREDIT*/
};

static fields_t statistics_epe_drop_count_reg_field[] = {
                { 16,   0,   0 STR_DSCP("EPE_DROP_COUNT")}, /*STATISTICS_EPE_DROP_COUNT_EPE_DROP_COUNT*/
};

static fields_t statistics_ipe_drop_count_reg_field[] = {
                { 16,   0,   0 STR_DSCP("IPE_DROP_COUNT")}, /*STATISTICS_IPE_DROP_COUNT_IPE_DROP_COUNT*/
};

static fields_t statistics_policing_drop_count_reg_field[] = {
                { 16,   0,   0 STR_DSCP("POLICING_DROP_COUNT")}, /*STATISTICS_POLICING_DROP_COUNT_POLICING_DROP_COUNT*/
};

static fields_t statisticsq_mgr_drop_count_reg_field[] = {
                { 16,   0,   0 STR_DSCP("Q_MGR_DROP_COUNT")}, /*STATISTICSQ_MGR_DROP_COUNT_Q_MGR_DROP_COUNT*/
};

static fields_t statistics_byte_count_threshold_reg_field[] = {
                { 12,   0,   0 STR_DSCP("BYTE_COUNT_THRESHOLD")}, /*STATISTICS_BYTE_COUNT_THRESHOLD_BYTE_COUNT_THRESHOLD*/
};

static fields_t statistics_packet_count_threshold_reg_field[] = {
                { 12,   0,   0 STR_DSCP("PACKET_COUNT_THRESHOLD")}, /*STATISTICS_PACKET_COUNT_THRESHOLD_PACKET_COUNT_THRESHOLD*/
};

static fields_t statistics_threshold_fifo_depth_reg_field[] = {
                {  5,   0,   0 STR_DSCP("THRESHOLD_FIFO_DEPTH")}, /*STATISTICS_THRESHOLD_FIFO_DEPTH_THRESHOLD_FIFO_DEPTH*/
};

static fields_t statistics_fifo_depth_threshold_reg_field[] = {
                {  5,   0,   0 STR_DSCP("FIFO_DEPTH_THRESHOLD")}, /*STATISTICS_FIFO_DEPTH_THRESHOLD_FIFO_DEPTH_THRESHOLD*/
};

static fields_t statistics_intr_value_set_normal_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_VALUE_SET")}, /*STATISTICS_INTR_VALUE_SET_NORMAL_INTR_VALUE_SET*/
};

static fields_t statistics_intr_value_reset_normal_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_VALUE_RESET")}, /*STATISTICS_INTR_VALUE_RESET_NORMAL_INTR_VALUE_RESET*/
};

static fields_t statistics_intr_mask_set_normal_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_MASK_SET")}, /*STATISTICS_INTR_MASK_SET_NORMAL_INTR_MASK_SET*/
};

static fields_t statistics_intr_mask_reset_normal_reg_field[] = {
                { 26,   0,   0 STR_DSCP("INTR_MASK_RESET")}, /*STATISTICS_INTR_MASK_RESET_NORMAL_INTR_MASK_RESET*/
};

static fields_t statistics_stats_epe_base_ptr_reg_field[] = {
                { 20,   0,   0 STR_DSCP("STATS_EPE_BASE_PTR")}, /*STATISTICS_STATS_EPE_BASE_PTR_STATS_EPE_BASE_PTR*/
};

static fields_t statistics_stats_ipe_base_ptr_reg_field[] = {
                { 20,   0,   0 STR_DSCP("STATS_IPE_BASE_PTR")}, /*STATISTICS_STATS_IPE_BASE_PTR_STATS_IPE_BASE_PTR*/
};

static fields_t stp_state_intr_value_set_reg_field[] = {
                {  1,   0,   0 STR_DSCP("VALUE_SET")}, /*STP_STATE_INTR_VALUE_SET_VALUE_SET*/
};

static fields_t stp_state_intr_value_reset_reg_field[] = {
                {  1,   0,   0 STR_DSCP("VALUE_RESET")}, /*STP_STATE_INTR_VALUE_RESET_VALUE_RESET*/
};

static fields_t stp_state_intr_mask_set_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MASK_SET")}, /*STP_STATE_INTR_MASK_SET_MASK_SET*/
};

static fields_t stp_state_intr_mask_reset_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MASK_RESET")}, /*STP_STATE_INTR_MASK_RESET_MASK_RESET*/
};

static fields_t tb_info_arb_interrupt0_reg_field[] = {
                { 32,   3,   0 STR_DSCP("MASK_RESET0")}, /*TB_INFO_ARB_INTERRUPT0_MASK_RESET0*/
                { 32,   2,   0 STR_DSCP("MASK_SET0")}, /*TB_INFO_ARB_INTERRUPT0_MASK_SET0*/
                { 32,   1,   0 STR_DSCP("VALUE_RESET0")}, /*TB_INFO_ARB_INTERRUPT0_VALUE_RESET0*/
                { 32,   0,   0 STR_DSCP("VALUE_SET0")}, /*TB_INFO_ARB_INTERRUPT0_VALUE_SET0*/
};

static fields_t tb_info_arb_interrupt1_reg_field[] = {
                { 13,   3,   0 STR_DSCP("MASK_RESET1")}, /*TB_INFO_ARB_INTERRUPT1_MASK_RESET1*/
                { 13,   2,   0 STR_DSCP("MASK_SET1")}, /*TB_INFO_ARB_INTERRUPT1_MASK_SET1*/
                { 13,   1,   0 STR_DSCP("VALUE_RESET1")}, /*TB_INFO_ARB_INTERRUPT1_VALUE_RESET1*/
                { 13,   0,   0 STR_DSCP("VALUE_SET1")}, /*TB_INFO_ARB_INTERRUPT1_VALUE_SET1*/
};

static fields_t tb_info_arb_int_sram_parity_enable_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PARITY_ENABLE")}, /*TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_PARITY_ENABLE*/
};

static fields_t tb_info_arb_parity_fail_record_reg_field[] = {
                {  1,   0,  16 STR_DSCP("SRAM_PARITY_FAIL")}, /*TB_INFO_ARB_PARITY_FAIL_RECORD_SRAM_PARITY_FAIL*/
                { 14,   0,   0 STR_DSCP("SRAM_PARITY_FAIL_ADDR")}, /*TB_INFO_ARB_PARITY_FAIL_RECORD_SRAM_PARITY_FAIL_ADDR*/
};

static fields_t tb_info_arb_int_sram_delay_cfg_reg_field[] = {
                {  2,   0,   0 STR_DSCP("INT_SRAM_DELAY_CFG")}, /*TB_INFO_ARB_INT_SRAM_DELAY_CFG_INT_SRAM_DELAY_CFG*/
};

static fields_t tb_info_arb_threshold_cfg_reg_field[] = {
                {  8,   0,  16 STR_DSCP("EXT_TRACK_THRESHOLD")}, /*TB_INFO_ARB_THRESHOLD_CFG_EXT_TRACK_THRESHOLD*/
                {  5,   0,   8 STR_DSCP("HASH_TRACK_THRESHOLD")}, /*TB_INFO_ARB_THRESHOLD_CFG_HASH_TRACK_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("INT_TRACK_THRESHOLD")}, /*TB_INFO_ARB_THRESHOLD_CFG_INT_TRACK_THRESHOLD*/
};

static fields_t tb_info_arb_wrr_cfg_reg_field[] = {
                {  3,   5,   0 STR_DSCP("EPE_ACL_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_EPE_ACL_CREDIT_CFG*/
                {  3,   4,   0 STR_DSCP("EPE_EDIT_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_EPE_EDIT_CREDIT_CFG*/
                {  3,   3,   0 STR_DSCP("EPE_NEXT_HOP_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_EPE_NEXT_HOP_CREDIT_CFG*/
                {  3,   2,   0 STR_DSCP("IPE_FORWARD_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_IPE_FORWARD_CREDIT_CFG*/
                {  3,   1,   0 STR_DSCP("IPE_LOOKUP_MGR_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_IPE_LOOKUP_MGR_CREDIT_CFG*/
                {  3,   0,   0 STR_DSCP("IPE_USER_ID_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_IPE_USER_ID_CREDIT_CFG*/
                {  3,   6,   0 STR_DSCP("MET_FIFO_CREDIT_CFG")}, /*TB_INFO_ARB_WRR_CFG_MET_FIFO_CREDIT_CFG*/
};

static fields_t tb_info_arb_req_fifo_threshold_reg_field[] = {
                {  6,   5,   0 STR_DSCP("EPE_ACL_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_EPE_ACL_REQ_FIFO_THRESHOLD*/
                {  7,   4,   0 STR_DSCP("EPE_EDIT_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_EPE_EDIT_REQ_FIFO_THRESHOLD*/
                {  6,   3,   0 STR_DSCP("EPE_NEXT_HOP_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_EPE_NEXT_HOP_REQ_FIFO_THRESHOLD*/
                {  5,   2,   0 STR_DSCP("IPE_FORWARD_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_IPE_FORWARD_REQ_FIFO_THRESHOLD*/
                {  7,   1,   0 STR_DSCP("IPE_LOOKUP_MGR_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_IPE_LOOKUP_MGR_REQ_FIFO_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("IPE_USER_ID_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_IPE_USER_ID_REQ_FIFO_THRESHOLD*/
                {  5,   6,   0 STR_DSCP("MET_FIFO_REQ_FIFO_THRESHOLD")}, /*TB_INFO_ARB_REQ_FIFO_THRESHOLD_MET_FIFO_REQ_FIFO_THRESHOLD*/
};

static fields_t tb_info_arb_track_fifo_threshold_reg_field[] = {
                {  6,   1,  16 STR_DSCP("EPE_ACL_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_EPE_ACL_TRACK_FIFO_THRESHOLD*/
                {  7,   1,   8 STR_DSCP("EPE_EDIT_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_EPE_EDIT_TRACK_FIFO_THRESHOLD*/
                {  6,   1,   0 STR_DSCP("EPE_NEXT_HOP_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_EPE_NEXT_HOP_TRACK_FIFO_THRESHOLD*/
                {  5,   0,  16 STR_DSCP("IPE_FORWARD_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_IPE_FORWARD_TRACK_FIFO_THRESHOLD*/
                {  7,   0,   8 STR_DSCP("IPE_LOOKUP_MGR_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_IPE_LOOKUP_MGR_TRACK_FIFO_THRESHOLD*/
                {  5,   0,   0 STR_DSCP("IPE_USER_ID_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_IPE_USER_ID_TRACK_FIFO_THRESHOLD*/
                {  5,   1,  24 STR_DSCP("MET_FIFO_TRACK_FIFO_THRESHOLD")}, /*TB_INFO_ARB_TRACK_FIFO_THRESHOLD_MET_FIFO_TRACK_FIFO_THRESHOLD*/
};

static fields_t tb_info_arb_intif_debug_stats_reg_field[] = {
                {  4,   7,   0 STR_DSCP("FRCPU_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FRCPU_REQ_CNT*/
                {  4,   5,   0 STR_DSCP("FR_EPE_ACL_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_EPE_ACL_REQ_CNT*/
                {  4,   4,   0 STR_DSCP("FR_EPE_EDIT_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_EPE_EDIT_REQ_CNT*/
                {  4,   3,   0 STR_DSCP("FR_EPE_NEXT_HOP_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_EPE_NEXT_HOP_REQ_CNT*/
                {  4,   2,   0 STR_DSCP("FR_IPE_FORWARD_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_IPE_FORWARD_REQ_CNT*/
                {  4,   1,   0 STR_DSCP("FR_IPE_LOOKUP_MGR_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_IPE_LOOKUP_MGR_REQ_CNT*/
                {  4,   0,   0 STR_DSCP("FR_IPE_USER_ID_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_IPE_USER_ID_REQ_CNT*/
                {  4,   6,   0 STR_DSCP("FR_MET_FIFO_REQ_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_FR_MET_FIFO_REQ_CNT*/
                {  4,   7,  16 STR_DSCP("TOCPU_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TOCPU_ACK_CNT*/
                {  4,   7,  24 STR_DSCP("TOCPU_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TOCPU_ERROR_CNT*/
                {  4,   5,  16 STR_DSCP("TO_EPE_ACL_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_ACL_ACK_CNT*/
                {  4,   5,  24 STR_DSCP("TO_EPE_ACL_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_ACL_ERROR_CNT*/
                {  4,   4,  16 STR_DSCP("TO_EPE_EDIT_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_EDIT_ACK_CNT*/
                {  4,   4,  24 STR_DSCP("TO_EPE_EDIT_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_EDIT_ERROR_CNT*/
                {  4,   3,  16 STR_DSCP("TO_EPE_NEXT_HOP_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_NEXT_HOP_ACK_CNT*/
                {  4,   3,  24 STR_DSCP("TO_EPE_NEXT_HOP_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_NEXT_HOP_ERROR_CNT*/
                {  4,   2,  16 STR_DSCP("TO_IPE_FORWARD_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_FORWARD_ACK_CNT*/
                {  4,   2,  24 STR_DSCP("TO_IPE_FORWARD_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_FORWARD_ERROR_CNT*/
                {  4,   1,  16 STR_DSCP("TO_IPE_PKT_PROC_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_PKT_PROC_ACK_CNT*/
                {  4,   1,  24 STR_DSCP("TO_IPE_PKT_PROC_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_PKT_PROC_ERROR_CNT*/
                {  4,   0,  16 STR_DSCP("TO_IPE_USER_ID_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_USER_ID_ACK_CNT*/
                {  4,   0,  24 STR_DSCP("TO_IPE_USER_ID_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_USER_ID_ERROR_CNT*/
                {  4,   6,  16 STR_DSCP("TO_MET_FIFO_ACK_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_MET_FIFO_ACK_CNT*/
                {  4,   6,  24 STR_DSCP("TO_MET_FIFO_ERROR_CNT")}, /*TB_INFO_ARB_INTIF_DEBUG_STATS_TO_MET_FIFO_ERROR_CNT*/
};

static fields_t tb_info_arb_sramif_debug_stats_reg_field[] = {
                {  4,   2,  16 STR_DSCP("EXT_DDR_RD_ERROR_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_RD_ERROR_CNT*/
                {  4,   2,   0 STR_DSCP("EXT_DDR_RD_REQUEST_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_RD_REQUEST_CNT*/
                {  4,   2,   8 STR_DSCP("EXT_DDR_RD_VALID_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_RD_VALID_CNT*/
                {  4,   2,  24 STR_DSCP("EXT_DDR_WR_VALID_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_WR_VALID_CNT*/
                {  4,   1,  16 STR_DSCP("HASH_RD_ERROR_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_RD_ERROR_CNT*/
                {  4,   1,   0 STR_DSCP("HASH_RD_REQUEST_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_RD_REQUEST_CNT*/
                {  4,   1,   8 STR_DSCP("HASH_RD_VALID_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_RD_VALID_CNT*/
                {  4,   1,  24 STR_DSCP("HASH_WR_VALID_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_WR_VALID_CNT*/
                {  4,   0,  16 STR_DSCP("INT_SRAM_RD_ERROR_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_INT_SRAM_RD_ERROR_CNT*/
                {  4,   0,   0 STR_DSCP("INT_SRAM_RD_VALID_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_INT_SRAM_RD_VALID_CNT*/
                {  4,   0,  24 STR_DSCP("INT_SRAM_WR_VALID_CNT")}, /*TB_INFO_ARB_SRAMIF_DEBUG_STATS_INT_SRAM_WR_VALID_CNT*/
};

static fields_t tb_info_ext_ddr_control_reg_field[] = {
                {  2,   0,  12 STR_DSCP("CFGRW_TURN_AROUND")}, /*TB_INFO_EXT_DDR_CONTROL_CFGRW_TURN_AROUND*/
                {  2,   0,  14 STR_DSCP("CFGWR_TURN_AROUND")}, /*TB_INFO_EXT_DDR_CONTROL_CFGWR_TURN_AROUND*/
                {  1,   0,   2 STR_DSCP("CFG_AUTO_PARITY")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_AUTO_PARITY*/
                {  1,   0,   1 STR_DSCP("CFG_CLOCK")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_CLOCK*/
                {  1,   0,   0 STR_DSCP("CFG_CLOCK_EN")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_CLOCK_EN*/
                {  4,   0,   8 STR_DSCP("CFG_DATA_POP_LATENCY")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_DATA_POP_LATENCY*/
                {  1,   0,  29 STR_DSCP("CFG_INV_DATA_VALID_BAR")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_INV_DATA_VALID_BAR*/
                {  1,   0,   3 STR_DSCP("CFG_PARITY_CHECK_EN")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_PARITY_CHECK_EN*/
                {  2,   0,   4 STR_DSCP("CFG_READ_VALID_LATENCY")}, /*TB_INFO_EXT_DDR_CONTROL_CFG_READ_VALID_LATENCY*/
};

static fields_t tb_info_ext_ddr_parity_error_count_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_PARITY_ERROR_COUNT")}, /*TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_CFG_PARITY_ERROR_COUNT*/
};

static fields_t tb_info_ext_ddr_bist_control_reg_field[] = {
                {  6,   0,   0 STR_DSCP("CFG_BIST_ENTRIES")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_ENTRIES*/
                {  1,   0,  13 STR_DSCP("CFG_BIST_EN")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_EN*/
                { 16,   0,  16 STR_DSCP("CFG_BIST_MISMATCH_COUNT")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_MISMATCH_COUNT*/
                {  1,   0,  12 STR_DSCP("CFG_BIST_ONCE")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_ONCE*/
                {  4,   0,   8 STR_DSCP("CFG_BIST_READ_EXPECT_LATENCY")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_READ_EXPECT_LATENCY*/
                {  1,   0,  15 STR_DSCP("CFG_CAPTURE_EN")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_CAPTURE_EN*/
                {  1,   0,  14 STR_DSCP("CFG_CAPTURE_ONCE")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_CAPTURE_ONCE*/
                {  1,   0,   7 STR_DSCP("CFG_STOP_ON_ERROR")}, /*TB_INFO_EXT_DDR_BIST_CONTROL_CFG_STOP_ON_ERROR*/
};

static fields_t tb_info_ext_ddr_bist_pointers_reg_field[] = {
                {  6,   0,  16 STR_DSCP("CFG_BIST_EXPECT_READ_PTR")}, /*TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_BIST_REQUEST_DONE_ONCE")}, /*TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_BIST_REQUEST_READ_PTR")}, /*TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR*/
                {  1,   0,   6 STR_DSCP("CFG_BIST_RESULT_DONE_ONCE")}, /*TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE*/
                {  6,   0,   0 STR_DSCP("CFG_BIST_RESULT_WRITE_PTR")}, /*TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR*/
};

static fields_t tb_info_ext_ddr_capture_result_reg_field[] = {
                {  1,   0,  22 STR_DSCP("CFG_CAPTURE_REQUEST_DONE_ONCE")}, /*TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE*/
                {  6,   0,  16 STR_DSCP("CFG_CAPTURE_REQUEST_WRITE_PTR")}, /*TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_CAPTURE_RESULT_DONE_ONCE")}, /*TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_CAPTURE_RESULT_WRITE_PTR")}, /*TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR*/
};

static fields_t tb_info_ext_ddr_adr_match_mask_reg_field[] = {
                { 20,   0,   0 STR_DSCP("CFG_ADDRESS_MATCH_MASK")}, /*TB_INFO_EXT_DDR_ADR_MATCH_MASK_CFG_ADDRESS_MATCH_MASK*/
};

static fields_t tb_info_ext_ddr_adr_match_value_reg_field[] = {
                { 20,   0,   0 STR_DSCP("CFG_ADDRESS_MATCH_VALUE")}, /*TB_INFO_EXT_DDR_ADR_MATCH_VALUE_CFG_ADDRESS_MATCH_VALUE*/
};

static fields_t tb_info_ext_ddr_init_ctl_reg_field[] = {
                {  1,   1,  28 STR_DSCP("INIT_DONE")}, /*TB_INFO_EXT_DDR_INIT_CTL_INIT_DONE*/
                { 20,   1,   0 STR_DSCP("INIT_END_INDEX")}, /*TB_INFO_EXT_DDR_INIT_CTL_INIT_END_INDEX*/
                {  1,   1,  24 STR_DSCP("INIT_EN")}, /*TB_INFO_EXT_DDR_INIT_CTL_INIT_EN*/
                { 20,   0,   0 STR_DSCP("INIT_START_INDEX")}, /*TB_INFO_EXT_DDR_INIT_CTL_INIT_START_INDEX*/
};

static fields_t tb_info_ext_ddr_req_fifo_threshold_reg_field[] = {
                {  5,   0,   0 STR_DSCP("REQ_FIFO_THRESHOLD")}, /*TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_REQ_FIFO_THRESHOLD*/
};

static fields_t tb_info_ext_ddr_ctl_interrupt_reg_field[] = {
                {  3,   3,   0 STR_DSCP("MASK_RESET")}, /*TB_INFO_EXT_DDR_CTL_INTERRUPT_MASK_RESET*/
                {  3,   2,   0 STR_DSCP("MASK_SET")}, /*TB_INFO_EXT_DDR_CTL_INTERRUPT_MASK_SET*/
                {  3,   1,   0 STR_DSCP("VALUE_RESET")}, /*TB_INFO_EXT_DDR_CTL_INTERRUPT_VALUE_RESET*/
                {  3,   0,   0 STR_DSCP("VALUE_SET")}, /*TB_INFO_EXT_DDR_CTL_INTERRUPT_VALUE_SET*/
};

static fields_t tb_info_ext_ddr_ctl_parity_fail_record_reg_field[] = {
                {  1,   0,  24 STR_DSCP("DDR_PARITY_FAIL")}, /*TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_DDR_PARITY_FAIL*/
                { 20,   0,   0 STR_DSCP("DDR_PARITY_FAIL_ADDR")}, /*TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_DDR_PARITY_FAIL_ADDR*/
};

static fields_t tcam_arb_config_reg_field[] = {
                {  4,   3,   0 STR_DSCP("CFG_HASH_INTF_CREDIT")}, /*TCAM_ARB_CONFIG_CFG_HASH_INTF_CREDIT*/
                {  5,   3,  16 STR_DSCP("CFG_TCAM_CTL_CREDIT")}, /*TCAM_ARB_CONFIG_CFG_TCAM_CTL_CREDIT*/
                {  7,   2,   0 STR_DSCP("HASH_INDEX_FIFO_INTA_FULL_THRD")}, /*TCAM_ARB_CONFIG_HASH_INDEX_FIFO_INTA_FULL_THRD*/
                {  6,   0,  16 STR_DSCP("KEY_LOC_FIFO_EPEA_FULL_THRD")}, /*TCAM_ARB_CONFIG_KEY_LOC_FIFO_EPEA_FULL_THRD*/
                {  7,   0,   0 STR_DSCP("KEY_LOC_FIFO_IPE_LOOKUP_MGRA_FULL_THRD")}, /*TCAM_ARB_CONFIG_KEY_LOC_FIFO_IPE_LOOKUP_MGRA_FULL_THRD*/
                {  6,   0,   8 STR_DSCP("KEY_LOC_FIFO_IPE_USER_IDA_FULL_THRD")}, /*TCAM_ARB_CONFIG_KEY_LOC_FIFO_IPE_USER_IDA_FULL_THRD*/
                {  6,   0,  24 STR_DSCP("KEY_LOC_FIFO_OAMA_FULL_THRD")}, /*TCAM_ARB_CONFIG_KEY_LOC_FIFO_OAMA_FULL_THRD*/
                {  9,   1,  16 STR_DSCP("RESULT_MATCH_FIFO_EXTA_FULL_THRD")}, /*TCAM_ARB_CONFIG_RESULT_MATCH_FIFO_EXTA_FULL_THRD*/
                {  7,   1,   0 STR_DSCP("RESULT_MATCH_FIFO_INTA_FULL_THRD")}, /*TCAM_ARB_CONFIG_RESULT_MATCH_FIFO_INTA_FULL_THRD*/
                {  7,   2,  16 STR_DSCP("TCAM_INDEX_FIFO_INTA_FULL_THRD")}, /*TCAM_ARB_CONFIG_TCAM_INDEX_FIFO_INTA_FULL_THRD*/
};

static fields_t tcam_arb_ext_index_base_reg_field[] = {
                { 20,   0,   0 STR_DSCP("EXT_INDEX_BASE")}, /*TCAM_ARB_EXT_INDEX_BASE_EXT_INDEX_BASE*/
};

static fields_t tcam_arb_interrupt_reg_field[] = {
                { 32,   3,   0 STR_DSCP("MASK_RESET")}, /*TCAM_ARB_INTERRUPT_MASK_RESET*/
                { 32,   2,   0 STR_DSCP("MASK_SET")}, /*TCAM_ARB_INTERRUPT_MASK_SET*/
                { 32,   1,   0 STR_DSCP("VALUE_RESET")}, /*TCAM_ARB_INTERRUPT_VALUE_RESET*/
                { 32,   0,   0 STR_DSCP("VALUE_SET")}, /*TCAM_ARB_INTERRUPT_VALUE_SET*/
};

static fields_t tcam_arb_weight_reg_field[] = {
                {  3,   0,   8 STR_DSCP("EPE_WEIGHT")}, /*TCAM_ARB_WEIGHT_EPE_WEIGHT*/
                {  3,   0,  24 STR_DSCP("IPE_LOOKUP_MGR_WEIGHT")}, /*TCAM_ARB_WEIGHT_IPE_LOOKUP_MGR_WEIGHT*/
                {  3,   0,  16 STR_DSCP("IPE_USER_ID_WEIGHT")}, /*TCAM_ARB_WEIGHT_IPE_USER_ID_WEIGHT*/
                {  3,   0,   0 STR_DSCP("OAM_WEIGHT")}, /*TCAM_ARB_WEIGHT_OAM_WEIGHT*/
};

static fields_t tcam_ctl_ext_setup_reg_field[] = {
                {  1,   0,  12 STR_DSCP("CFG_IDT_FAST_BUS_MODE")}, /*TCAM_CTL_EXT_SETUP_CFG_IDT_FAST_BUS_MODE*/
                {  1,   0,  13 STR_DSCP("CFG_IDT_NSA_COM_MOD")}, /*TCAM_CTL_EXT_SETUP_CFG_IDT_NSA_COM_MOD*/
                {  4,   0,   0 STR_DSCP("CFG_LOOKUP_TO_CPU_CYCLES")}, /*TCAM_CTL_EXT_SETUP_CFG_LOOKUP_TO_CPU_CYCLES*/
                {  1,   0,  24 STR_DSCP("CFG_MPMIQ_VLD")}, /*TCAM_CTL_EXT_SETUP_CFG_MPMIQ_VLD*/
                {  4,   0,   8 STR_DSCP("CFG_MPMI_READ_LATENCY")}, /*TCAM_CTL_EXT_SETUP_CFG_MPMI_READ_LATENCY*/
                {  2,   0,  28 STR_DSCP("CFG_TCAM_TYPE")}, /*TCAM_CTL_EXT_SETUP_CFG_TCAM_TYPE*/
                {  4,   0,   4 STR_DSCP("CFG_WRITE_TO_LOOKUP_CYCLES")}, /*TCAM_CTL_EXT_SETUP_CFG_WRITE_TO_LOOKUP_CYCLES*/
};

static fields_t tcam_ctl_ext_access_reg_field[] = {
                {  1,   0,  20 STR_DSCP("CPU_AGING_EN")}, /*TCAM_CTL_EXT_ACCESS_CPU_AGING_EN*/
                {  2,   0,  28 STR_DSCP("CPU_DEV_ID")}, /*TCAM_CTL_EXT_ACCESS_CPU_DEV_ID*/
                { 20,   0,   0 STR_DSCP("CPU_INDEX")}, /*TCAM_CTL_EXT_ACCESS_CPU_INDEX*/
                {  1,   0,  30 STR_DSCP("CPU_READ_DATA_VALID")}, /*TCAM_CTL_EXT_ACCESS_CPU_READ_DATA_VALID*/
                {  1,   0,  31 STR_DSCP("CPU_REQ")}, /*TCAM_CTL_EXT_ACCESS_CPU_REQ*/
                {  4,   0,  24 STR_DSCP("CPU_REQ_TYPE")}, /*TCAM_CTL_EXT_ACCESS_CPU_REQ_TYPE*/
};

static fields_t tcam_ctl_ext_cascade_ctl_reg_field[] = {
                {  8,   0,   0 STR_DSCP("CFG_LOOKUP_DEV_SEL")}, /*TCAM_CTL_EXT_CASCADE_CTL_CFG_LOOKUP_DEV_SEL*/
};

static fields_t tcam_ctl_ext_write_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TCAM_WRITE_DATA00")}, /*TCAM_CTL_EXT_WRITE_DATA_TCAM_WRITE_DATA00*/
                { 32,   1,   0 STR_DSCP("TCAM_WRITE_DATA01")}, /*TCAM_CTL_EXT_WRITE_DATA_TCAM_WRITE_DATA01*/
                { 32,   2,   0 STR_DSCP("TCAM_WRITE_DATA02")}, /*TCAM_CTL_EXT_WRITE_DATA_TCAM_WRITE_DATA02*/
};

static fields_t tcam_ctl_ext_write_mask_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TCAM_WRITE_DATA10")}, /*TCAM_CTL_EXT_WRITE_MASK_TCAM_WRITE_DATA10*/
                { 32,   1,   0 STR_DSCP("TCAM_WRITE_DATA11")}, /*TCAM_CTL_EXT_WRITE_MASK_TCAM_WRITE_DATA11*/
                { 32,   2,   0 STR_DSCP("TCAM_WRITE_DATA12")}, /*TCAM_CTL_EXT_WRITE_MASK_TCAM_WRITE_DATA12*/
};

static fields_t tcam_ctl_ext_read_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TCAM_READ_DATA0")}, /*TCAM_CTL_EXT_READ_DATA_TCAM_READ_DATA0*/
                { 32,   1,   0 STR_DSCP("TCAM_READ_DATA1")}, /*TCAM_CTL_EXT_READ_DATA_TCAM_READ_DATA1*/
                { 32,   2,   0 STR_DSCP("TCAM_READ_DATA2")}, /*TCAM_CTL_EXT_READ_DATA_TCAM_READ_DATA2*/
};

static fields_t tcam_ctl_ext_bist_pointers_reg_field[] = {
                {  6,   0,  16 STR_DSCP("CFG_BIST_EXPECT_READ_PTR")}, /*TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_BIST_REQUEST_DONE_ONCE")}, /*TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_BIST_REQUEST_READ_PTR")}, /*TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR*/
                {  1,   0,   6 STR_DSCP("CFG_BIST_RESULT_DONE_ONCE")}, /*TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE*/
                {  6,   0,   0 STR_DSCP("CFG_BIST_RESULT_WRITE_PTR")}, /*TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR*/
                {  1,   0,  24 STR_DSCP("CFG_TRAINING_DONE")}, /*TCAM_CTL_EXT_BIST_POINTERS_CFG_TRAINING_DONE*/
};

static fields_t tcam_ctl_ext_capture_result_reg_field[] = {
                {  1,   0,  22 STR_DSCP("CFG_CAPTURE_REQUEST_DONE_ONCE")}, /*TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE*/
                {  6,   0,  16 STR_DSCP("CFG_CAPTURE_REQUEST_WRITE_PTR")}, /*TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_CAPTURE_RESULT_DONE_ONCE")}, /*TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_CAPTURE_RESULT_WRITE_PTR")}, /*TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR*/
};

static fields_t tcam_ctl_ext_init_ctl_reg_field[] = {
                {  1,   1,  24 STR_DSCP("CFG_INIT_DONE")}, /*TCAM_CTL_EXT_INIT_CTL_CFG_INIT_DONE*/
                { 20,   1,   0 STR_DSCP("CFG_INIT_END_ADDR")}, /*TCAM_CTL_EXT_INIT_CTL_CFG_INIT_END_ADDR*/
                {  1,   1,  28 STR_DSCP("CFG_INIT_EN")}, /*TCAM_CTL_EXT_INIT_CTL_CFG_INIT_EN*/
                { 20,   0,   0 STR_DSCP("CFG_INIT_START_ADDR")}, /*TCAM_CTL_EXT_INIT_CTL_CFG_INIT_START_ADDR*/
};

static fields_t tcam_ctl_ext_debug_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FR_TCAM_ARB_LOOKUP_KEY_CNT")}, /*TCAM_CTL_EXT_DEBUG_FR_TCAM_ARB_LOOKUP_KEY_CNT*/
                {  4,   1,   0 STR_DSCP("TO_TCAM_ARB_INDEX_CNT")}, /*TCAM_CTL_EXT_DEBUG_TO_TCAM_ARB_INDEX_CNT*/
};

static fields_t tcam_ctl_ext_intr_reg_field[] = {
                {  4,   1,   0 STR_DSCP("MASK_RESET")}, /*TCAM_CTL_EXT_INTR_MASK_RESET*/
                {  4,   0,   0 STR_DSCP("MASK_SET")}, /*TCAM_CTL_EXT_INTR_MASK_SET*/
                {  4,   3,   0 STR_DSCP("VALUE_RESET")}, /*TCAM_CTL_EXT_INTR_VALUE_RESET*/
                {  4,   2,   0 STR_DSCP("VALUE_SET")}, /*TCAM_CTL_EXT_INTR_VALUE_SET*/
};

static fields_t tcam_ctl_ext_bist_ctl_reg_field[] = {
                {  6,   0,   0 STR_DSCP("CFG_BIST_ENTRIES")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_BIST_ENTRIES*/
                {  1,   0,  10 STR_DSCP("CFG_BIST_EN")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_BIST_EN*/
                {  7,   1,   0 STR_DSCP("CFG_BIST_EXPECT_LATENCY")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_BIST_EXPECT_LATENCY*/
                { 16,   0,  16 STR_DSCP("CFG_BIST_MISMATCH_COUNT")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_BIST_MISMATCH_COUNT*/
                {  1,   0,   8 STR_DSCP("CFG_BIST_ONCE")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_BIST_ONCE*/
                {  1,   0,  12 STR_DSCP("CFG_CAPTURE_EN")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_CAPTURE_EN*/
                {  1,   0,  11 STR_DSCP("CFG_CAPTURE_ONCE")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_CAPTURE_ONCE*/
                {  8,   1,   8 STR_DSCP("CFG_NOP_SEND_NUM")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_NOP_SEND_NUM*/
                {  1,   0,   9 STR_DSCP("CFG_STOP_ON_ERROR")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_STOP_ON_ERROR*/
                {  1,   0,  13 STR_DSCP("CFG_TRAINING_EN")}, /*TCAM_CTL_EXT_BIST_CTL_CFG_TRAINING_EN*/
};

static fields_t tcam_ctl_int_setup_reg_field[] = {
                {  2,   0,   0 STR_DSCP("CFG_TCAM_WRAPPER_LOOKUP_DLY")}, /*TCAM_CTL_INT_SETUP_CFG_TCAM_WRAPPER_LOOKUP_DLY*/
                {  2,   0,   8 STR_DSCP("CFG_TCAM_WRAPPER_READ_DLY")}, /*TCAM_CTL_INT_SETUP_CFG_TCAM_WRAPPER_READ_DLY*/
};

static fields_t tcam_ctl_int_access_reg_field[] = {
                { 14,   0,   0 STR_DSCP("CPU_INDEX")}, /*TCAM_CTL_INT_ACCESS_CPU_INDEX*/
                {  1,   0,  30 STR_DSCP("CPU_READ_DATA_VALID")}, /*TCAM_CTL_INT_ACCESS_CPU_READ_DATA_VALID*/
                {  1,   0,  31 STR_DSCP("CPU_REQ")}, /*TCAM_CTL_INT_ACCESS_CPU_REQ*/
                {  4,   0,  24 STR_DSCP("CPU_REQ_TYPE")}, /*TCAM_CTL_INT_ACCESS_CPU_REQ_TYPE*/
};

static fields_t tcam_ctl_int_cpu_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TCAM_READ_DATA0")}, /*TCAM_CTL_INT_CPU_RD_DATA_TCAM_READ_DATA0*/
                { 32,   1,   0 STR_DSCP("TCAM_READ_DATA1")}, /*TCAM_CTL_INT_CPU_RD_DATA_TCAM_READ_DATA1*/
                { 32,   2,   0 STR_DSCP("TCAM_READ_DATA2")}, /*TCAM_CTL_INT_CPU_RD_DATA_TCAM_READ_DATA2*/
};

static fields_t tcam_ctl_int_bist_ctl_reg_field[] = {
                {  6,   0,   0 STR_DSCP("CFG_BIST_ENTRIES")}, /*TCAM_CTL_INT_BIST_CTL_CFG_BIST_ENTRIES*/
                {  1,   0,  10 STR_DSCP("CFG_BIST_EN")}, /*TCAM_CTL_INT_BIST_CTL_CFG_BIST_EN*/
                { 16,   0,  16 STR_DSCP("CFG_BIST_MISMATCH_COUNT")}, /*TCAM_CTL_INT_BIST_CTL_CFG_BIST_MISMATCH_COUNT*/
                {  1,   0,   8 STR_DSCP("CFG_BIST_ONCE")}, /*TCAM_CTL_INT_BIST_CTL_CFG_BIST_ONCE*/
                {  1,   0,  12 STR_DSCP("CFG_CAPTURE_EN")}, /*TCAM_CTL_INT_BIST_CTL_CFG_CAPTURE_EN*/
                {  1,   0,  11 STR_DSCP("CFG_CAPTURE_ONCE")}, /*TCAM_CTL_INT_BIST_CTL_CFG_CAPTURE_ONCE*/
                {  1,   0,   9 STR_DSCP("CFG_STOP_ON_ERROR")}, /*TCAM_CTL_INT_BIST_CTL_CFG_STOP_ON_ERROR*/
};

static fields_t tcam_ctl_int_bist_pointers_reg_field[] = {
                {  6,   0,  16 STR_DSCP("CFG_BIST_EXPECT_READ_PTR")}, /*TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_BIST_REQUEST_DONE_ONCE")}, /*TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_BIST_REQUEST_READ_PTR")}, /*TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR*/
                {  1,   0,   6 STR_DSCP("CFG_BIST_RESULT_DONE_ONCE")}, /*TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE*/
                {  6,   0,   0 STR_DSCP("CFG_BIST_RESULT_WRITE_PTR")}, /*TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR*/
};

static fields_t tcam_ctl_int_capture_result_reg_field[] = {
                {  1,   0,  22 STR_DSCP("CFG_CAPTURE_REQUEST_DONE_ONCE")}, /*TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE*/
                {  6,   0,  16 STR_DSCP("CFG_CAPTURE_REQUEST_WRITE_PTR")}, /*TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR*/
                {  1,   0,  14 STR_DSCP("CFG_CAPTURE_RESULT_DONE_ONCE")}, /*TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE*/
                {  6,   0,   8 STR_DSCP("CFG_CAPTURE_RESULT_WRITE_PTR")}, /*TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR*/
};

static fields_t tcam_ctl_int_init_ctrl_reg_field[] = {
                {  1,   1,  24 STR_DSCP("CFG_INIT_DONE")}, /*TCAM_CTL_INT_INIT_CTRL_CFG_INIT_DONE*/
                { 14,   1,   0 STR_DSCP("CFG_INIT_END_ADDR")}, /*TCAM_CTL_INT_INIT_CTRL_CFG_INIT_END_ADDR*/
                {  1,   1,  28 STR_DSCP("CFG_INIT_EN")}, /*TCAM_CTL_INT_INIT_CTRL_CFG_INIT_EN*/
                { 14,   0,   0 STR_DSCP("CFG_INIT_START_ADDR")}, /*TCAM_CTL_INT_INIT_CTRL_CFG_INIT_START_ADDR*/
};

static fields_t tcam_ctl_int_debug_reg_field[] = {
                {  4,   0,   0 STR_DSCP("FR_TCAM_ARB_LOOKUP_KEY_CNT")}, /*TCAM_CTL_INT_DEBUG_FR_TCAM_ARB_LOOKUP_KEY_CNT*/
                {  4,   1,   0 STR_DSCP("TO_TCAM_ARB_INDEX_CNT")}, /*TCAM_CTL_INT_DEBUG_TO_TCAM_ARB_INDEX_CNT*/
};

static fields_t tcam_ctl_int_intr_reg_field[] = {
                {  5,   1,   0 STR_DSCP("MASK_RESET")}, /*TCAM_CTL_INT_INTR_MASK_RESET*/
                {  5,   0,   0 STR_DSCP("MASK_SET")}, /*TCAM_CTL_INT_INTR_MASK_SET*/
                {  5,   3,   0 STR_DSCP("VALUE_RESET")}, /*TCAM_CTL_INT_INTR_VALUE_RESET*/
                {  5,   2,   0 STR_DSCP("VALUE_SET")}, /*TCAM_CTL_INT_INTR_VALUE_SET*/
};

static fields_t tcam_ctl_int_state_reg_field[] = {
                {  3,   0,   0 STR_DSCP("INTF_STATE")}, /*TCAM_CTL_INT_STATE_INTF_STATE*/
};

static fields_t tcam_ctl_int_cpu_wr_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TCAM_WRITE_DATA00")}, /*TCAM_CTL_INT_CPU_WR_DATA_TCAM_WRITE_DATA00*/
                { 32,   1,   0 STR_DSCP("TCAM_WRITE_DATA01")}, /*TCAM_CTL_INT_CPU_WR_DATA_TCAM_WRITE_DATA01*/
                { 32,   2,   0 STR_DSCP("TCAM_WRITE_DATA02")}, /*TCAM_CTL_INT_CPU_WR_DATA_TCAM_WRITE_DATA02*/
};

static fields_t tcam_ctl_int_cpu_wr_mask_reg_field[] = {
                { 16,   0,   0 STR_DSCP("TCAM_WRITE_DATA10")}, /*TCAM_CTL_INT_CPU_WR_MASK_TCAM_WRITE_DATA10*/
                { 32,   1,   0 STR_DSCP("TCAM_WRITE_DATA11")}, /*TCAM_CTL_INT_CPU_WR_MASK_TCAM_WRITE_DATA11*/
                { 32,   2,   0 STR_DSCP("TCAM_WRITE_DATA12")}, /*TCAM_CTL_INT_CPU_WR_MASK_TCAM_WRITE_DATA12*/
};

static fields_t tcam_ctl_int_misc_ctrl_reg_field[] = {
                {  4,   1,   0 STR_DSCP("CFG_INTF_CREDIT")}, /*TCAM_CTL_INT_MISC_CTRL_CFG_INTF_CREDIT*/
                {  4,   0,  16 STR_DSCP("INDEX_FIFO_FULL_THRESHOLD")}, /*TCAM_CTL_INT_MISC_CTRL_INDEX_FIFO_FULL_THRESHOLD*/
                {  5,   0,   8 STR_DSCP("INTF_REQ_FIFO_FULL_THRESHOLD")}, /*TCAM_CTL_INT_MISC_CTRL_INTF_REQ_FIFO_FULL_THRESHOLD*/
};

static fields_t tcam_ctl_int_key_size_cfg_reg_field[] = {
                { 16,   0,   0 STR_DSCP("KEY80_EN")}, /*TCAM_CTL_INT_KEY_SIZE_CFG_KEY80_EN*/
                {  8,   1,   0 STR_DSCP("KEY160_EN")}, /*TCAM_CTL_INT_KEY_SIZE_CFG_KEY160_EN*/
                {  4,   2,   0 STR_DSCP("KEY320_EN")}, /*TCAM_CTL_INT_KEY_SIZE_CFG_KEY320_EN*/
};

static fields_t tcam_ctl_int_key_type_cfg_reg_field[] = {
                {  8,   0,   0 STR_DSCP("QOS_KEY_EN")}, /*TCAM_CTL_INT_KEY_TYPE_CFG_QOS_KEY_EN*/
};

static fields_t xgmac0_xgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*XGMAC0_XGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*XGMAC0_XGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*XGMAC0_XGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*XGMAC0_XGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*XGMAC0_XGMAC_MDIO_CMD_ST*/
};

static fields_t xgmac0_xgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*XGMAC0_XGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*XGMAC0_XGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*XGMAC0_XGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*XGMAC0_XGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*XGMAC0_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*XGMAC0_XGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*XGMAC0_XGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*XGMAC0_XGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*XGMAC0_XGMAC_CONFIG1_TX_ENABLE*/
                {  1,   0,   7 STR_DSCP("XGMAC_LOOPBACK_EN")}, /*XGMAC0_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN*/
};

static fields_t xgmac0_xgmac_config2_reg_field[] = {
                {  4,   0,  12 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*XGMAC0_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  4,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*XGMAC0_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   4 STR_DSCP("DELETE_THRESHOLD")}, /*XGMAC0_XGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("INSERT_THRESHOLD")}, /*XGMAC0_XGMAC_CONFIG2_INSERT_THRESHOLD*/
                { 16,   0,  16 STR_DSCP("MAC_SA_CFG47_TO32")}, /*XGMAC0_XGMAC_CONFIG2_MAC_SA_CFG47_TO32*/
};

static fields_t xgmac0_xgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*XGMAC0_XGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t xgmac0_xgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*XGMAC0_XGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*XGMAC0_XGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*XGMAC0_XGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*XGMAC0_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*XGMAC0_XGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*XGMAC0_XGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*XGMAC0_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*XGMAC0_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*XGMAC0_XGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*XGMAC0_XGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*XGMAC0_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*XGMAC0_XGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*XGMAC0_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*XGMAC0_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*XGMAC0_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*XGMAC0_XGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t xgmac0_xgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*XGMAC0_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t xgmac0_xgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*XGMAC0_XGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*XGMAC0_XGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*XGMAC0_XGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*XGMAC0_XGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*XGMAC0_XGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*XGMAC0_XGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*XGMAC0_XGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*XGMAC0_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*XGMAC0_XGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*XGMAC0_XGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*XGMAC0_XGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t xgmac0_xgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*XGMAC0_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t xgmac0_xgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t xgmac0_xgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*XGMAC0_XGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t xgmac0_xgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*XGMAC0_XGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t xgmac0_xgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*XGMAC0_XGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*XGMAC0_XGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*XGMAC0_XGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t xgmac0_xgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC0_XGMAC_STATS_INIT_XGMAC_INIT*/
};

static fields_t xgmac0_xgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC0_XGMAC_STATS_INIT_DONE_XGMAC_INIT*/
};

static fields_t xgmac0_xgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t xgmac0_xgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*XGMAC0_XGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*XGMAC0_XGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*XGMAC0_XGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*XGMAC0_XGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t xgmac0_xgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*XGMAC0_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t xgmac0_xgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t xgmac0_xgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*XGMAC0_XGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t xgmac0_xgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*XGMAC0_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t xgmac0_xgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t xgmac0_xgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*XGMAC0_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t xgmac0_xgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*XGMAC0_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t xgmac0_xgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*XGMAC0_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t xgmac0_xgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*XGMAC0_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t xgmac0_xgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t xgmac0_xgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_TP_ID")}, /*XGMAC0_XGMAC_TP_ID_XGMAC_TP_ID*/
};

static fields_t xgmac0_xgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*XGMAC0_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t xgmac0_xgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t xgmac0_xgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*XGMAC0_XGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*XGMAC0_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*XGMAC0_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*XGMAC0_XGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*XGMAC0_XGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*XGMAC0_XGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t xgmac0_xgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*XGMAC0_XGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*XGMAC0_XGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*XGMAC0_XGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*XGMAC0_XGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*XGMAC0_XGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*XGMAC0_XGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*XGMAC0_XGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t xgmac0_xgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_DRAIN_EN")}, /*XGMAC0_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN*/
};

static fields_t xgmac0_xgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*XGMAC0_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t xgmac0_xgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*XGMAC0_XGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*XGMAC0_XGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
                {  5,   0,   0 STR_DSCP("MDIO_XGMAC_PRE")}, /*XGMAC0_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE*/
};

static fields_t xgmac0_xgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*XGMAC0_XGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*XGMAC0_XGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t xgmac0_xgmac_ptp_status_reg_field[] = {
                {  1,   0,   1 STR_DSCP("RX_TS_COLLISION")}, /*XGMAC0_XGMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("RX_TS_NOT_RDY")}, /*XGMAC0_XGMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   3 STR_DSCP("TX_TS_COLLISION")}, /*XGMAC0_XGMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("TX_TS_NOT_RDY")}, /*XGMAC0_XGMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};

static fields_t xgmac1_xgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*XGMAC1_XGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*XGMAC1_XGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*XGMAC1_XGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*XGMAC1_XGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*XGMAC1_XGMAC_MDIO_CMD_ST*/
};

static fields_t xgmac1_xgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*XGMAC1_XGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*XGMAC1_XGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*XGMAC1_XGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*XGMAC1_XGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*XGMAC1_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*XGMAC1_XGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*XGMAC1_XGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*XGMAC1_XGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*XGMAC1_XGMAC_CONFIG1_TX_ENABLE*/
                {  1,   0,   7 STR_DSCP("XGMAC_LOOPBACK_EN")}, /*XGMAC1_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN*/
};

static fields_t xgmac1_xgmac_config2_reg_field[] = {
                {  4,   0,  12 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*XGMAC1_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  4,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*XGMAC1_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   4 STR_DSCP("DELETE_THRESHOLD")}, /*XGMAC1_XGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("INSERT_THRESHOLD")}, /*XGMAC1_XGMAC_CONFIG2_INSERT_THRESHOLD*/
                { 16,   0,  16 STR_DSCP("MAC_SA_CFG47_TO32")}, /*XGMAC1_XGMAC_CONFIG2_MAC_SA_CFG47_TO32*/
};

static fields_t xgmac1_xgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*XGMAC1_XGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t xgmac1_xgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*XGMAC1_XGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*XGMAC1_XGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*XGMAC1_XGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*XGMAC1_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*XGMAC1_XGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*XGMAC1_XGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*XGMAC1_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*XGMAC1_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*XGMAC1_XGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*XGMAC1_XGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*XGMAC1_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*XGMAC1_XGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*XGMAC1_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*XGMAC1_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*XGMAC1_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*XGMAC1_XGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t xgmac1_xgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*XGMAC1_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t xgmac1_xgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*XGMAC1_XGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*XGMAC1_XGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*XGMAC1_XGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*XGMAC1_XGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*XGMAC1_XGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*XGMAC1_XGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*XGMAC1_XGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*XGMAC1_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*XGMAC1_XGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*XGMAC1_XGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*XGMAC1_XGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t xgmac1_xgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*XGMAC1_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t xgmac1_xgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t xgmac1_xgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*XGMAC1_XGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t xgmac1_xgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*XGMAC1_XGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t xgmac1_xgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*XGMAC1_XGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*XGMAC1_XGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*XGMAC1_XGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t xgmac1_xgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC1_XGMAC_STATS_INIT_XGMAC_INIT*/
};

static fields_t xgmac1_xgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC1_XGMAC_STATS_INIT_DONE_XGMAC_INIT*/
};

static fields_t xgmac1_xgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t xgmac1_xgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*XGMAC1_XGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*XGMAC1_XGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*XGMAC1_XGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*XGMAC1_XGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t xgmac1_xgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*XGMAC1_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t xgmac1_xgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t xgmac1_xgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*XGMAC1_XGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t xgmac1_xgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*XGMAC1_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t xgmac1_xgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t xgmac1_xgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*XGMAC1_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t xgmac1_xgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*XGMAC1_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t xgmac1_xgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*XGMAC1_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t xgmac1_xgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*XGMAC1_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t xgmac1_xgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t xgmac1_xgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_TP_ID")}, /*XGMAC1_XGMAC_TP_ID_XGMAC_TP_ID*/
};

static fields_t xgmac1_xgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*XGMAC1_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t xgmac1_xgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t xgmac1_xgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*XGMAC1_XGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*XGMAC1_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*XGMAC1_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*XGMAC1_XGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*XGMAC1_XGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*XGMAC1_XGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t xgmac1_xgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*XGMAC1_XGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*XGMAC1_XGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*XGMAC1_XGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*XGMAC1_XGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*XGMAC1_XGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*XGMAC1_XGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*XGMAC1_XGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t xgmac1_xgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_DRAIN_EN")}, /*XGMAC1_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN*/
};

static fields_t xgmac1_xgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*XGMAC1_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t xgmac1_xgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*XGMAC1_XGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*XGMAC1_XGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
                {  5,   0,   0 STR_DSCP("MDIO_XGMAC_PRE")}, /*XGMAC1_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE*/
};

static fields_t xgmac1_xgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*XGMAC1_XGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*XGMAC1_XGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t xgmac1_xgmac_ptp_status_reg_field[] = {
                {  1,   0,   1 STR_DSCP("RX_TS_COLLISION")}, /*XGMAC1_XGMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("RX_TS_NOT_RDY")}, /*XGMAC1_XGMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   3 STR_DSCP("TX_TS_COLLISION")}, /*XGMAC1_XGMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("TX_TS_NOT_RDY")}, /*XGMAC1_XGMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};

static fields_t xgmac2_xgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*XGMAC2_XGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*XGMAC2_XGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*XGMAC2_XGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*XGMAC2_XGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*XGMAC2_XGMAC_MDIO_CMD_ST*/
};

static fields_t xgmac2_xgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*XGMAC2_XGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*XGMAC2_XGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*XGMAC2_XGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*XGMAC2_XGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*XGMAC2_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*XGMAC2_XGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*XGMAC2_XGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*XGMAC2_XGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*XGMAC2_XGMAC_CONFIG1_TX_ENABLE*/
                {  1,   0,   7 STR_DSCP("XGMAC_LOOPBACK_EN")}, /*XGMAC2_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN*/
};

static fields_t xgmac2_xgmac_config2_reg_field[] = {
                {  4,   0,  12 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*XGMAC2_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  4,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*XGMAC2_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   4 STR_DSCP("DELETE_THRESHOLD")}, /*XGMAC2_XGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("INSERT_THRESHOLD")}, /*XGMAC2_XGMAC_CONFIG2_INSERT_THRESHOLD*/
                { 16,   0,  16 STR_DSCP("MAC_SA_CFG47_TO32")}, /*XGMAC2_XGMAC_CONFIG2_MAC_SA_CFG47_TO32*/
};

static fields_t xgmac2_xgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*XGMAC2_XGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t xgmac2_xgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*XGMAC2_XGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*XGMAC2_XGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*XGMAC2_XGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*XGMAC2_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*XGMAC2_XGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*XGMAC2_XGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*XGMAC2_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*XGMAC2_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*XGMAC2_XGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*XGMAC2_XGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*XGMAC2_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*XGMAC2_XGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*XGMAC2_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*XGMAC2_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*XGMAC2_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*XGMAC2_XGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t xgmac2_xgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*XGMAC2_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t xgmac2_xgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*XGMAC2_XGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*XGMAC2_XGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*XGMAC2_XGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*XGMAC2_XGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*XGMAC2_XGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*XGMAC2_XGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*XGMAC2_XGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*XGMAC2_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*XGMAC2_XGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*XGMAC2_XGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*XGMAC2_XGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t xgmac2_xgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*XGMAC2_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t xgmac2_xgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t xgmac2_xgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*XGMAC2_XGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t xgmac2_xgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*XGMAC2_XGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t xgmac2_xgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*XGMAC2_XGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*XGMAC2_XGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*XGMAC2_XGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t xgmac2_xgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC2_XGMAC_STATS_INIT_XGMAC_INIT*/
};

static fields_t xgmac2_xgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC2_XGMAC_STATS_INIT_DONE_XGMAC_INIT*/
};

static fields_t xgmac2_xgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t xgmac2_xgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*XGMAC2_XGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*XGMAC2_XGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*XGMAC2_XGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*XGMAC2_XGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t xgmac2_xgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*XGMAC2_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t xgmac2_xgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t xgmac2_xgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*XGMAC2_XGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t xgmac2_xgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*XGMAC2_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t xgmac2_xgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t xgmac2_xgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*XGMAC2_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t xgmac2_xgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*XGMAC2_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t xgmac2_xgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*XGMAC2_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t xgmac2_xgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*XGMAC2_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t xgmac2_xgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t xgmac2_xgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_TP_ID")}, /*XGMAC2_XGMAC_TP_ID_XGMAC_TP_ID*/
};

static fields_t xgmac2_xgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*XGMAC2_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t xgmac2_xgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t xgmac2_xgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*XGMAC2_XGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*XGMAC2_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*XGMAC2_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*XGMAC2_XGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*XGMAC2_XGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*XGMAC2_XGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t xgmac2_xgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*XGMAC2_XGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*XGMAC2_XGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*XGMAC2_XGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*XGMAC2_XGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*XGMAC2_XGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*XGMAC2_XGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*XGMAC2_XGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t xgmac2_xgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_DRAIN_EN")}, /*XGMAC2_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN*/
};

static fields_t xgmac2_xgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*XGMAC2_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t xgmac2_xgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*XGMAC2_XGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*XGMAC2_XGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
                {  5,   0,   0 STR_DSCP("MDIO_XGMAC_PRE")}, /*XGMAC2_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE*/
};

static fields_t xgmac2_xgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*XGMAC2_XGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*XGMAC2_XGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t xgmac2_xgmac_ptp_status_reg_field[] = {
                {  1,   0,   1 STR_DSCP("RX_TS_COLLISION")}, /*XGMAC2_XGMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("RX_TS_NOT_RDY")}, /*XGMAC2_XGMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   3 STR_DSCP("TX_TS_COLLISION")}, /*XGMAC2_XGMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("TX_TS_NOT_RDY")}, /*XGMAC2_XGMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};

static fields_t xgmac3_xgmac_mdio_cmd_reg_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*XGMAC3_XGMAC_MDIO_CMD_DATA*/
                {  5,   0,  16 STR_DSCP("DEVAD")}, /*XGMAC3_XGMAC_MDIO_CMD_DEVAD*/
                {  2,   0,  26 STR_DSCP("OP")}, /*XGMAC3_XGMAC_MDIO_CMD_OP*/
                {  5,   0,  21 STR_DSCP("PRTAD")}, /*XGMAC3_XGMAC_MDIO_CMD_PRTAD*/
                {  2,   0,  28 STR_DSCP("ST")}, /*XGMAC3_XGMAC_MDIO_CMD_ST*/
};

static fields_t xgmac3_xgmac_config1_reg_field[] = {
                {  1,   0,   2 STR_DSCP("BIT_ORDER_INVERT")}, /*XGMAC3_XGMAC_CONFIG1_BIT_ORDER_INVERT*/
                {  1,   0,   3 STR_DSCP("BIT_POLARITY_INVERT")}, /*XGMAC3_XGMAC_CONFIG1_BIT_POLARITY_INVERT*/
                {  8,   0,   8 STR_DSCP("CHANNEL_CFG")}, /*XGMAC3_XGMAC_CONFIG1_CHANNEL_CFG*/
                {  1,   0,   4 STR_DSCP("DIC_CNT_ENABLE")}, /*XGMAC3_XGMAC_CONFIG1_DIC_CNT_ENABLE*/
                {  1,   0,   5 STR_DSCP("PAUSE_FRAME_ENABLE")}, /*XGMAC3_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE*/
                { 16,   0,  16 STR_DSCP("PAUSE_QUANTA_CFG")}, /*XGMAC3_XGMAC_CONFIG1_PAUSE_QUANTA_CFG*/
                {  1,   0,   6 STR_DSCP("PREAMBLE4_BYTES")}, /*XGMAC3_XGMAC_CONFIG1_PREAMBLE4_BYTES*/
                {  1,   0,   0 STR_DSCP("RX_ENABLE")}, /*XGMAC3_XGMAC_CONFIG1_RX_ENABLE*/
                {  1,   0,   1 STR_DSCP("TX_ENABLE")}, /*XGMAC3_XGMAC_CONFIG1_TX_ENABLE*/
                {  1,   0,   7 STR_DSCP("XGMAC_LOOPBACK_EN")}, /*XGMAC3_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN*/
};

static fields_t xgmac3_xgmac_config2_reg_field[] = {
                {  4,   0,  12 STR_DSCP("BUF_FIFO_ALMOST_EMPTY_THRESHOLD")}, /*XGMAC3_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD*/
                {  4,   0,   0 STR_DSCP("BUF_FIFO_ALMOST_FULL_THRESHOLD")}, /*XGMAC3_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD*/
                {  4,   0,   4 STR_DSCP("DELETE_THRESHOLD")}, /*XGMAC3_XGMAC_CONFIG2_DELETE_THRESHOLD*/
                {  4,   0,   8 STR_DSCP("INSERT_THRESHOLD")}, /*XGMAC3_XGMAC_CONFIG2_INSERT_THRESHOLD*/
                { 16,   0,  16 STR_DSCP("MAC_SA_CFG47_TO32")}, /*XGMAC3_XGMAC_CONFIG2_MAC_SA_CFG47_TO32*/
};

static fields_t xgmac3_xgmac_config3_reg_field[] = {
                { 32,   0,   0 STR_DSCP("MAC_SA_CFG31_TO0")}, /*XGMAC3_XGMAC_CONFIG3_MAC_SA_CFG31_TO0*/
};

static fields_t xgmac3_xgmac_config4_reg_field[] = {
                {  1,   0,  25 STR_DSCP("CRC_ENABLE")}, /*XGMAC3_XGMAC_CONFIG4_CRC_ENABLE*/
                {  1,   0,   6 STR_DSCP("CRC_ERROR_MASK")}, /*XGMAC3_XGMAC_CONFIG4_CRC_ERROR_MASK*/
                {  1,   0,  27 STR_DSCP("FORCE_REALIGN")}, /*XGMAC3_XGMAC_CONFIG4_FORCE_REALIGN*/
                {  1,   0,  24 STR_DSCP("FORCE_SIGNAL_DETECT")}, /*XGMAC3_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT*/
                {  1,   0,  26 STR_DSCP("FORCE_SYNC")}, /*XGMAC3_XGMAC_CONFIG4_FORCE_SYNC*/
                {  6,   0,   0 STR_DSCP("FULL_THRESHOLD")}, /*XGMAC3_XGMAC_CONFIG4_FULL_THRESHOLD*/
                {  1,   0,  29 STR_DSCP("IGNORE_LOCAL_FAULT")}, /*XGMAC3_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT*/
                {  1,   0,  30 STR_DSCP("IGNORE_REMOTE_FAULT")}, /*XGMAC3_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT*/
                {  1,   0,  31 STR_DSCP("MUX_PORT_ENABLE")}, /*XGMAC3_XGMAC_CONFIG4_MUX_PORT_ENABLE*/
                {  1,   0,  28 STR_DSCP("PAD_ENABLE")}, /*XGMAC3_XGMAC_CONFIG4_PAD_ENABLE*/
                {  1,   0,  16 STR_DSCP("PAUSE_ERROR_MASK_OFF")}, /*XGMAC3_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF*/
                {  1,   0,  23 STR_DSCP("PAUSE_OFF_ENABLE")}, /*XGMAC3_XGMAC_CONFIG4_PAUSE_OFF_ENABLE*/
                {  1,   0,  21 STR_DSCP("SERDES_RX_BYTE_SWAP")}, /*XGMAC3_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP*/
                {  1,   0,  20 STR_DSCP("SERDES_TX_BYTE_SWAP")}, /*XGMAC3_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP*/
                {  1,   0,  22 STR_DSCP("SIG_DET_ACTIVE_VALUE")}, /*XGMAC3_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE*/
                {  6,   0,   8 STR_DSCP("TX_THRESHOLD")}, /*XGMAC3_XGMAC_CONFIG4_TX_THRESHOLD*/
};

static fields_t xgmac3_xgmac_soft_rst_reg_field[] = {
                {  1,   0,   2 STR_DSCP("MDIO_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_MDIO_SOFT_RST*/
                {  1,   0,   1 STR_DSCP("PCS_RX_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_PCS_RX_SOFT_RST*/
                {  1,   0,   0 STR_DSCP("PCS_TX_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_PCS_TX_SOFT_RST*/
                {  1,   0,   4 STR_DSCP("SERDES_RX0_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST*/
                {  1,   0,   5 STR_DSCP("SERDES_RX1_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST*/
                {  1,   0,   6 STR_DSCP("SERDES_RX2_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST*/
                {  1,   0,   7 STR_DSCP("SERDES_RX3_SOFT_RST")}, /*XGMAC3_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST*/
};

static fields_t xgmac3_xgmac_dbg1_reg_field[] = {
                {  1,   0,  20 STR_DSCP("ALIGN_STATUS")}, /*XGMAC3_XGMAC_DBG1_ALIGN_STATUS*/
                {  2,   0,   4 STR_DSCP("LINK_FAULT_STATE")}, /*XGMAC3_XGMAC_DBG1_LINK_FAULT_STATE*/
                {  2,   0,   0 STR_DSCP("LINK_FAULT_TYPE")}, /*XGMAC3_XGMAC_DBG1_LINK_FAULT_TYPE*/
                {  1,   0,  21 STR_DSCP("PAUSE_STATE")}, /*XGMAC3_XGMAC_DBG1_PAUSE_STATE*/
                {  3,   0,   6 STR_DSCP("PCS_TX_STATE")}, /*XGMAC3_XGMAC_DBG1_PCS_TX_STATE*/
                {  2,   0,  22 STR_DSCP("PKT_TX_STATE")}, /*XGMAC3_XGMAC_DBG1_PKT_TX_STATE*/
                {  1,   0,   3 STR_DSCP("PKT_WITH_NO_SOP")}, /*XGMAC3_XGMAC_DBG1_PKT_WITH_NO_SOP*/
                {  8,   0,  24 STR_DSCP("STATS_RAM_PARITY_ERROR_ADDR")}, /*XGMAC3_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR*/
                {  4,   0,  16 STR_DSCP("SYNC_STATUS")}, /*XGMAC3_XGMAC_DBG1_SYNC_STATUS*/
                {  2,   0,  10 STR_DSCP("XGMII_RX_STATE")}, /*XGMAC3_XGMAC_DBG1_XGMII_RX_STATE*/
                {  2,   0,  12 STR_DSCP("XGMII_TX_STATE")}, /*XGMAC3_XGMAC_DBG1_XGMII_TX_STATE*/
};

static fields_t xgmac3_xgmac_mdio_rd_data_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_MDIO_RD_DATA")}, /*XGMAC3_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA*/
};

static fields_t xgmac3_xgmac_stretch_mode_reg_field[] = {
                {  4,   0,  12 STR_DSCP("IFS_STRETCH_COUNT_INIT")}, /*XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT*/
                {  1,   0,   0 STR_DSCP("IFS_STRETCH_MODE")}, /*XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE*/
                {  4,   0,   4 STR_DSCP("IFS_STRETCH_RATIO")}, /*XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO*/
                {  4,   0,   8 STR_DSCP("IFS_STRETCH_SIZE_INIT")}, /*XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT*/
};

static fields_t xgmac3_xgmac_stats_mtu1_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU1")}, /*XGMAC3_XGMAC_STATS_MTU1_PACKET_LEN_MTU1*/
};

static fields_t xgmac3_xgmac_stats_mtu2_reg_field[] = {
                { 14,   0,   0 STR_DSCP("PACKET_LEN_MTU2")}, /*XGMAC3_XGMAC_STATS_MTU2_PACKET_LEN_MTU2*/
};

static fields_t xgmac3_xgmac_stats_config_reg_field[] = {
                {  1,   0,   0 STR_DSCP("CLEAR_ON_READ")}, /*XGMAC3_XGMAC_STATS_CONFIG_CLEAR_ON_READ*/
                {  1,   0,   2 STR_DSCP("INCR_HOLD")}, /*XGMAC3_XGMAC_STATS_CONFIG_INCR_HOLD*/
                {  1,   0,   1 STR_DSCP("INCR_SATURATE")}, /*XGMAC3_XGMAC_STATS_CONFIG_INCR_SATURATE*/
};

static fields_t xgmac3_xgmac_stats_init_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC3_XGMAC_STATS_INIT_XGMAC_INIT*/
};

static fields_t xgmac3_xgmac_stats_init_done_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_INIT")}, /*XGMAC3_XGMAC_STATS_INIT_DONE_XGMAC_INIT*/
};

static fields_t xgmac3_xgmac_deskew_fifo_config_reg_field[] = {
                {  4,   0,  16 STR_DSCP("DESKEW_FIFO_DEPTH_CFG")}, /*XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG*/
                { 16,   0,   0 STR_DSCP("DESKEW_MASK")}, /*XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK*/
};

static fields_t xgmac3_xgmac_config5_reg_field[] = {
                {  1,   0,  28 STR_DSCP("BUF_STORE_STALL_MASK")}, /*XGMAC3_XGMAC_CONFIG5_BUF_STORE_STALL_MASK*/
                {  1,   0,  31 STR_DSCP("KEEP_BAY_HDR")}, /*XGMAC3_XGMAC_CONFIG5_KEEP_BAY_HDR*/
                {  2,   0,  29 STR_DSCP("MDIO_IN_DLY")}, /*XGMAC3_XGMAC_CONFIG5_MDIO_IN_DLY*/
                { 24,   0,   0 STR_DSCP("PAUSE_TIMER_CFG")}, /*XGMAC3_XGMAC_CONFIG5_PAUSE_TIMER_CFG*/
};

static fields_t xgmac3_xgmac_interrupt_status_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_SET")}, /*XGMAC3_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET*/
};

static fields_t xgmac3_xgmac_interrupt_status_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("VALUE_RESET")}, /*XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET*/
};

static fields_t xgmac3_xgmac_interrupt_mask_set_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_SET")}, /*XGMAC3_XGMAC_INTERRUPT_MASK_SET_MASK_SET*/
};

static fields_t xgmac3_xgmac_interrupt_mask_reset_reg_field[] = {
                { 17,   0,   0 STR_DSCP("MASK_RESET")}, /*XGMAC3_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET*/
};

static fields_t xgmac3_xgmac_prbs_cfg_reg_field[] = {
                {  1,   0,   1 STR_DSCP("PCS_CFG_PRBS_ENABLE")}, /*XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE*/
                {  1,   0,   0 STR_DSCP("PCS_CFG_PRBS_RST")}, /*XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST*/
                {  1,   0,   2 STR_DSCP("PCS_CFG_PRBS_USE_PRBS7")}, /*XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7*/
                {  2,   0,   4 STR_DSCP("PCS_CFG_TEST_PATTERN")}, /*XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN*/
};

static fields_t xgmac3_xgmac_prbs_err_cnt0_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT0")}, /*XGMAC3_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0*/
};

static fields_t xgmac3_xgmac_prbs_err_cnt1_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT1")}, /*XGMAC3_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1*/
};

static fields_t xgmac3_xgmac_prbs_err_cnt2_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT2")}, /*XGMAC3_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2*/
};

static fields_t xgmac3_xgmac_prbs_err_cnt3_reg_field[] = {
                {  4,   0,   0 STR_DSCP("PRBS_ERR_CNT3")}, /*XGMAC3_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3*/
};

static fields_t xgmac3_xgmac8_b10b_err_cnt_reg_field[] = {
                {  4,   0,   0 STR_DSCP("CODE_ERR_CNT0")}, /*XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0*/
                {  4,   0,   8 STR_DSCP("CODE_ERR_CNT1")}, /*XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1*/
                {  4,   0,  16 STR_DSCP("CODE_ERR_CNT2")}, /*XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2*/
                {  4,   0,  24 STR_DSCP("CODE_ERR_CNT3")}, /*XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3*/
};

static fields_t xgmac3_xgmac_tp_id_reg_field[] = {
                { 16,   0,   0 STR_DSCP("XGMAC_TP_ID")}, /*XGMAC3_XGMAC_TP_ID_XGMAC_TP_ID*/
};

static fields_t xgmac3_xgmac_use_orginal_cos_reg_field[] = {
                {  1,   0,   0 STR_DSCP("USE_ORIGINAL_COS")}, /*XGMAC3_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS*/
};

static fields_t xgmac3_xgmac_priority_map_reg_field[] = {
                { 32,   0,   0 STR_DSCP("PRIORITY_MAP0")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP0*/
                { 32,   1,   0 STR_DSCP("PRIORITY_MAP1")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP1*/
                { 32,   2,   0 STR_DSCP("PRIORITY_MAP2")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP2*/
                { 32,   3,   0 STR_DSCP("PRIORITY_MAP3")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP3*/
                { 32,   4,   0 STR_DSCP("PRIORITY_MAP4")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP4*/
                { 32,   5,   0 STR_DSCP("PRIORITY_MAP5")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP5*/
                { 32,   6,   0 STR_DSCP("PRIORITY_MAP6")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP6*/
                { 32,   7,   0 STR_DSCP("PRIORITY_MAP7")}, /*XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP7*/
};

static fields_t xgmac3_xgmac_gen_pkt_reg_field[] = {
                {  1,   0,   1 STR_DSCP("AUTO_BURST")}, /*XGMAC3_XGMAC_GEN_PKT_AUTO_BURST*/
                { 12,   0,   4 STR_DSCP("AUTO_BURST_PKT_NUM")}, /*XGMAC3_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM*/
                {  1,   0,   3 STR_DSCP("AUTO_PAYLOAD_INC")}, /*XGMAC3_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC*/
                {  1,   0,   0 STR_DSCP("AUTO_PKT_GEN")}, /*XGMAC3_XGMAC_GEN_PKT_AUTO_PKT_GEN*/
                { 14,   0,  16 STR_DSCP("AUTO_PKT_LEN")}, /*XGMAC3_XGMAC_GEN_PKT_AUTO_PKT_LEN*/
                {  1,   0,   2 STR_DSCP("AUTO_RANDOM_LEN")}, /*XGMAC3_XGMAC_GEN_PKT_AUTO_RANDOM_LEN*/
};

static fields_t xgmac3_xgmac_payload_reg_field[] = {
                { 16,   6,   0 STR_DSCP("MAC_DA_CFG15_0")}, /*XGMAC3_XGMAC_PAYLOAD_MAC_DA_CFG15_0*/
                { 32,   5,   0 STR_DSCP("MAC_DA_CFG47_16")}, /*XGMAC3_XGMAC_PAYLOAD_MAC_DA_CFG47_16*/
                { 32,   0,   0 STR_DSCP("PKTD_WORD8")}, /*XGMAC3_XGMAC_PAYLOAD_PKTD_WORD8*/
                { 32,   1,   0 STR_DSCP("PKTD_WORD9")}, /*XGMAC3_XGMAC_PAYLOAD_PKTD_WORD9*/
                { 32,   2,   0 STR_DSCP("PKTD_WORD10")}, /*XGMAC3_XGMAC_PAYLOAD_PKTD_WORD10*/
                { 32,   3,   0 STR_DSCP("PKTD_WORD11")}, /*XGMAC3_XGMAC_PAYLOAD_PKTD_WORD11*/
                { 32,   4,   0 STR_DSCP("PKTD_WORD12")}, /*XGMAC3_XGMAC_PAYLOAD_PKTD_WORD12*/
};

static fields_t xgmac3_xgmac_drain_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("XGMAC_DRAIN_EN")}, /*XGMAC3_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN*/
};

static fields_t xgmac3_xgmac_mdio_cmd_status_reg_field[] = {
                {  1,   0,   0 STR_DSCP("MDIO_CMD_DONE")}, /*XGMAC3_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE*/
};

static fields_t xgmac3_xgmac_mdio_cfg_reg_field[] = {
                {  5,   0,   8 STR_DSCP("MDIO_GMAC_PRE")}, /*XGMAC3_XGMAC_MDIO_CFG_MDIO_GMAC_PRE*/
                {  1,   0,  16 STR_DSCP("MDIO_STATUS_MODE")}, /*XGMAC3_XGMAC_MDIO_CFG_MDIO_STATUS_MODE*/
                {  5,   0,   0 STR_DSCP("MDIO_XGMAC_PRE")}, /*XGMAC3_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE*/
};

static fields_t xgmac3_xgmac_ptp_en_reg_field[] = {
                {  1,   0,   0 STR_DSCP("PTP_EN")}, /*XGMAC3_XGMAC_PTP_EN_PTP_EN*/
                {  1,   0,   1 STR_DSCP("TX_PTP_ERROR_EN")}, /*XGMAC3_XGMAC_PTP_EN_TX_PTP_ERROR_EN*/
};

static fields_t xgmac3_xgmac_ptp_status_reg_field[] = {
                {  1,   0,   1 STR_DSCP("RX_TS_COLLISION")}, /*XGMAC3_XGMAC_PTP_STATUS_RX_TS_COLLISION*/
                {  1,   0,   0 STR_DSCP("RX_TS_NOT_RDY")}, /*XGMAC3_XGMAC_PTP_STATUS_RX_TS_NOT_RDY*/
                {  1,   0,   3 STR_DSCP("TX_TS_COLLISION")}, /*XGMAC3_XGMAC_PTP_STATUS_TX_TS_COLLISION*/
                {  1,   0,   2 STR_DSCP("TX_TS_NOT_RDY")}, /*XGMAC3_XGMAC_PTP_STATUS_TX_TS_NOT_RDY*/
};

static fields_t buf_retrv_pkt_msg_mem_tbl_field[] = {
                {  7,   0,   0 STR_DSCP("DATA0")}, /*BUF_RETRV_PKT_MSG_MEM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*BUF_RETRV_PKT_MSG_MEM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*BUF_RETRV_PKT_MSG_MEM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*BUF_RETRV_PKT_MSG_MEM_DATA3*/
};

static fields_t buf_retrv_buf_ram_tbl_field[] = {
                { 25,   0,   0 STR_DSCP("DATA0")}, /*BUF_RETRV_BUF_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*BUF_RETRV_BUF_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*BUF_RETRV_BUF_RAM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*BUF_RETRV_BUF_RAM_DATA3*/
};

static fields_t buf_retrv_pkt_config_mem_tbl_field[] = {
                { 11,   0,   0 STR_DSCP("PKT_CONFIG_END")}, /*BUF_RETRV_PKT_CONFIG_MEM_PKT_CONFIG_END*/
                { 11,   1,   0 STR_DSCP("PKT_CONFIG_START")}, /*BUF_RETRV_PKT_CONFIG_MEM_PKT_CONFIG_START*/
                {  6,   0,  16 STR_DSCP("PKT_CONFIG_WEIGHT")}, /*BUF_RETRV_PKT_CONFIG_MEM_PKT_CONFIG_WEIGHT*/
};

static fields_t buf_retrv_pkt_status_mem_tbl_field[] = {
                { 11,   0,   0 STR_DSCP("PKT_STATUS_COUNT")}, /*BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_COUNT*/
                { 11,   1,   0 STR_DSCP("PKT_STATUS_HEAD")}, /*BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_HEAD*/
                { 11,   1,  16 STR_DSCP("PKT_STATUS_TAIL")}, /*BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_TAIL*/
                {  6,   0,  16 STR_DSCP("PKT_STATUS_WEIGHT")}, /*BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_WEIGHT*/
};

static fields_t buf_retrv_pkt_park_mem_tbl_field[] = {
                { 29,   0,   0 STR_DSCP("DATA0")}, /*BUF_RETRV_PKT_PARK_MEM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*BUF_RETRV_PKT_PARK_MEM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*BUF_RETRV_PKT_PARK_MEM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*BUF_RETRV_PKT_PARK_MEM_DATA3*/
};

static fields_t buf_retrv_buf_config_mem_tbl_field[] = {
                {  2,   0,  16 STR_DSCP("BUF_CONFIG_BURST_CNT_SEL")}, /*BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_BURST_CNT_SEL*/
                { 11,   1,  16 STR_DSCP("BUF_CONFIG_END")}, /*BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_END*/
                { 11,   1,   0 STR_DSCP("BUF_CONFIG_START")}, /*BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_START*/
                {  6,   0,   0 STR_DSCP("BUF_CONFIG_WEIGHT")}, /*BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_WEIGHT*/
};

static fields_t buf_retrv_buf_status_mem_tbl_field[] = {
                {  1,   0,  31 STR_DSCP("BUF_STATUS1ST_DATA")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS1ST_DATA*/
                { 11,   0,   0 STR_DSCP("BUF_STATUS_COUNT")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_COUNT*/
                {  3,   0,  24 STR_DSCP("BUF_STATUS_DATA_CNT")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_DATA_CNT*/
                { 11,   1,   0 STR_DSCP("BUF_STATUS_HEAD")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_HEAD*/
                {  3,   1,  24 STR_DSCP("BUF_STATUS_OFFSET")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_OFFSET*/
                { 11,   1,  12 STR_DSCP("BUF_STATUS_TAIL")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_TAIL*/
                {  6,   0,  12 STR_DSCP("BUF_STATUS_WEIGHT")}, /*BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_WEIGHT*/
};

static fields_t buf_retrv_credit_mem_tbl_field[] = {
                { 12,   0,   0 STR_DSCP("CREDIT")}, /*BUF_RETRV_CREDIT_MEM_CREDIT*/
};

static fields_t buf_retrv_credit_config_mem_tbl_field[] = {
                {  3,   0,   0 STR_DSCP("CREDIT_CONFIG")}, /*BUF_RETRV_CREDIT_CONFIG_MEM_CREDIT_CONFIG*/
};

static fields_t buf_retrv_exception_mem_tbl_field[] = {
                { 20,   0,   0 STR_DSCP("EXCEPTION_DATA")}, /*BUF_RETRV_EXCEPTION_MEM_EXCEPTION_DATA*/
                {  1,   0,  24 STR_DSCP("EXCEPTION_SUB_INDEX_EN")}, /*BUF_RETRV_EXCEPTION_MEM_EXCEPTION_SUB_INDEX_EN*/
};

static fields_t buf_retrv_buf_credit_mem_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("CREDIT")}, /*BUF_RETRV_BUF_CREDIT_MEM_CREDIT*/
};

static fields_t buf_retrv_buf_credit_config_mem_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("CREDIT_CONFIG")}, /*BUF_RETRV_BUF_CREDIT_CONFIG_MEM_CREDIT_CONFIG*/
};

static fields_t ds_buf_retrv_color_map_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("COLOR_MAP")}, /*DS_BUF_RETRV_COLOR_MAP_COLOR_MAP*/
};

static fields_t met_fifo_priority_map_table_tbl_field[] = {
                {  2,   0,   8 STR_DSCP("DROP_PRECEDENCE")}, /*MET_FIFO_PRIORITY_MAP_TABLE_DROP_PRECEDENCE*/
                {  1,   0,  12 STR_DSCP("MET_FIFO_PRIORITY")}, /*MET_FIFO_PRIORITY_MAP_TABLE_MET_FIFO_PRIORITY*/
                {  6,   0,   0 STR_DSCP("QUEUE_SELECT")}, /*MET_FIFO_PRIORITY_MAP_TABLE_QUEUE_SELECT*/
                {  2,   0,  10 STR_DSCP("RESRC_DROP_PRECEDENCE")}, /*MET_FIFO_PRIORITY_MAP_TABLE_RESRC_DROP_PRECEDENCE*/
};

static fields_t buffer_store_resrc_cnt_tbl_field[] = {
                { 16,   0,   0 STR_DSCP("RESRC_CNT")}, /*BUFFER_STORE_RESRC_CNT_RESRC_CNT*/
};

static fields_t buffer_store_resrc_threshold_tbl_field[] = {
                { 16,   1,   0 STR_DSCP("RESRC_DROP_THRESHOLD0")}, /*BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD0*/
                { 16,   1,  16 STR_DSCP("RESRC_DROP_THRESHOLD1")}, /*BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD1*/
                { 16,   0,   0 STR_DSCP("RESRC_DROP_THRESHOLD2")}, /*BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD2*/
                { 16,   0,  16 STR_DSCP("RESRC_DROP_THRESHOLD3")}, /*BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD3*/
};

static fields_t buf_store_channel_info_ram_tbl_field[] = {
                { 17,   0,   0 STR_DSCP("WORD0")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD0*/
                { 32,   1,   0 STR_DSCP("WORD1")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD1*/
                { 32,   2,   0 STR_DSCP("WORD2")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD2*/
                { 32,   3,   0 STR_DSCP("WORD3")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD3*/
                { 32,   4,   0 STR_DSCP("WORD4")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD4*/
                { 32,   5,   0 STR_DSCP("WORD5")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD5*/
                { 32,   6,   0 STR_DSCP("WORD6")}, /*BUF_STORE_CHANNEL_INFO_RAM_WORD6*/
};

static fields_t buf_store_buf_ptr_tbl_field[] = {
                { 17,   0,   0 STR_DSCP("BUF_PTR")}, /*BUF_STORE_BUF_PTR_BUF_PTR*/
};

static fields_t buffer_store_stall_threshold_tbl_field[] = {
                { 16,   0,  16 STR_DSCP("STALL_HIGH")}, /*BUFFER_STORE_STALL_THRESHOLD_STALL_HIGH*/
                { 16,   0,   0 STR_DSCP("STALL_LOW")}, /*BUFFER_STORE_STALL_THRESHOLD_STALL_LOW*/
};

static fields_t cpumac_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*CPUMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*CPUMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*CPUMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*CPUMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t tcam_int_key_ram_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("KEY0")}, /*TCAM_INT_KEY_RAM_KEY0*/
                { 16,   1,   0 STR_DSCP("KEY1")}, /*TCAM_INT_KEY_RAM_KEY1*/
                { 32,   2,   0 STR_DSCP("KEY2")}, /*TCAM_INT_KEY_RAM_KEY2*/
                { 32,   3,   0 STR_DSCP("KEY3")}, /*TCAM_INT_KEY_RAM_KEY3*/
};

static fields_t tcam_int_mask_ram_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("MASK0")}, /*TCAM_INT_MASK_RAM_MASK0*/
                { 16,   1,   0 STR_DSCP("MASK1")}, /*TCAM_INT_MASK_RAM_MASK1*/
                { 32,   2,   0 STR_DSCP("MASK2")}, /*TCAM_INT_MASK_RAM_MASK2*/
                { 32,   3,   0 STR_DSCP("MASK3")}, /*TCAM_INT_MASK_RAM_MASK3*/
};

static fields_t tcam_ext_key_ram_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("KEY0")}, /*TCAM_EXT_KEY_RAM_KEY0*/
                { 16,   1,   0 STR_DSCP("KEY1")}, /*TCAM_EXT_KEY_RAM_KEY1*/
                { 32,   2,   0 STR_DSCP("KEY2")}, /*TCAM_EXT_KEY_RAM_KEY2*/
                { 32,   3,   0 STR_DSCP("KEY3")}, /*TCAM_EXT_KEY_RAM_KEY3*/
};

static fields_t tcam_ext_mask_ram_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("MASK0")}, /*TCAM_EXT_MASK_RAM_MASK0*/
                { 16,   1,   0 STR_DSCP("MASK1")}, /*TCAM_EXT_MASK_RAM_MASK1*/
                { 32,   2,   0 STR_DSCP("MASK2")}, /*TCAM_EXT_MASK_RAM_MASK2*/
                { 32,   3,   0 STR_DSCP("MASK3")}, /*TCAM_EXT_MASK_RAM_MASK3*/
};

static fields_t int_sram_ram_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("DATA0")}, /*INT_SRAM_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*INT_SRAM_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*INT_SRAM_RAM_DATA2*/
};

static fields_t hash_tab98k_ram_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("DATA0")}, /*HASH_TAB98K_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*HASH_TAB98K_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*HASH_TAB98K_RAM_DATA2*/
};

static fields_t ext_ddr_ram_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("DATA0")}, /*EXT_DDR_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*EXT_DDR_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*EXT_DDR_RAM_DATA2*/
};

static fields_t hash_tab50k_ram_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("DATA0")}, /*HASH_TAB50K_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*HASH_TAB50K_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*HASH_TAB50K_RAM_DATA2*/
};

static fields_t tcam_ext_reg_ram_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("DATA0")}, /*TCAM_EXT_REG_RAM_DATA0*/
                { 16,   1,   0 STR_DSCP("DATA1")}, /*TCAM_EXT_REG_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*TCAM_EXT_REG_RAM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*TCAM_EXT_REG_RAM_DATA3*/
};

static fields_t epe_classification_phb_offset_table_tbl_field[] = {
                {  2,   0,  30 STR_DSCP("OFFSET0")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET0*/
                {  2,   0,  28 STR_DSCP("OFFSET1")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET1*/
                {  2,   0,  26 STR_DSCP("OFFSET2")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET2*/
                {  2,   0,  24 STR_DSCP("OFFSET3")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET3*/
                {  2,   0,  22 STR_DSCP("OFFSET4")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET4*/
                {  2,   0,  20 STR_DSCP("OFFSET5")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET5*/
                {  2,   0,  18 STR_DSCP("OFFSET6")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET6*/
                {  2,   0,  16 STR_DSCP("OFFSET7")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET7*/
                {  2,   0,  14 STR_DSCP("OFFSET8")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET8*/
                {  2,   0,  12 STR_DSCP("OFFSET9")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET9*/
                {  2,   0,  10 STR_DSCP("OFFSET10")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET10*/
                {  2,   0,   8 STR_DSCP("OFFSET11")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET11*/
                {  2,   0,   6 STR_DSCP("OFFSET12")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET12*/
                {  2,   0,   4 STR_DSCP("OFFSET13")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET13*/
                {  2,   0,   2 STR_DSCP("OFFSET14")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET14*/
                {  2,   0,   0 STR_DSCP("OFFSET15")}, /*EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET15*/
};

static fields_t ds_dest_phy_port_tbl_field[] = {
                {  1,   0,  22 STR_DSCP("DEST_DISCARD")}, /*DS_DEST_PHY_PORT_DEST_DISCARD*/
                {  1,   0,  21 STR_DSCP("DISCARD_NON8023_OAM")}, /*DS_DEST_PHY_PORT_DISCARD_NON8023_OAM*/
                { 13,   0,   0 STR_DSCP("GLOBAL_DEST_PORT")}, /*DS_DEST_PHY_PORT_GLOBAL_DEST_PORT*/
                {  1,   0,  18 STR_DSCP("L2_SPAN_EN")}, /*DS_DEST_PHY_PORT_L2_SPAN_EN*/
                {  2,   0,  16 STR_DSCP("L2_SPAN_ID")}, /*DS_DEST_PHY_PORT_L2_SPAN_ID*/
                {  2,   0,  19 STR_DSCP("MUX_PORT_TYPE")}, /*DS_DEST_PHY_PORT_MUX_PORT_TYPE*/
                {  1,   0,  23 STR_DSCP("RANDOM_LOG_EN")}, /*DS_DEST_PHY_PORT_RANDOM_LOG_EN*/
                { 15,   1,   0 STR_DSCP("RANDOM_THRESHOLD")}, /*DS_DEST_PHY_PORT_RANDOM_THRESHOLD*/
};

static fields_t epe_hdr_edit_l2_edit_loopback_ram_tbl_field[] = {
                { 22,   1,   0 STR_DSCP("LB_DEST_MAP")}, /*EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_DEST_MAP*/
                {  1,   1,  22 STR_DSCP("LB_LENGTH_ADJUST_TYPE")}, /*EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_LENGTH_ADJUST_TYPE*/
                {  1,   3,  20 STR_DSCP("LB_NEXT_HOP_EXT")}, /*EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_NEXT_HOP_EXT*/
                { 20,   3,   0 STR_DSCP("LB_NEXT_HOP_PTR")}, /*EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_NEXT_HOP_PTR*/
                {  1,   0,   3 STR_DSCP("PARITY0")}, /*EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_PARITY0*/
                {  1,   2,   3 STR_DSCP("PARITY1")}, /*EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_PARITY1*/
};

static fields_t epe_header_edit_sgmac_priority_map_mem_tbl_field[] = {
                {  2,   0,   8 STR_DSCP("DP")}, /*EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_DP*/
                {  4,   0,   0 STR_DSCP("TC")}, /*EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_TC*/
};

static fields_t epe_hdr_edit_discard_type_stats_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("DISCARD_COUNT")}, /*EPE_HDR_EDIT_DISCARD_TYPE_STATS_DISCARD_COUNT*/
};

static fields_t ds_l3_edit_tunnel_v6_ip_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("IP_SA31_TO0")}, /*DS_L3_EDIT_TUNNEL_V6_IP_IP_SA31_TO0*/
                { 32,   2,   0 STR_DSCP("IP_SA63_TO32")}, /*DS_L3_EDIT_TUNNEL_V6_IP_IP_SA63_TO32*/
                { 32,   1,   0 STR_DSCP("IP_SA95_TO64")}, /*DS_L3_EDIT_TUNNEL_V6_IP_IP_SA95_TO64*/
                { 32,   0,   0 STR_DSCP("IP_SA127_TO96")}, /*DS_L3_EDIT_TUNNEL_V6_IP_IP_SA127_TO96*/
};

static fields_t ds_l3_edit_sequence_num_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("SEQ_NUM31_TO0")}, /*DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM31_TO0*/
                { 32,   2,   0 STR_DSCP("SEQ_NUM63_TO32")}, /*DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM63_TO32*/
                { 32,   1,   0 STR_DSCP("SEQ_NUM95_TO64")}, /*DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM95_TO64*/
                { 32,   0,   0 STR_DSCP("SEQ_NUM127_TO96")}, /*DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM127_TO96*/
};

static fields_t ds_l3_edit_tunnel_v4_ip_sa_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("IP_SA")}, /*DS_L3_EDIT_TUNNEL_V4_IP_SA_IP_SA*/
};

static fields_t ds_dest_port_tbl_field[] = {
                {  1,   0,  27 STR_DSCP("BRIDGE_EN")}, /*DS_DEST_PORT_BRIDGE_EN*/
                {  1,   0,  16 STR_DSCP("BRIDGE_L2_MATCH_DISABLE")}, /*DS_DEST_PORT_BRIDGE_L2_MATCH_DISABLE*/
                { 12,   0,   0 STR_DSCP("DEFAULT_VLAN_ID")}, /*DS_DEST_PORT_DEFAULT_VLAN_ID*/
                {  6,   2,   4 STR_DSCP("DEST_PORT_ISOLATION_ID")}, /*DS_DEST_PORT_DEST_PORT_ISOLATION_ID*/
                {  2,   1,   3 STR_DSCP("DOT1Q_EN")}, /*DS_DEST_PORT_DOT1Q_EN*/
                {  1,   0,  19 STR_DSCP("EGRESS_FILTER_EN")}, /*DS_DEST_PORT_EGRESS_FILTER_EN*/
                {  1,   2,   0 STR_DSCP("ETHER_OAM_VALID")}, /*DS_DEST_PORT_ETHER_OAM_VALID*/
                {  1,   0,  21 STR_DSCP("FORCE_IPV4_TO_MAC_KEY")}, /*DS_DEST_PORT_FORCE_IPV4_TO_MAC_KEY*/
                {  1,   0,  23 STR_DSCP("FORCE_IPV6_TO_MAC_KEY")}, /*DS_DEST_PORT_FORCE_IPV6_TO_MAC_KEY*/
                {  2,   1,   0 STR_DSCP("IPG_INDEX")}, /*DS_DEST_PORT_IPG_INDEX*/
                {  1,   0,  29 STR_DSCP("L2_ACL_EN")}, /*DS_DEST_PORT_L2_ACL_EN*/
                {  1,   0,  14 STR_DSCP("L2_ACL_HIGH_PRIORITY")}, /*DS_DEST_PORT_L2_ACL_HIGH_PRIORITY*/
                {  8,   1,  24 STR_DSCP("L2_ACL_LABEL")}, /*DS_DEST_PORT_L2_ACL_LABEL*/
                {  1,   0,  20 STR_DSCP("L2_QOS_HIGH_PRIORITY")}, /*DS_DEST_PORT_L2_QOS_HIGH_PRIORITY*/
                {  8,   1,  16 STR_DSCP("L2_QOS_LABLE")}, /*DS_DEST_PORT_L2_QOS_LABLE*/
                {  1,   0,  28 STR_DSCP("L2_QOS_LOOKUP_EN")}, /*DS_DEST_PORT_L2_QOS_LOOKUP_EN*/
                {  1,   2,  11 STR_DSCP("MCAST_FLOODING_DISABLE")}, /*DS_DEST_PORT_MCAST_FLOODING_DISABLE*/
                {  3,   2,   1 STR_DSCP("MD_LEVEL")}, /*DS_DEST_PORT_MD_LEVEL*/
                {  3,   2,  24 STR_DSCP("PBB_PORT_TYPE")}, /*DS_DEST_PORT_PBB_PORT_TYPE*/
                {  8,   2,  16 STR_DSCP("PIP_MAC_SA")}, /*DS_DEST_PORT_PIP_MAC_SA*/
                {  1,   0,  31 STR_DSCP("PORT_POLICER_VALID")}, /*DS_DEST_PORT_PORT_POLICER_VALID*/
                {  3,   0,  24 STR_DSCP("QOS_DOMAIN")}, /*DS_DEST_PORT_QOS_DOMAIN*/
                {  1,   0,  13 STR_DSCP("REPLACE_COS")}, /*DS_DEST_PORT_REPLACE_COS*/
                {  1,   0,  12 STR_DSCP("REPLACE_DSCP")}, /*DS_DEST_PORT_REPLACE_DSCP*/
                {  1,   0,  18 STR_DSCP("ROUTED_PORT")}, /*DS_DEST_PORT_ROUTED_PORT*/
                {  1,   0,  15 STR_DSCP("STP_CHECK_DISABLE")}, /*DS_DEST_PORT_STP_CHECK_DISABLE*/
                {  2,   1,   5 STR_DSCP("SVLAN_TPID_INDEX")}, /*DS_DEST_PORT_SVLAN_TPID_INDEX*/
                {  1,   0,  30 STR_DSCP("TRANSMIT_EN")}, /*DS_DEST_PORT_TRANSMIT_EN*/
                {  1,   2,  10 STR_DSCP("UCAST_FLOODING_DISABLE")}, /*DS_DEST_PORT_UCAST_FLOODING_DISABLE*/
                {  1,   1,  14 STR_DSCP("UNTAG_DEFAULT_SVLAN")}, /*DS_DEST_PORT_UNTAG_DEFAULT_SVLAN*/
                {  1,   1,   2 STR_DSCP("UNTAG_DEFAULT_VLAN_ID")}, /*DS_DEST_PORT_UNTAG_DEFAULT_VLAN_ID*/
                {  1,   0,  22 STR_DSCP("VLAN_FLOW_POLICER_VALID")}, /*DS_DEST_PORT_VLAN_FLOW_POLICER_VALID*/
                {  1,   1,  15 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_DEST_PORT_VPLS_PORT_TYPE*/
};

static fields_t epe_edit_priority_map_table_tbl_field[] = {
                {  1,   0,  11 STR_DSCP("MAPPED_CFI")}, /*EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_CFI*/
                {  3,   0,   8 STR_DSCP("MAPPED_COS")}, /*EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_COS*/
                {  6,   0,   0 STR_DSCP("MAPPED_DSCP")}, /*EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_DSCP*/
                {  3,   0,  12 STR_DSCP("MAPPED_EXP")}, /*EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_EXP*/
};

static fields_t ds_dest_interface_tbl_field[] = {
                {  1,   0,  29 STR_DSCP("L3_ACL_EN")}, /*DS_DEST_INTERFACE_L3_ACL_EN*/
                {  8,   1,   8 STR_DSCP("L3_ACL_LABEL")}, /*DS_DEST_INTERFACE_L3_ACL_LABEL*/
                {  1,   0,  30 STR_DSCP("L3_ACL_ROUTED_ONLY")}, /*DS_DEST_INTERFACE_L3_ACL_ROUTED_ONLY*/
                {  8,   1,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_DEST_INTERFACE_L3_QOS_LABEL*/
                {  1,   0,  28 STR_DSCP("L3_QOS_LOOKUP_EN")}, /*DS_DEST_INTERFACE_L3_QOS_LOOKUP_EN*/
                {  1,   0,  20 STR_DSCP("L3_SPAN_EN")}, /*DS_DEST_INTERFACE_L3_SPAN_EN*/
                {  2,   0,  18 STR_DSCP("L3_SPAN_ID")}, /*DS_DEST_INTERFACE_L3_SPAN_ID*/
                {  8,   0,   0 STR_DSCP("MAC_SA")}, /*DS_DEST_INTERFACE_MAC_SA*/
                {  2,   0,   8 STR_DSCP("MAC_SA_TYPE")}, /*DS_DEST_INTERFACE_MAC_SA_TYPE*/
                {  8,   0,  10 STR_DSCP("MCAST_TTL_THRESHOLD")}, /*DS_DEST_INTERFACE_MCAST_TTL_THRESHOLD*/
                {  1,   0,  22 STR_DSCP("MTU_CHECK_EN")}, /*DS_DEST_INTERFACE_MTU_CHECK_EN*/
                {  1,   0,  27 STR_DSCP("MTU_EXCEPTION_EN")}, /*DS_DEST_INTERFACE_MTU_EXCEPTION_EN*/
                { 14,   1,  16 STR_DSCP("MTU_SIZE")}, /*DS_DEST_INTERFACE_MTU_SIZE*/
};

static fields_t ds_vpls_port_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_VPLS_PORT_VPLS_PORT_TYPE*/
};

static fields_t epe_next_hop_internal4w_tbl_field[] = {
                {  1,   1,  23 STR_DSCP("BY_PASS_ALL")}, /*EPE_NEXT_HOP_INTERNAL4W_BY_PASS_ALL*/
                {  1,   1,  27 STR_DSCP("COPY_CTAG_COS")}, /*EPE_NEXT_HOP_INTERNAL4W_COPY_CTAG_COS*/
                {  1,   1,  25 STR_DSCP("CVLAN_TAGGED")}, /*EPE_NEXT_HOP_INTERNAL4W_CVLAN_TAGGED*/
                {  1,   3,  15 STR_DSCP("DERIVE_STAG_COS")}, /*EPE_NEXT_HOP_INTERNAL4W_DERIVE_STAG_COS*/
                { 14,   3,  16 STR_DSCP("DEST_VLAN_PTR")}, /*EPE_NEXT_HOP_INTERNAL4W_DEST_VLAN_PTR*/
                { 12,   3,   0 STR_DSCP("L2EDIT_PTR")}, /*EPE_NEXT_HOP_INTERNAL4W_L2EDIT_PTR*/
                {  3,   0,   0 STR_DSCP("L2_REWRITE_TYPE")}, /*EPE_NEXT_HOP_INTERNAL4W_L2_REWRITE_TYPE*/
                { 18,   1,   0 STR_DSCP("L3EDIT_PTR")}, /*EPE_NEXT_HOP_INTERNAL4W_L3EDIT_PTR*/
                {  3,   2,   0 STR_DSCP("L3_REWRITE_TYPE")}, /*EPE_NEXT_HOP_INTERNAL4W_L3_REWRITE_TYPE*/
                {  1,   1,  24 STR_DSCP("MTU_CHECK_EN")}, /*EPE_NEXT_HOP_INTERNAL4W_MTU_CHECK_EN*/
                {  1,   1,  18 STR_DSCP("OUTPUT_CVLAN_ID_VALID")}, /*EPE_NEXT_HOP_INTERNAL4W_OUTPUT_CVLAN_ID_VALID*/
                {  1,   1,  19 STR_DSCP("OUTPUT_SVLAN_ID_VALID")}, /*EPE_NEXT_HOP_INTERNAL4W_OUTPUT_SVLAN_ID_VALID*/
                {  3,   1,  20 STR_DSCP("PAYLOAD_OPERATION")}, /*EPE_NEXT_HOP_INTERNAL4W_PAYLOAD_OPERATION*/
                {  1,   3,  30 STR_DSCP("REPLACE_CTAG_COS")}, /*EPE_NEXT_HOP_INTERNAL4W_REPLACE_CTAG_COS*/
                {  1,   3,  31 STR_DSCP("REPLACE_DSCP")}, /*EPE_NEXT_HOP_INTERNAL4W_REPLACE_DSCP*/
                {  1,   3,  14 STR_DSCP("SERVICE_ACL_QOS_EN")}, /*EPE_NEXT_HOP_INTERNAL4W_SERVICE_ACL_QOS_EN*/
                {  1,   3,  13 STR_DSCP("SERVICE_POLICER_VLD")}, /*EPE_NEXT_HOP_INTERNAL4W_SERVICE_POLICER_VLD*/
                {  1,   1,  31 STR_DSCP("STAG_CFI")}, /*EPE_NEXT_HOP_INTERNAL4W_STAG_CFI*/
                {  3,   1,  28 STR_DSCP("STAG_COS")}, /*EPE_NEXT_HOP_INTERNAL4W_STAG_COS*/
                {  1,   1,  26 STR_DSCP("SVLAN_TAGGED")}, /*EPE_NEXT_HOP_INTERNAL4W_SVLAN_TAGGED*/
                {  1,   3,  12 STR_DSCP("TAGGED_MODE")}, /*EPE_NEXT_HOP_INTERNAL4W_TAGGED_MODE*/
};

static fields_t epe_next_hop_internal8w_tbl_field[] = {
                {  1,   1,  23 STR_DSCP("BY_PASS_ALL")}, /*EPE_NEXT_HOP_INTERNAL8W_BY_PASS_ALL*/
                {  1,   7,  30 STR_DSCP("COMMUNITY_PORT")}, /*EPE_NEXT_HOP_INTERNAL8W_COMMUNITY_PORT*/
                {  1,   1,  27 STR_DSCP("COPY_CTAG_COS")}, /*EPE_NEXT_HOP_INTERNAL8W_COPY_CTAG_COS*/
                {  1,   1,  25 STR_DSCP("CVLAN_TAGGED")}, /*EPE_NEXT_HOP_INTERNAL8W_CVLAN_TAGGED*/
                {  1,   3,  15 STR_DSCP("DERIVE_STAG_COS")}, /*EPE_NEXT_HOP_INTERNAL8W_DERIVE_STAG_COS*/
                { 14,   3,  16 STR_DSCP("DEST_VLAN_PTR")}, /*EPE_NEXT_HOP_INTERNAL8W_DEST_VLAN_PTR*/
                { 12,   3,   0 STR_DSCP("L2EDIT_PTR12TO0")}, /*EPE_NEXT_HOP_INTERNAL8W_L2EDIT_PTR12TO0*/
                {  7,   5,  24 STR_DSCP("L2EDIT_PTR19TO13")}, /*EPE_NEXT_HOP_INTERNAL8W_L2EDIT_PTR19TO13*/
                {  3,   0,   0 STR_DSCP("L2_REWRITE_TYPE")}, /*EPE_NEXT_HOP_INTERNAL8W_L2_REWRITE_TYPE*/
                {  1,   5,  31 STR_DSCP("L3EDIT_PTR18")}, /*EPE_NEXT_HOP_INTERNAL8W_L3EDIT_PTR18*/
                {  1,   4,   0 STR_DSCP("L3EDIT_PTR19")}, /*EPE_NEXT_HOP_INTERNAL8W_L3EDIT_PTR19*/
                { 18,   1,   0 STR_DSCP("L3EDIT_PTR170")}, /*EPE_NEXT_HOP_INTERNAL8W_L3EDIT_PTR170*/
                {  3,   2,   0 STR_DSCP("L3_REWRITE_TYPE")}, /*EPE_NEXT_HOP_INTERNAL8W_L3_REWRITE_TYPE*/
                {  1,   1,  24 STR_DSCP("MTU_CHECK_EN")}, /*EPE_NEXT_HOP_INTERNAL8W_MTU_CHECK_EN*/
                { 12,   5,   0 STR_DSCP("OUTPUT_CVLAN_ID_EXT")}, /*EPE_NEXT_HOP_INTERNAL8W_OUTPUT_CVLAN_ID_EXT*/
                {  1,   1,  18 STR_DSCP("OUTPUT_CVLAN_ID_VALID")}, /*EPE_NEXT_HOP_INTERNAL8W_OUTPUT_CVLAN_ID_VALID*/
                {  1,   4,   1 STR_DSCP("OUTPUT_CVLAN_ID_VALID_EXT")}, /*EPE_NEXT_HOP_INTERNAL8W_OUTPUT_CVLAN_ID_VALID_EXT*/
                { 12,   5,  12 STR_DSCP("OUTPUT_SVLAN_ID_EXT")}, /*EPE_NEXT_HOP_INTERNAL8W_OUTPUT_SVLAN_ID_EXT*/
                {  1,   1,  19 STR_DSCP("OUTPUT_SVLAN_ID_VALID")}, /*EPE_NEXT_HOP_INTERNAL8W_OUTPUT_SVLAN_ID_VALID*/
                {  1,   4,   2 STR_DSCP("OUTPUT_SVLAN_ID_VALID_EXT")}, /*EPE_NEXT_HOP_INTERNAL8W_OUTPUT_SVLAN_ID_VALID_EXT*/
                {  3,   1,  20 STR_DSCP("PAYLOAD_OPERATION")}, /*EPE_NEXT_HOP_INTERNAL8W_PAYLOAD_OPERATION*/
                {  1,   3,  30 STR_DSCP("REPLACE_CTAG_COS")}, /*EPE_NEXT_HOP_INTERNAL8W_REPLACE_CTAG_COS*/
                {  1,   3,  31 STR_DSCP("REPLACE_DSCP")}, /*EPE_NEXT_HOP_INTERNAL8W_REPLACE_DSCP*/
                {  1,   3,  14 STR_DSCP("SERVICE_ACL_QOS_EN")}, /*EPE_NEXT_HOP_INTERNAL8W_SERVICE_ACL_QOS_EN*/
                { 14,   7,  16 STR_DSCP("SERVICE_ID")}, /*EPE_NEXT_HOP_INTERNAL8W_SERVICE_ID*/
                {  1,   6,   0 STR_DSCP("SERVICE_ID_EN")}, /*EPE_NEXT_HOP_INTERNAL8W_SERVICE_ID_EN*/
                {  1,   3,  13 STR_DSCP("SERVICE_POLICER_VALID")}, /*EPE_NEXT_HOP_INTERNAL8W_SERVICE_POLICER_VALID*/
                {  1,   1,  31 STR_DSCP("STAG_CFI")}, /*EPE_NEXT_HOP_INTERNAL8W_STAG_CFI*/
                {  3,   1,  28 STR_DSCP("STAG_COS")}, /*EPE_NEXT_HOP_INTERNAL8W_STAG_COS*/
                {  1,   1,  26 STR_DSCP("SVLAN_TAGGED")}, /*EPE_NEXT_HOP_INTERNAL8W_SVLAN_TAGGED*/
                {  2,   7,  14 STR_DSCP("SVLAN_TPID")}, /*EPE_NEXT_HOP_INTERNAL8W_SVLAN_TPID*/
                {  1,   7,  13 STR_DSCP("SVLAN_TPID_EN")}, /*EPE_NEXT_HOP_INTERNAL8W_SVLAN_TPID_EN*/
                {  1,   3,  12 STR_DSCP("TAGGED_MODE")}, /*EPE_NEXT_HOP_INTERNAL8W_TAGGED_MODE*/
                {  1,   6,   1 STR_DSCP("TUNNEL_MTU_CHECK")}, /*EPE_NEXT_HOP_INTERNAL8W_TUNNEL_MTU_CHECK*/
                {  1,   7,  31 STR_DSCP("TUNNEL_UPDATE_DISABLE")}, /*EPE_NEXT_HOP_INTERNAL8W_TUNNEL_UPDATE_DISABLE*/
                { 13,   7,   0 STR_DSCP("VPLS_DEST_PORT")}, /*EPE_NEXT_HOP_INTERNAL8W_VPLS_DEST_PORT*/
                {  1,   6,   2 STR_DSCP("VPLS_PORT_CHECK")}, /*EPE_NEXT_HOP_INTERNAL8W_VPLS_PORT_CHECK*/
};

static fields_t epe_statsramepephbintf_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT31_TO0_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_BYTE_COUNT31_TO0_EPE_PHB_INTF*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT34_TO32_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_BYTE_COUNT34_TO32_EPE_PHB_INTF*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT36_TO35_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_BYTE_COUNT36_TO35_EPE_PHB_INTF*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT31_TO0_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_PACKET_COUNT31_TO0_EPE_PHB_INTF*/
                {  1,   0,   3 STR_DSCP("PARITY0_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_PARITY0_EPE_PHB_INTF*/
                {  1,   2,   3 STR_DSCP("PARITY1_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_PARITY1_EPE_PHB_INTF*/
                {  1,   0,   2 STR_DSCP("USE_L3_LENGTH_EPE_PHB_INTF")}, /*EPE_STATSRAMEPEPHBINTF_USE_L3_LENGTH_EPE_PHB_INTF*/
};

static fields_t epe_statsramepeportlog_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT31_TO0_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_BYTE_COUNT31_TO0_EPE_PORT_LOG*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT34_TO32_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_BYTE_COUNT34_TO32_EPE_PORT_LOG*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT36_TO35_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_BYTE_COUNT36_TO35_EPE_PORT_LOG*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT31_TO0_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_PACKET_COUNT31_TO0_EPE_PORT_LOG*/
                {  1,   0,   3 STR_DSCP("PARITY0_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_PARITY0_EPE_PORT_LOG*/
                {  1,   2,   3 STR_DSCP("PARITY1_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_PARITY1_EPE_PORT_LOG*/
                {  1,   0,   2 STR_DSCP("USE_L3_LENGTH_EPE_PORT_LOG")}, /*EPE_STATSRAMEPEPORTLOG_USE_L3_LENGTH_EPE_PORT_LOG*/
};

static fields_t epe_statsramepeoverallfwd_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT31_TO0_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_BYTE_COUNT31_TO0_EPE_OVERALL_FWD*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT34_TO32_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_BYTE_COUNT34_TO32_EPE_OVERALL_FWD*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT36_TO35_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_BYTE_COUNT36_TO35_EPE_OVERALL_FWD*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT31_TO0_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_PACKET_COUNT31_TO0_EPE_OVERALL_FWD*/
                {  1,   0,   3 STR_DSCP("PARITY0_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_PARITY0_EPE_OVERALL_FWD*/
                {  1,   2,   3 STR_DSCP("PARITY1_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_PARITY1_EPE_OVERALL_FWD*/
                {  1,   0,   2 STR_DSCP("USE_L3_LENGTH_EPE_OVERALL_FWD")}, /*EPE_STATSRAMEPEOVERALLFWD_USE_L3_LENGTH_EPE_OVERALL_FWD*/
};

static fields_t fabric_cas_info_ram_tbl_field[] = {
                { 27,   0,   0 STR_DSCP("INFO_DATA")}, /*FABRIC_CAS_INFO_RAM_INFO_DATA*/
};

static fields_t fabric_cas_data_ram_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("DATA0")}, /*FABRIC_CAS_DATA_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*FABRIC_CAS_DATA_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*FABRIC_CAS_DATA_RAM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*FABRIC_CAS_DATA_RAM_DATA3*/
                { 32,   4,   0 STR_DSCP("DATA4")}, /*FABRIC_CAS_DATA_RAM_DATA4*/
                { 32,   5,   0 STR_DSCP("DATA5")}, /*FABRIC_CAS_DATA_RAM_DATA5*/
                { 32,   6,   0 STR_DSCP("DATA6")}, /*FABRIC_CAS_DATA_RAM_DATA6*/
                { 32,   7,   0 STR_DSCP("DATA7")}, /*FABRIC_CAS_DATA_RAM_DATA7*/
};

static fields_t fabriccrbcellbu_f0_tbl_field[] = {
                {  8,   8,   0 STR_DSCP("PARITY")}, /*FABRICCRBCELLBU_F0_PARITY*/
                { 32,   0,   0 STR_DSCP("WORD0")}, /*FABRICCRBCELLBU_F0_WORD0*/
                { 32,   1,   0 STR_DSCP("WORD1")}, /*FABRICCRBCELLBU_F0_WORD1*/
                { 32,   2,   0 STR_DSCP("WORD2")}, /*FABRICCRBCELLBU_F0_WORD2*/
                { 32,   3,   0 STR_DSCP("WORD3")}, /*FABRICCRBCELLBU_F0_WORD3*/
                { 32,   4,   0 STR_DSCP("WORD4")}, /*FABRICCRBCELLBU_F0_WORD4*/
                { 32,   5,   0 STR_DSCP("WORD5")}, /*FABRICCRBCELLBU_F0_WORD5*/
                { 32,   6,   0 STR_DSCP("WORD6")}, /*FABRICCRBCELLBU_F0_WORD6*/
                { 32,   7,   0 STR_DSCP("WORD7")}, /*FABRICCRBCELLBU_F0_WORD7*/
};

static fields_t fabriccrbcellbu_f1_tbl_field[] = {
                {  8,   8,   0 STR_DSCP("PARITY")}, /*FABRICCRBCELLBU_F1_PARITY*/
                { 32,   0,   0 STR_DSCP("WORD0")}, /*FABRICCRBCELLBU_F1_WORD0*/
                { 32,   1,   0 STR_DSCP("WORD1")}, /*FABRICCRBCELLBU_F1_WORD1*/
                { 32,   2,   0 STR_DSCP("WORD2")}, /*FABRICCRBCELLBU_F1_WORD2*/
                { 32,   3,   0 STR_DSCP("WORD3")}, /*FABRICCRBCELLBU_F1_WORD3*/
                { 32,   4,   0 STR_DSCP("WORD4")}, /*FABRICCRBCELLBU_F1_WORD4*/
                { 32,   5,   0 STR_DSCP("WORD5")}, /*FABRICCRBCELLBU_F1_WORD5*/
                { 32,   6,   0 STR_DSCP("WORD6")}, /*FABRICCRBCELLBU_F1_WORD6*/
                { 32,   7,   0 STR_DSCP("WORD7")}, /*FABRICCRBCELLBU_F1_WORD7*/
};

static fields_t fabriccrbvalidtabl_e0_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("VALID")}, /*FABRICCRBVALIDTABL_E0_VALID*/
};

static fields_t fabriccrbvalidtabl_e1_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("VALID")}, /*FABRICCRBVALIDTABL_E1_VALID*/
};

static fields_t fabriccrbptrtabl_e0_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("ADDR_PTR")}, /*FABRICCRBPTRTABL_E0_ADDR_PTR*/
};

static fields_t fabriccrbptrtabl_e1_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("ADDR_PTR")}, /*FABRICCRBPTRTABL_E1_ADDR_PTR*/
};

static fields_t fabriccrbcellinfobu_f0_tbl_field[] = {
                { 14,   0,   2 STR_DSCP("CELL_INFOR")}, /*FABRICCRBCELLINFOBU_F0_CELL_INFOR*/
                {  1,   0,  23 STR_DSCP("IDLE_CELL")}, /*FABRICCRBCELLINFOBU_F0_IDLE_CELL*/
                {  2,   0,  21 STR_DSCP("PRIORITY")}, /*FABRICCRBCELLINFOBU_F0_PRIORITY*/
                {  2,   0,   0 STR_DSCP("SEQ_NUM")}, /*FABRICCRBCELLINFOBU_F0_SEQ_NUM*/
                {  5,   0,  16 STR_DSCP("SRC_CHIP_ID")}, /*FABRICCRBCELLINFOBU_F0_SRC_CHIP_ID*/
};

static fields_t fabriccrbcellinfobu_f1_tbl_field[] = {
                { 14,   0,   2 STR_DSCP("CELL_INFOR")}, /*FABRICCRBCELLINFOBU_F1_CELL_INFOR*/
                {  1,   0,  23 STR_DSCP("IDLE_CELL")}, /*FABRICCRBCELLINFOBU_F1_IDLE_CELL*/
                {  2,   0,  21 STR_DSCP("PRIORITY")}, /*FABRICCRBCELLINFOBU_F1_PRIORITY*/
                {  2,   0,   0 STR_DSCP("SEQ_NUM")}, /*FABRICCRBCELLINFOBU_F1_SEQ_NUM*/
                {  5,   0,  16 STR_DSCP("SRC_CHIP_ID")}, /*FABRICCRBCELLINFOBU_F1_SRC_CHIP_ID*/
};

static fields_t fabric_gts_rts_track_ram_tbl_field[] = {
                { 16,   0,   0 STR_DSCP("DATA")}, /*FABRIC_GTS_RTS_TRACK_RAM_DATA*/
};

static fields_t fabricrtscounter_tbl_field[] = {
                { 11,   0,   0 STR_DSCP("COUNT")}, /*FABRICRTSCOUNTER_COUNT*/
};

static fields_t chaninfotable_tbl_field[] = {
                {  9,   0,  16 STR_DSCP("CHAN_CELL_COUNT")}, /*CHANINFOTABLE_CHAN_CELL_COUNT*/
                {  9,   1,   0 STR_DSCP("CHAN_CELL_HEAD")}, /*CHANINFOTABLE_CHAN_CELL_HEAD*/
                {  9,   1,  16 STR_DSCP("CHAN_CELL_TAIL")}, /*CHANINFOTABLE_CHAN_CELL_TAIL*/
                {  3,   0,   0 STR_DSCP("TAIL_CELL_WRITE_OFFSET")}, /*CHANINFOTABLE_TAIL_CELL_WRITE_OFFSET*/
                {  1,   0,   3 STR_DSCP("TWO_FRAG")}, /*CHANINFOTABLE_TWO_FRAG*/
};

static fields_t cellinfotable_tbl_field[] = {
                {  1,   0,   1 STR_DSCP("FIRST_FRAG_EOP")}, /*CELLINFOTABLE_FIRST_FRAG_EOP*/
                {  1,   0,   9 STR_DSCP("FIRST_FRAG_ERROR")}, /*CELLINFOTABLE_FIRST_FRAG_ERROR*/
                {  1,   0,   8 STR_DSCP("FIRST_FRAG_FULL")}, /*CELLINFOTABLE_FIRST_FRAG_FULL*/
                {  3,   0,   4 STR_DSCP("FIRST_FRAG_LENGTH")}, /*CELLINFOTABLE_FIRST_FRAG_LENGTH*/
                {  1,   0,   0 STR_DSCP("FIRST_FRAG_SOP")}, /*CELLINFOTABLE_FIRST_FRAG_SOP*/
                {  1,   0,  17 STR_DSCP("SECOND_FRAG_EOP")}, /*CELLINFOTABLE_SECOND_FRAG_EOP*/
                {  1,   0,  25 STR_DSCP("SECOND_FRAG_ERROR")}, /*CELLINFOTABLE_SECOND_FRAG_ERROR*/
                {  1,   0,  24 STR_DSCP("SECOND_FRAG_FULL")}, /*CELLINFOTABLE_SECOND_FRAG_FULL*/
                {  3,   0,  20 STR_DSCP("SECOND_FRAG_LENGTH")}, /*CELLINFOTABLE_SECOND_FRAG_LENGTH*/
                {  1,   0,  16 STR_DSCP("SECOND_FRAG_SOP")}, /*CELLINFOTABLE_SECOND_FRAG_SOP*/
};

static fields_t celltable_tbl_field[] = {
                {  9,   0,   0 STR_DSCP("CELL_PTR")}, /*CELLTABLE_CELL_PTR*/
};

static fields_t hash_ds_ctl_hash_table_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("DATA31_TO0")}, /*HASH_DS_CTL_HASH_TABLE_DATA31_TO0*/
                {  3,   2,   0 STR_DSCP("DATA34_TO32")}, /*HASH_DS_CTL_HASH_TABLE_DATA34_TO32*/
                { 32,   1,   0 STR_DSCP("DATA66_TO35")}, /*HASH_DS_CTL_HASH_TABLE_DATA66_TO35*/
                {  3,   0,   0 STR_DSCP("DATA69_TO67")}, /*HASH_DS_CTL_HASH_TABLE_DATA69_TO67*/
                {  1,   0,   3 STR_DSCP("PARITY0")}, /*HASH_DS_CTL_HASH_TABLE_PARITY0*/
                {  1,   2,   3 STR_DSCP("PARITY1")}, /*HASH_DS_CTL_HASH_TABLE_PARITY1*/
};

static fields_t ipe_aging_ram_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("AGING_STATUS")}, /*IPE_AGING_RAM_AGING_STATUS*/
};

static fields_t fwdexttable_tbl_field[] = {
                { 16,   0,  16 STR_DSCP("APS_GROUP_ID")}, /*FWDEXTTABLE_APS_GROUP_ID*/
                { 16,   0,   0 STR_DSCP("STATS_PTR")}, /*FWDEXTTABLE_STATS_PTR*/
};

static fields_t apsbridgetable_tbl_field[] = {
                { 22,   1,   0 STR_DSCP("PROTECTING_DEST_MAP")}, /*APSBRIDGETABLE_PROTECTING_DEST_MAP*/
                {  1,   1,  24 STR_DSCP("PROTECTING_EN")}, /*APSBRIDGETABLE_PROTECTING_EN*/
                { 16,   0,   0 STR_DSCP("WORKING_DEST_MAP")}, /*APSBRIDGETABLE_WORKING_DEST_MAP*/
};

static fields_t sequencenumbertable_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("SEQUENCE_NUMBER")}, /*SEQUENCENUMBERTABLE_SEQUENCE_NUMBER*/
};

static fields_t apsselecttable_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("PROTECTING_EN0")}, /*APSSELECTTABLE_PROTECTING_EN0*/
                {  1,   0,   1 STR_DSCP("PROTECTING_EN1")}, /*APSSELECTTABLE_PROTECTING_EN1*/
                {  1,   0,   2 STR_DSCP("PROTECTING_EN2")}, /*APSSELECTTABLE_PROTECTING_EN2*/
                {  1,   0,   3 STR_DSCP("PROTECTING_EN3")}, /*APSSELECTTABLE_PROTECTING_EN3*/
                {  1,   0,   4 STR_DSCP("PROTECTING_EN4")}, /*APSSELECTTABLE_PROTECTING_EN4*/
                {  1,   0,   5 STR_DSCP("PROTECTING_EN5")}, /*APSSELECTTABLE_PROTECTING_EN5*/
                {  1,   0,   6 STR_DSCP("PROTECTING_EN6")}, /*APSSELECTTABLE_PROTECTING_EN6*/
                {  1,   0,   7 STR_DSCP("PROTECTING_EN7")}, /*APSSELECTTABLE_PROTECTING_EN7*/
                {  1,   0,   8 STR_DSCP("PROTECTING_EN8")}, /*APSSELECTTABLE_PROTECTING_EN8*/
                {  1,   0,   9 STR_DSCP("PROTECTING_EN9")}, /*APSSELECTTABLE_PROTECTING_EN9*/
                {  1,   0,  10 STR_DSCP("PROTECTING_EN10")}, /*APSSELECTTABLE_PROTECTING_EN10*/
                {  1,   0,  11 STR_DSCP("PROTECTING_EN11")}, /*APSSELECTTABLE_PROTECTING_EN11*/
                {  1,   0,  12 STR_DSCP("PROTECTING_EN12")}, /*APSSELECTTABLE_PROTECTING_EN12*/
                {  1,   0,  13 STR_DSCP("PROTECTING_EN13")}, /*APSSELECTTABLE_PROTECTING_EN13*/
                {  1,   0,  14 STR_DSCP("PROTECTING_EN14")}, /*APSSELECTTABLE_PROTECTING_EN14*/
                {  1,   0,  15 STR_DSCP("PROTECTING_EN15")}, /*APSSELECTTABLE_PROTECTING_EN15*/
                {  1,   0,  16 STR_DSCP("PROTECTING_EN16")}, /*APSSELECTTABLE_PROTECTING_EN16*/
                {  1,   0,  17 STR_DSCP("PROTECTING_EN17")}, /*APSSELECTTABLE_PROTECTING_EN17*/
                {  1,   0,  18 STR_DSCP("PROTECTING_EN18")}, /*APSSELECTTABLE_PROTECTING_EN18*/
                {  1,   0,  19 STR_DSCP("PROTECTING_EN19")}, /*APSSELECTTABLE_PROTECTING_EN19*/
                {  1,   0,  20 STR_DSCP("PROTECTING_EN20")}, /*APSSELECTTABLE_PROTECTING_EN20*/
                {  1,   0,  21 STR_DSCP("PROTECTING_EN21")}, /*APSSELECTTABLE_PROTECTING_EN21*/
                {  1,   0,  22 STR_DSCP("PROTECTING_EN22")}, /*APSSELECTTABLE_PROTECTING_EN22*/
                {  1,   0,  23 STR_DSCP("PROTECTING_EN23")}, /*APSSELECTTABLE_PROTECTING_EN23*/
                {  1,   0,  24 STR_DSCP("PROTECTING_EN24")}, /*APSSELECTTABLE_PROTECTING_EN24*/
                {  1,   0,  25 STR_DSCP("PROTECTING_EN25")}, /*APSSELECTTABLE_PROTECTING_EN25*/
                {  1,   0,  26 STR_DSCP("PROTECTING_EN26")}, /*APSSELECTTABLE_PROTECTING_EN26*/
                {  1,   0,  27 STR_DSCP("PROTECTING_EN27")}, /*APSSELECTTABLE_PROTECTING_EN27*/
                {  1,   0,  28 STR_DSCP("PROTECTING_EN28")}, /*APSSELECTTABLE_PROTECTING_EN28*/
                {  1,   0,  29 STR_DSCP("PROTECTING_EN29")}, /*APSSELECTTABLE_PROTECTING_EN29*/
                {  1,   0,  30 STR_DSCP("PROTECTING_EN30")}, /*APSSELECTTABLE_PROTECTING_EN30*/
                {  1,   0,  31 STR_DSCP("PROTECTING_EN31")}, /*APSSELECTTABLE_PROTECTING_EN31*/
};

static fields_t discardcount_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("COUNTER")}, /*DISCARDCOUNT_COUNTER*/
};

static fields_t phy_port_map_table_tbl_field[] = {
                {  6,   0,   0 STR_DSCP("LOCAL_PHY_PORT")}, /*PHY_PORT_MAP_TABLE_LOCAL_PHY_PORT*/
};

static fields_t sgmac_tc_map_table_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("COLOR0")}, /*SGMAC_TC_MAP_TABLE_COLOR0*/
                {  2,   0,   8 STR_DSCP("COLOR1")}, /*SGMAC_TC_MAP_TABLE_COLOR1*/
                {  2,   0,  16 STR_DSCP("COLOR2")}, /*SGMAC_TC_MAP_TABLE_COLOR2*/
                {  2,   0,  24 STR_DSCP("COLOR3")}, /*SGMAC_TC_MAP_TABLE_COLOR3*/
                {  6,   0,   2 STR_DSCP("PRIORITY0")}, /*SGMAC_TC_MAP_TABLE_PRIORITY0*/
                {  6,   0,  10 STR_DSCP("PRIORITY1")}, /*SGMAC_TC_MAP_TABLE_PRIORITY1*/
                {  6,   0,  18 STR_DSCP("PRIORITY2")}, /*SGMAC_TC_MAP_TABLE_PRIORITY2*/
                {  6,   0,  26 STR_DSCP("PRIORITY3")}, /*SGMAC_TC_MAP_TABLE_PRIORITY3*/
};

static fields_t ds_phy_port_tbl_field[] = {
                {  1,   0,   7 STR_DSCP("KEEP_VLAN_TAG")}, /*DS_PHY_PORT_KEEP_VLAN_TAG*/
                {  1,   0,  13 STR_DSCP("L2_SPAN_EN")}, /*DS_PHY_PORT_L2_SPAN_EN*/
                {  2,   0,  11 STR_DSCP("L2_SPAN_ID")}, /*DS_PHY_PORT_L2_SPAN_ID*/
                {  1,   0,  14 STR_DSCP("OUTER_VLAN_IS_CVLAN")}, /*DS_PHY_PORT_OUTER_VLAN_IS_CVLAN*/
                {  3,   0,   0 STR_DSCP("PACKET_TYPE")}, /*DS_PHY_PORT_PACKET_TYPE*/
                {  1,   0,   3 STR_DSCP("PACKET_TYPE_VALID")}, /*DS_PHY_PORT_PACKET_TYPE_VALID*/
                {  3,   0,   4 STR_DSCP("PBB_PORT_TYPE")}, /*DS_PHY_PORT_PBB_PORT_TYPE*/
                {  1,   0,  10 STR_DSCP("PTP_EN")}, /*DS_PHY_PORT_PTP_EN*/
                {  1,   0,  31 STR_DSCP("RANDOM_LOG_EN")}, /*DS_PHY_PORT_RANDOM_LOG_EN*/
                { 15,   0,  16 STR_DSCP("RANDOM_THRESHOLD")}, /*DS_PHY_PORT_RANDOM_THRESHOLD*/
                {  1,   0,  15 STR_DSCP("SRC_DISCARD")}, /*DS_PHY_PORT_SRC_DISCARD*/
                {  2,   0,   8 STR_DSCP("SVLAN_TPID_INDEX")}, /*DS_PHY_PORT_SVLAN_TPID_INDEX*/
};

static fields_t ds_protocol_vlan_tbl_field[] = {
                {  1,   0,  14 STR_DSCP("CPU_EXCEPTION_EN")}, /*DS_PROTOCOL_VLAN_CPU_EXCEPTION_EN*/
                {  1,   0,  13 STR_DSCP("DISCARD")}, /*DS_PROTOCOL_VLAN_DISCARD*/
                { 12,   0,   0 STR_DSCP("PROTOCOL_VLAN_ID")}, /*DS_PROTOCOL_VLAN_PROTOCOL_VLAN_ID*/
                {  1,   0,  15 STR_DSCP("PROTOCOL_VLAN_ID_VALID")}, /*DS_PROTOCOL_VLAN_PROTOCOL_VLAN_ID_VALID*/
                {  1,   0,  12 STR_DSCP("REPLACE_TAG_EN")}, /*DS_PROTOCOL_VLAN_REPLACE_TAG_EN*/
};

static fields_t ds_router_mac_tbl_field[] = {
                {  8,   1,   0 STR_DSCP("ROUTER_MAC0_BYTE")}, /*DS_ROUTER_MAC_ROUTER_MAC0_BYTE*/
                {  2,   0,   0 STR_DSCP("ROUTER_MAC0_TYPE")}, /*DS_ROUTER_MAC_ROUTER_MAC0_TYPE*/
                {  8,   1,   8 STR_DSCP("ROUTER_MAC1_BYTE")}, /*DS_ROUTER_MAC_ROUTER_MAC1_BYTE*/
                {  2,   0,   2 STR_DSCP("ROUTER_MAC1_TYPE")}, /*DS_ROUTER_MAC_ROUTER_MAC1_TYPE*/
                {  8,   1,  16 STR_DSCP("ROUTER_MAC2_BYTE")}, /*DS_ROUTER_MAC_ROUTER_MAC2_BYTE*/
                {  2,   0,   4 STR_DSCP("ROUTER_MAC2_TYPE")}, /*DS_ROUTER_MAC_ROUTER_MAC2_TYPE*/
                {  8,   1,  24 STR_DSCP("ROUTER_MAC3_BYTE")}, /*DS_ROUTER_MAC_ROUTER_MAC3_BYTE*/
                {  2,   0,   6 STR_DSCP("ROUTER_MAC3_TYPE")}, /*DS_ROUTER_MAC_ROUTER_MAC3_TYPE*/
};

static fields_t ds_vrf_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("PFM0")}, /*DS_VRF_PFM0*/
                {  2,   0,   2 STR_DSCP("PFM1")}, /*DS_VRF_PFM1*/
                {  2,   0,   4 STR_DSCP("PFM2")}, /*DS_VRF_PFM2*/
                {  2,   0,   6 STR_DSCP("PFM3")}, /*DS_VRF_PFM3*/
};

static fields_t ds_src_port_tbl_field[] = {
                {  1,   0,  13 STR_DSCP("ALLOW_MCAST_MAC_SA")}, /*DS_SRC_PORT_ALLOW_MCAST_MAC_SA*/
                {  1,   0,  27 STR_DSCP("BRIDGE_EN")}, /*DS_SRC_PORT_BRIDGE_EN*/
                {  1,   1,  15 STR_DSCP("DEFAULT_REPLACE_TAG_EN")}, /*DS_SRC_PORT_DEFAULT_REPLACE_TAG_EN*/
                {  3,   3,  20 STR_DSCP("EQUAL_COS_PATH_NUM")}, /*DS_SRC_PORT_EQUAL_COS_PATH_NUM*/
                {  1,   2,  20 STR_DSCP("ETHER_OAM_VALID")}, /*DS_SRC_PORT_ETHER_OAM_VALID*/
                {  1,   1,  13 STR_DSCP("FORCE_ACL_QOS_IPV4_TO_MAC_KEY")}, /*DS_SRC_PORT_FORCE_ACL_QOS_IPV4_TO_MAC_KEY*/
                {  1,   2,  19 STR_DSCP("FORCE_ACL_QOS_IPV6_TO_MAC_KEY")}, /*DS_SRC_PORT_FORCE_ACL_QOS_IPV6_TO_MAC_KEY*/
                {  1,   0,  31 STR_DSCP("INGRESS_FILTERING_EN")}, /*DS_SRC_PORT_INGRESS_FILTERING_EN*/
                {  2,   3,  14 STR_DSCP("IPG_INDEX")}, /*DS_SRC_PORT_IPG_INDEX*/
                {  1,   0,  29 STR_DSCP("L2_ACL_EN")}, /*DS_SRC_PORT_L2_ACL_EN*/
                {  1,   0,  19 STR_DSCP("L2_ACL_HIGH_PRIORITY")}, /*DS_SRC_PORT_L2_ACL_HIGH_PRIORITY*/
                {  8,   1,  24 STR_DSCP("L2_ACL_LABEL")}, /*DS_SRC_PORT_L2_ACL_LABEL*/
                {  1,   1,  12 STR_DSCP("L2_QOS_HIGH_PRIORITY")}, /*DS_SRC_PORT_L2_QOS_HIGH_PRIORITY*/
                {  8,   1,  16 STR_DSCP("L2_QOS_LABEL")}, /*DS_SRC_PORT_L2_QOS_LABEL*/
                {  1,   0,  28 STR_DSCP("L2_QOS_LOOKUP_EN")}, /*DS_SRC_PORT_L2_QOS_LOOKUP_EN*/
                {  1,   1,  14 STR_DSCP("LEARNING_DISABLE")}, /*DS_SRC_PORT_LEARNING_DISABLE*/
                {  1,   0,  30 STR_DSCP("MAC_SECURITY_DISCARD")}, /*DS_SRC_PORT_MAC_SECURITY_DISCARD*/
                {  3,   2,  21 STR_DSCP("MD_LEVEL")}, /*DS_SRC_PORT_MD_LEVEL*/
                {  3,   2,  13 STR_DSCP("OAM_LINK_MAX_MD_LEVEL")}, /*DS_SRC_PORT_OAM_LINK_MAX_MD_LEVEL*/
                {  1,   2,  31 STR_DSCP("OAM_TUNNEL_EN")}, /*DS_SRC_PORT_OAM_TUNNEL_EN*/
                {  8,   0,   0 STR_DSCP("PIP_MAC_SA")}, /*DS_SRC_PORT_PIP_MAC_SA*/
                {  1,   0,   8 STR_DSCP("PORT_CHECK_EN")}, /*DS_SRC_PORT_PORT_CHECK_EN*/
                {  1,   1,   4 STR_DSCP("PORT_CROSS_CONNECT")}, /*DS_SRC_PORT_PORT_CROSS_CONNECT*/
                {  1,   1,   5 STR_DSCP("PORT_POLICER_VALID")}, /*DS_SRC_PORT_PORT_POLICER_VALID*/
                {  1,   2,  30 STR_DSCP("PORT_SECURITY_EN")}, /*DS_SRC_PORT_PORT_SECURITY_EN*/
                {  1,   1,   8 STR_DSCP("PORT_SECURITY_EXCEPTION_EN")}, /*DS_SRC_PORT_PORT_SECURITY_EXCEPTION_EN*/
                {  1,   3,  18 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_SRC_PORT_PRIORITY_PATH_EN*/
                {  1,   0,  12 STR_DSCP("PROTOCOL_VLAN_EN")}, /*DS_SRC_PORT_PROTOCOL_VLAN_EN*/
                {  3,   1,   9 STR_DSCP("QOS_DOMAIN")}, /*DS_SRC_PORT_QOS_DOMAIN*/
                {  3,   0,  20 STR_DSCP("QOS_POLICY")}, /*DS_SRC_PORT_QOS_POLICY*/
                {  1,   0,   9 STR_DSCP("RECEIVE_EN")}, /*DS_SRC_PORT_RECEIVE_EN*/
                {  1,   0,  10 STR_DSCP("ROUTED_PORT")}, /*DS_SRC_PORT_ROUTED_PORT*/
                { 14,   3,   0 STR_DSCP("ROUTED_PORT_VLAN_PTR")}, /*DS_SRC_PORT_ROUTED_PORT_VLAN_PTR*/
                {  1,   0,  11 STR_DSCP("ROUTE_DISABLE")}, /*DS_SRC_PORT_ROUTE_DISABLE*/
                {  6,   2,  24 STR_DSCP("SOURCE_PORT_ISOLATED")}, /*DS_SRC_PORT_SOURCE_PORT_ISOLATED*/
                {  1,   2,  18 STR_DSCP("USE_BTAG_COS")}, /*DS_SRC_PORT_USE_BTAG_COS*/
                {  1,   0,  23 STR_DSCP("USE_OUTER_TTL")}, /*DS_SRC_PORT_USE_OUTER_TTL*/
                {  1,   3,  16 STR_DSCP("USE_STAG_COS")}, /*DS_SRC_PORT_USE_STAG_COS*/
                {  1,   1,   6 STR_DSCP("VLAN_FLOW_POLICER_VALID")}, /*DS_SRC_PORT_VLAN_FLOW_POLICER_VALID*/
                {  4,   1,   0 STR_DSCP("VLAN_TAG_CTL")}, /*DS_SRC_PORT_VLAN_TAG_CTL*/
                {  1,   1,   7 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_SRC_PORT_VPLS_PORT_TYPE*/
                { 13,   2,   0 STR_DSCP("VPLS_SRC_PORT")}, /*DS_SRC_PORT_VPLS_SRC_PORT*/
};

static fields_t ds_phy_port_ext_tbl_field[] = {
                {  1,   2,   3 STR_DSCP("DEFAULT_DEI")}, /*DS_PHY_PORT_EXT_DEFAULT_DEI*/
                {  3,   2,   0 STR_DSCP("DEFAULT_PCP")}, /*DS_PHY_PORT_EXT_DEFAULT_PCP*/
                { 12,   1,  16 STR_DSCP("DEFAULT_VLAN_ID")}, /*DS_PHY_PORT_EXT_DEFAULT_VLAN_ID*/
                {  1,   1,  30 STR_DSCP("DISABLE_USER_ID_IPV4")}, /*DS_PHY_PORT_EXT_DISABLE_USER_ID_IPV4*/
                {  1,   1,  31 STR_DSCP("DISABLE_USER_ID_IPV6")}, /*DS_PHY_PORT_EXT_DISABLE_USER_ID_IPV6*/
                {  1,   0,  29 STR_DSCP("EGRESS_USER_ID_EN")}, /*DS_PHY_PORT_EXT_EGRESS_USER_ID_EN*/
                {  2,   0,  30 STR_DSCP("EGRESS_USER_ID_TYPE")}, /*DS_PHY_PORT_EXT_EGRESS_USER_ID_TYPE*/
                { 16,   2,  16 STR_DSCP("EXCEPTION2_DISCARD")}, /*DS_PHY_PORT_EXT_EXCEPTION2_DISCARD*/
                { 16,   1,   0 STR_DSCP("EXCEPTION2_EN")}, /*DS_PHY_PORT_EXT_EXCEPTION2_EN*/
                {  1,   1,  28 STR_DSCP("FORCE_USER_ID_IPV4_TO_MAC_KEY")}, /*DS_PHY_PORT_EXT_FORCE_USER_ID_IPV4_TO_MAC_KEY*/
                {  1,   1,  29 STR_DSCP("FORCE_USER_ID_IPV6_TO_MAC_KEY")}, /*DS_PHY_PORT_EXT_FORCE_USER_ID_IPV6_TO_MAC_KEY*/
                { 13,   0,   0 STR_DSCP("GLOBAL_SRC_PORT")}, /*DS_PHY_PORT_EXT_GLOBAL_SRC_PORT*/
                {  1,   0,  27 STR_DSCP("OAM_OBEY_USER_ID")}, /*DS_PHY_PORT_EXT_OAM_OBEY_USER_ID*/
                {  1,   0,  26 STR_DSCP("SRC_OUTER_VLAN_IS_SVLAN")}, /*DS_PHY_PORT_EXT_SRC_OUTER_VLAN_IS_SVLAN*/
                {  1,   0,  28 STR_DSCP("SVLAN_KEY_FIRST")}, /*DS_PHY_PORT_EXT_SVLAN_KEY_FIRST*/
                {  1,   0,  24 STR_DSCP("USER_ID_EN")}, /*DS_PHY_PORT_EXT_USER_ID_EN*/
                {  6,   0,  16 STR_DSCP("USER_ID_LABEL")}, /*DS_PHY_PORT_EXT_USER_ID_LABEL*/
                {  2,   0,  22 STR_DSCP("USER_ID_TYPE")}, /*DS_PHY_PORT_EXT_USER_ID_TYPE*/
                {  1,   0,  25 STR_DSCP("USE_DEFAULT_VLAN_LOOKUP")}, /*DS_PHY_PORT_EXT_USE_DEFAULT_VLAN_LOOKUP*/
};

static fields_t ds_src_interface_tbl_field[] = {
                { 16,   1,  16 STR_DSCP("EXCEPTION3_EN")}, /*DS_SRC_INTERFACE_EXCEPTION3_EN*/
                {  1,   0,  15 STR_DSCP("L3_ACL_EN")}, /*DS_SRC_INTERFACE_L3_ACL_EN*/
                {  8,   1,   0 STR_DSCP("L3_ACL_LABEL")}, /*DS_SRC_INTERFACE_L3_ACL_LABEL*/
                {  1,   0,  13 STR_DSCP("L3_ACL_ROUTED_ONLY")}, /*DS_SRC_INTERFACE_L3_ACL_ROUTED_ONLY*/
                {  2,   0,  10 STR_DSCP("L3_IF_TYPE")}, /*DS_SRC_INTERFACE_L3_IF_TYPE*/
                {  8,   1,   8 STR_DSCP("L3_QOS_LABEL")}, /*DS_SRC_INTERFACE_L3_QOS_LABEL*/
                {  1,   0,  14 STR_DSCP("L3_QOS_LOOKUP_EN")}, /*DS_SRC_INTERFACE_L3_QOS_LOOKUP_EN*/
                {  1,   2,   2 STR_DSCP("L3_SPAN_EN")}, /*DS_SRC_INTERFACE_L3_SPAN_EN*/
                {  2,   2,   0 STR_DSCP("L3_SPAN_ID")}, /*DS_SRC_INTERFACE_L3_SPAN_ID*/
                {  1,   0,  23 STR_DSCP("LOOKUP_MODE")}, /*DS_SRC_INTERFACE_LOOKUP_MODE*/
                {  1,   0,  20 STR_DSCP("MPLS_EN")}, /*DS_SRC_INTERFACE_MPLS_EN*/
                {  8,   2,   8 STR_DSCP("MPLS_LABEL_SPACE")}, /*DS_SRC_INTERFACE_MPLS_LABEL_SPACE*/
                {  6,   0,  24 STR_DSCP("PBR_LABEL")}, /*DS_SRC_INTERFACE_PBR_LABEL*/
                {  6,   0,   0 STR_DSCP("ROUTER_MAC_LABEL")}, /*DS_SRC_INTERFACE_ROUTER_MAC_LABEL*/
                {  2,   0,   8 STR_DSCP("ROUTER_MAC_TYPE")}, /*DS_SRC_INTERFACE_ROUTER_MAC_TYPE*/
                {  1,   0,  12 STR_DSCP("ROUTE_ALL_PACKETS")}, /*DS_SRC_INTERFACE_ROUTE_ALL_PACKETS*/
                {  1,   0,  22 STR_DSCP("V4_MCAST_RPF_EN")}, /*DS_SRC_INTERFACE_V4_MCAST_RPF_EN*/
                {  1,   0,  21 STR_DSCP("V6_MCAST_RPF_EN")}, /*DS_SRC_INTERFACE_V6_MCAST_RPF_EN*/
};

static fields_t ds_mpls_ctl_tbl_field[] = {
                {  1,   1,  18 STR_DSCP("INTERFACE_LABEL_VALID")}, /*DS_MPLS_CTL_INTERFACE_LABEL_VALID*/
                {  1,   0,  18 STR_DSCP("INTERFACE_LABEL_VALID_MCAST")}, /*DS_MPLS_CTL_INTERFACE_LABEL_VALID_MCAST*/
                { 12,   1,   0 STR_DSCP("LABEL_BASE")}, /*DS_MPLS_CTL_LABEL_BASE*/
                { 12,   0,   0 STR_DSCP("LABEL_BASE_MCAST")}, /*DS_MPLS_CTL_LABEL_BASE_MCAST*/
                {  4,   1,  12 STR_DSCP("LABEL_SPACE_SIZETYPE")}, /*DS_MPLS_CTL_LABEL_SPACE_SIZETYPE*/
                {  4,   0,  12 STR_DSCP("LABEL_SPACE_SIZETYPE_MCAST")}, /*DS_MPLS_CTL_LABEL_SPACE_SIZETYPE_MCAST*/
                {  2,   1,  16 STR_DSCP("NUM_OF_LABEL")}, /*DS_MPLS_CTL_NUM_OF_LABEL*/
                {  2,   0,  16 STR_DSCP("NUM_OF_LABEL_MCAST")}, /*DS_MPLS_CTL_NUM_OF_LABEL_MCAST*/
};

static fields_t ds_bidi_pim_group_table_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("BIDI_PIM_BLOCK")}, /*DS_BIDI_PIM_GROUP_TABLE_BIDI_PIM_BLOCK*/
};

static fields_t ds_storm_ctl_table_tbl_field[] = {
                {  1,   2,   1 STR_DSCP("EXCEPTION_EN")}, /*DS_STORM_CTL_TABLE_EXCEPTION_EN*/
                { 32,   1,   0 STR_DSCP("RUNNING_COUNT")}, /*DS_STORM_CTL_TABLE_RUNNING_COUNT*/
                {  1,   2,   2 STR_DSCP("STORM_EN")}, /*DS_STORM_CTL_TABLE_STORM_EN*/
                { 32,   0,   0 STR_DSCP("THRESHOLD")}, /*DS_STORM_CTL_TABLE_THRESHOLD*/
                {  1,   2,   0 STR_DSCP("USE_PACKET_COUNT")}, /*DS_STORM_CTL_TABLE_USE_PACKET_COUNT*/
};

static fields_t ipe_ds_pbb_mac_table_tbl_field[] = {
                { 32,   1,   0 STR_DSCP("BMAC_SA_BIT31_TO0")}, /*IPE_DS_PBB_MAC_TABLE_BMAC_SA_BIT31_TO0*/
                { 16,   0,   0 STR_DSCP("BMAC_SA_BIT47_TO32")}, /*IPE_DS_PBB_MAC_TABLE_BMAC_SA_BIT47_TO32*/
                { 13,   0,  16 STR_DSCP("GLOBAL_SRC_PORT")}, /*IPE_DS_PBB_MAC_TABLE_GLOBAL_SRC_PORT*/
};

static fields_t ipe_learning_cache_tbl_field[] = {
                { 32,   5,   0 STR_DSCP("CMAC_SA_LSB")}, /*IPE_LEARNING_CACHE_CMAC_SA_LSB*/
                { 16,   4,   0 STR_DSCP("CMAC_SA_MSB")}, /*IPE_LEARNING_CACHE_CMAC_SA_MSB*/
                { 12,   0,   0 STR_DSCP("CVLAN_ID")}, /*IPE_LEARNING_CACHE_CVLAN_ID*/
                {  3,   1,  13 STR_DSCP("ETHER_OAM_MD_LEVEL")}, /*IPE_LEARNING_CACHE_ETHER_OAM_MD_LEVEL*/
                { 13,   1,   0 STR_DSCP("GLOBAL_SRC_PORT")}, /*IPE_LEARNING_CACHE_GLOBAL_SRC_PORT*/
                {  1,   1,  30 STR_DSCP("IS_ETHER_OAM")}, /*IPE_LEARNING_CACHE_IS_ETHER_OAM*/
                {  1,   1,  31 STR_DSCP("IS_VPLS_SRC_PORT")}, /*IPE_LEARNING_CACHE_IS_VPLS_SRC_PORT*/
                { 32,   3,   0 STR_DSCP("MAC_SA_LSB")}, /*IPE_LEARNING_CACHE_MAC_SA_LSB*/
                { 16,   2,   0 STR_DSCP("MAC_SA_MSB")}, /*IPE_LEARNING_CACHE_MAC_SA_MSB*/
                { 16,   2,  16 STR_DSCP("MAPPED_VLAN_ID")}, /*IPE_LEARNING_CACHE_MAPPED_VLAN_ID*/
                { 12,   1,  16 STR_DSCP("SVLAN_ID")}, /*IPE_LEARNING_CACHE_SVLAN_ID*/
};

static fields_t ipe_classification_dscp_map_table_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("DSCP_COLOR0")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR0*/
                {  2,   0,   8 STR_DSCP("DSCP_COLOR1")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR1*/
                {  2,   0,  16 STR_DSCP("DSCP_COLOR2")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR2*/
                {  2,   0,  24 STR_DSCP("DSCP_COLOR3")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR3*/
                {  6,   0,   2 STR_DSCP("DSCP_PRIORITY0")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY0*/
                {  6,   0,  10 STR_DSCP("DSCP_PRIORITY1")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY1*/
                {  6,   0,  18 STR_DSCP("DSCP_PRIORITY2")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY2*/
                {  6,   0,  26 STR_DSCP("DSCP_PRIORITY3")}, /*IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY3*/
};

static fields_t ipe_classification_cos_map_table_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("COS_COLOR0")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR0*/
                {  2,   0,   8 STR_DSCP("COS_COLOR1")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR1*/
                {  2,   0,  16 STR_DSCP("COS_COLOR2")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR2*/
                {  2,   0,  24 STR_DSCP("COS_COLOR3")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR3*/
                {  6,   0,   2 STR_DSCP("COS_PRIORITY0")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY0*/
                {  6,   0,  10 STR_DSCP("COS_PRIORITY1")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY1*/
                {  6,   0,  18 STR_DSCP("COS_PRIORITY2")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY2*/
                {  6,   0,  26 STR_DSCP("COS_PRIORITY3")}, /*IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY3*/
};

static fields_t ipe_classification_precedence_map_table_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("PRE_COLOR0")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR0*/
                {  2,   0,   8 STR_DSCP("PRE_COLOR1")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR1*/
                {  2,   0,  16 STR_DSCP("PRE_COLOR2")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR2*/
                {  2,   0,  24 STR_DSCP("PRE_COLOR3")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR3*/
                {  6,   0,   2 STR_DSCP("PRE_PRIORITY0")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY0*/
                {  6,   0,  10 STR_DSCP("PRE_PRIORITY1")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY1*/
                {  6,   0,  18 STR_DSCP("PRE_PRIORITY2")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY2*/
                {  6,   0,  26 STR_DSCP("PRE_PRIORITY3")}, /*IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY3*/
};

static fields_t ipe_mpls_exp_map_table_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("MPLS_COLOR0")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR0*/
                {  2,   0,   8 STR_DSCP("MPLS_COLOR1")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR1*/
                {  2,   0,  16 STR_DSCP("MPLS_COLOR2")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR2*/
                {  2,   0,  24 STR_DSCP("MPLS_COLOR3")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR3*/
                {  6,   0,   2 STR_DSCP("MPLS_PRIORITY0")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY0*/
                {  6,   0,  10 STR_DSCP("MPLS_PRIORITY1")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY1*/
                {  6,   0,  18 STR_DSCP("MPLS_PRIORITY2")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY2*/
                {  6,   0,  26 STR_DSCP("MPLS_PRIORITY3")}, /*IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY3*/
};

static fields_t ipe_statsramipephbintf_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT31_TO0_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_BYTE_COUNT31_TO0_IPE_PHB_INTF*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT34_TO32_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_BYTE_COUNT34_TO32_IPE_PHB_INTF*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT36_TO35_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_BYTE_COUNT36_TO35_IPE_PHB_INTF*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT31_TO0_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_PACKET_COUNT31_TO0_IPE_PHB_INTF*/
                {  1,   0,   3 STR_DSCP("PARITY0_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_PARITY0_IPE_PHB_INTF*/
                {  1,   2,   3 STR_DSCP("PARITY1_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_PARITY1_IPE_PHB_INTF*/
                {  1,   0,   2 STR_DSCP("USE_L3_LENGTH_IPE_PHB_INTF")}, /*IPE_STATSRAMIPEPHBINTF_USE_L3_LENGTH_IPE_PHB_INTF*/
};

static fields_t ipe_statsramipeportlog_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT31_TO0_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_BYTE_COUNT31_TO0_IPE_PORT_LOG*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT34_TO32_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_BYTE_COUNT34_TO32_IPE_PORT_LOG*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT36_TO35_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_BYTE_COUNT36_TO35_IPE_PORT_LOG*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT31_TO0_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_PACKET_COUNT31_TO0_IPE_PORT_LOG*/
                {  1,   0,   3 STR_DSCP("PARITY0_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_PARITY0_IPE_PORT_LOG*/
                {  1,   2,   3 STR_DSCP("PARITY1_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_PARITY1_IPE_PORT_LOG*/
                {  1,   0,   2 STR_DSCP("USE_L3_LENGTH_IPE_PORT_LOG")}, /*IPE_STATSRAMIPEPORTLOG_USE_L3_LENGTH_IPE_PORT_LOG*/
};

static fields_t ipe_statsramipeoverallfwd_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT31_TO0_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_BYTE_COUNT31_TO0_IPE_OVERALL_FWD*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT34_TO32_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_BYTE_COUNT34_TO32_IPE_OVERALL_FWD*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT36_TO35_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_BYTE_COUNT36_TO35_IPE_OVERALL_FWD*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT31_TO0_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_PACKET_COUNT31_TO0_IPE_OVERALL_FWD*/
                {  1,   0,   3 STR_DSCP("PARITY0_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_PARITY0_IPE_OVERALL_FWD*/
                {  1,   2,   3 STR_DSCP("PARITY1_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_PARITY1_IPE_OVERALL_FWD*/
                {  1,   0,   2 STR_DSCP("USE_L3_LENGTH_IPE_OVERALL_FWD")}, /*IPE_STATSRAMIPEOVERALLFWD_USE_L3_LENGTH_IPE_OVERALL_FWD*/
};

static fields_t met_fifo_rcd_ram_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("RCD")}, /*MET_FIFO_RCD_RAM_RCD*/
};

static fields_t met_fifo_msg_ram_tbl_field[] = {
                { 31,   0,   0 STR_DSCP("DATA0")}, /*MET_FIFO_MSG_RAM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*MET_FIFO_MSG_RAM_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*MET_FIFO_MSG_RAM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*MET_FIFO_MSG_RAM_DATA3*/
                { 32,   4,   0 STR_DSCP("DATA4")}, /*MET_FIFO_MSG_RAM_DATA4*/
                { 32,   5,   0 STR_DSCP("DATA5")}, /*MET_FIFO_MSG_RAM_DATA5*/
};

static fields_t ds_met_fifo_excp_tbl_field[] = {
                { 22,   0,   0 STR_DSCP("DEST_MAP")}, /*DS_MET_FIFO_EXCP_DEST_MAP*/
                {  1,   0,  22 STR_DSCP("EXCEPTION_SUB_INDEX_EN")}, /*DS_MET_FIFO_EXCP_EXCEPTION_SUB_INDEX_EN*/
                {  1,   0,  24 STR_DSCP("LENGTH_ADJUST_TYPE")}, /*DS_MET_FIFO_EXCP_LENGTH_ADJUST_TYPE*/
                {  1,   0,  23 STR_DSCP("NEXT_HOP_EXT")}, /*DS_MET_FIFO_EXCP_NEXT_HOP_EXT*/
};

static fields_t ds_aps_bridge_mcast_tbl_field[] = {
                {  1,   0,  31 STR_DSCP("PROTECTING_EN")}, /*DS_APS_BRIDGE_MCAST_PROTECTING_EN*/
                { 12,   0,   0 STR_DSCP("PROTECTING_UCAST_ID")}, /*DS_APS_BRIDGE_MCAST_PROTECTING_UCAST_ID*/
                { 12,   0,  16 STR_DSCP("WORKING_UCAST_ID")}, /*DS_APS_BRIDGE_MCAST_WORKING_UCAST_ID*/
};

static fields_t ds_link_agg_block_mask_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("MASK_HI")}, /*DS_LINK_AGG_BLOCK_MASK_MASK_HI*/
                { 32,   1,   0 STR_DSCP("MASK_LO")}, /*DS_LINK_AGG_BLOCK_MASK_MASK_LO*/
};

static fields_t ds_link_agg_bitmap_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("BLOCK_MASK_EN")}, /*DS_LINK_AGG_BITMAP_BLOCK_MASK_EN*/
                { 32,   1,   0 STR_DSCP("MEMBER_HI")}, /*DS_LINK_AGG_BITMAP_MEMBER_HI*/
                { 32,   2,   0 STR_DSCP("MEMBER_LO")}, /*DS_LINK_AGG_BITMAP_MEMBER_LO*/
};

static fields_t net_rx_channel_info_ram_tbl_field[] = {
                {  1,   0,   5 STR_DSCP("CHANNEL_INFO_DATA_BPDU_STATE")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_BPDU_STATE*/
                {  2,   0,   0 STR_DSCP("CHANNEL_INFO_DATA_BUF_CNT")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_BUF_CNT*/
                {  9,   1,   0 STR_DSCP("CHANNEL_INFO_DATA_CURR_PTR")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_CURR_PTR*/
                {  1,   0,   4 STR_DSCP("CHANNEL_INFO_DATA_DATA_ERROR_SEEN")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_DATA_ERROR_SEEN*/
                {  1,   0,   2 STR_DSCP("CHANNEL_INFO_DATA_ENTRY_OFFSET")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_ENTRY_OFFSET*/
                {  9,   1,   9 STR_DSCP("CHANNEL_INFO_DATA_HEAD_PTR")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_HEAD_PTR*/
                {  1,   0,   3 STR_DSCP("CHANNEL_INFO_DATA_NO_SOP_ERROR_SEEN")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_NO_SOP_ERROR_SEEN*/
                { 14,   1,  18 STR_DSCP("CHANNEL_INFO_DATA_PKT_LEN")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_PKT_LEN*/
                {  1,   0,   6 STR_DSCP("CHANNEL_INFO_DATA_SOB_STATE")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_SOB_STATE*/
                {  1,   0,   7 STR_DSCP("CHANNEL_INFO_DATA_STATE")}, /*NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_STATE*/
};

static fields_t net_rx_link_list_table_tbl_field[] = {
                {  9,   0,   0 STR_DSCP("LINK_LIST_TABLE_WORD")}, /*NET_RX_LINK_LIST_TABLE_LINK_LIST_TABLE_WORD*/
};

static fields_t net_rx_pkt_buf_ram_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("PKT_BUF_WORD0")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD0*/
                { 32,   1,   0 STR_DSCP("PKT_BUF_WORD1")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD1*/
                { 32,   2,   0 STR_DSCP("PKT_BUF_WORD2")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD2*/
                { 32,   3,   0 STR_DSCP("PKT_BUF_WORD3")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD3*/
                { 32,   4,   0 STR_DSCP("PKT_BUF_WORD4")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD4*/
                { 32,   5,   0 STR_DSCP("PKT_BUF_WORD5")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD5*/
                { 32,   6,   0 STR_DSCP("PKT_BUF_WORD6")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD6*/
                { 32,   7,   0 STR_DSCP("PKT_BUF_WORD7")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD7*/
                { 32,   8,   0 STR_DSCP("PKT_BUF_WORD8")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD8*/
                { 32,   9,   0 STR_DSCP("PKT_BUF_WORD9")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD9*/
                { 32,  10,   0 STR_DSCP("PKT_BUF_WORD10")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD10*/
                { 32,  11,   0 STR_DSCP("PKT_BUF_WORD11")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD11*/
                { 32,  12,   0 STR_DSCP("PKT_BUF_WORD12")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD12*/
                { 32,  13,   0 STR_DSCP("PKT_BUF_WORD13")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD13*/
                { 32,  14,   0 STR_DSCP("PKT_BUF_WORD14")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD14*/
                { 32,  15,   0 STR_DSCP("PKT_BUF_WORD15")}, /*NET_RX_PKT_BUF_RAM_PKT_BUF_WORD15*/
};

static fields_t pkt_mem_tbl_field[] = {
                { 32,   2,   0 STR_DSCP("DATA0")}, /*PKT_MEM_DATA0*/
                { 32,   3,   0 STR_DSCP("DATA1")}, /*PKT_MEM_DATA1*/
                { 32,   4,   0 STR_DSCP("DATA2")}, /*PKT_MEM_DATA2*/
                { 32,   5,   0 STR_DSCP("DATA3")}, /*PKT_MEM_DATA3*/
                { 32,   6,   0 STR_DSCP("DATA4")}, /*PKT_MEM_DATA4*/
                { 32,   7,   0 STR_DSCP("DATA5")}, /*PKT_MEM_DATA5*/
                { 32,   8,   0 STR_DSCP("DATA6")}, /*PKT_MEM_DATA6*/
                { 32,   9,   0 STR_DSCP("DATA7")}, /*PKT_MEM_DATA7*/
                { 32,  10,   0 STR_DSCP("DATA8")}, /*PKT_MEM_DATA8*/
                { 32,  11,   0 STR_DSCP("DATA9")}, /*PKT_MEM_DATA9*/
                { 32,  12,   0 STR_DSCP("DATA10")}, /*PKT_MEM_DATA10*/
                { 32,  13,   0 STR_DSCP("DATA11")}, /*PKT_MEM_DATA11*/
                { 32,  14,   0 STR_DSCP("DATA12")}, /*PKT_MEM_DATA12*/
                { 32,  15,   0 STR_DSCP("DATA13")}, /*PKT_MEM_DATA13*/
                { 32,  16,   0 STR_DSCP("DATA14")}, /*PKT_MEM_DATA14*/
                { 32,  17,   0 STR_DSCP("DATA15")}, /*PKT_MEM_DATA15*/
                { 13,   0,   0 STR_DSCP("DATA_INFO")}, /*PKT_MEM_DATA_INFO*/
                { 32,   1,   0 STR_DSCP("PKT_INFO")}, /*PKT_MEM_PKT_INFO*/
};

static fields_t ch_static_info_regs_tbl_field[] = {
                { 11,   0,   0 STR_DSCP("END_PTR")}, /*CH_STATIC_INFO_REGS_END_PTR*/
                {  8,   1,   0 STR_DSCP("FIFO_DEPTH")}, /*CH_STATIC_INFO_REGS_FIFO_DEPTH*/
                { 11,   0,  16 STR_DSCP("START_PTR")}, /*CH_STATIC_INFO_REGS_START_PTR*/
                {  8,   1,  16 STR_DSCP("THRESHOLD")}, /*CH_STATIC_INFO_REGS_THRESHOLD*/
};

static fields_t ch_dynamic_info_regs_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("DATA_UNIT_CNT")}, /*CH_DYNAMIC_INFO_REGS_DATA_UNIT_CNT*/
                {  8,   1,   0 STR_DSCP("LAST_PKT_UNIT_CNT")}, /*CH_DYNAMIC_INFO_REGS_LAST_PKT_UNIT_CNT*/
                { 11,   2,   0 STR_DSCP("RD_PTR")}, /*CH_DYNAMIC_INFO_REGS_RD_PTR*/
                {  1,   2,  31 STR_DSCP("RD_STATE")}, /*CH_DYNAMIC_INFO_REGS_RD_STATE*/
                { 11,   3,   0 STR_DSCP("WR_PTR")}, /*CH_DYNAMIC_INFO_REGS_WR_PTR*/
                {  1,   3,  31 STR_DSCP("WR_STATE")}, /*CH_DYNAMIC_INFO_REGS_WR_STATE*/
};

static fields_t calendar_ctl_tbl_field[] = {
                {  6,   0,   0 STR_DSCP("CAL_ENTRY")}, /*CALENDAR_CTL_CAL_ENTRY*/
};

static fields_t oam_ds_oam_excp_tbl_field[] = {
                { 20,   0,   0 STR_DSCP("NEXT_HOP_PTR")}, /*OAM_DS_OAM_EXCP_NEXT_HOP_PTR*/
};

static fields_t ds_mep_chan_table_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("DATA0")}, /*DS_MEP_CHAN_TABLE_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*DS_MEP_CHAN_TABLE_DATA1*/
                {  4,   2,   0 STR_DSCP("DATA2")}, /*DS_MEP_CHAN_TABLE_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*DS_MEP_CHAN_TABLE_DATA3*/
                {  4,   4,   0 STR_DSCP("DATA4")}, /*DS_MEP_CHAN_TABLE_DATA4*/
                { 32,   5,   0 STR_DSCP("DATA5")}, /*DS_MEP_CHAN_TABLE_DATA5*/
                {  4,   6,   0 STR_DSCP("DATA6")}, /*DS_MEP_CHAN_TABLE_DATA6*/
                { 32,   7,   0 STR_DSCP("DATA7")}, /*DS_MEP_CHAN_TABLE_DATA7*/
};

static fields_t oam_ds_ma_tbl_field[] = {
                {  1,   1,  15 STR_DSCP("APS_EN")}, /*OAM_DS_MA_APS_EN*/
                {  1,   3,  25 STR_DSCP("APS_SIGNAL_FAIL_LOCAL")}, /*OAM_DS_MA_APS_SIGNAL_FAIL_LOCAL*/
                {  1,   3,  24 STR_DSCP("APS_SIGNAL_FAIL_REMOTE")}, /*OAM_DS_MA_APS_SIGNAL_FAIL_REMOTE*/
                {  3,   2,   0 STR_DSCP("CCM_INTERVAL")}, /*OAM_DS_MA_CCM_INTERVAL*/
                {  6,   1,   6 STR_DSCP("DEFECT_PRIORITY")}, /*OAM_DS_MA_DEFECT_PRIORITY*/
                {  3,   3,  21 STR_DSCP("INTF_STATUS")}, /*OAM_DS_MA_INTF_STATUS*/
                {  6,   1,   0 STR_DSCP("MA_ID_LEN")}, /*OAM_DS_MA_MA_ID_LEN*/
                {  2,   0,   1 STR_DSCP("MA_ID_TYPE")}, /*OAM_DS_MA_MA_ID_TYPE*/
                { 15,   1,  16 STR_DSCP("MA_NAME_INDEX")}, /*OAM_DS_MA_MA_NAME_INDEX*/
                {  3,   3,  28 STR_DSCP("MD_LVL")}, /*OAM_DS_MA_MD_LVL*/
                { 20,   3,   0 STR_DSCP("NEXT_HOP_PTR")}, /*OAM_DS_MA_NEXT_HOP_PTR*/
                {  1,   1,  31 STR_DSCP("OAM_TUNNEL_DISABLE")}, /*OAM_DS_MA_OAM_TUNNEL_DISABLE*/
                {  2,   3,  26 STR_DSCP("PORT_STATUS")}, /*OAM_DS_MA_PORT_STATUS*/
                {  3,   1,  12 STR_DSCP("PRIORITY_INDEX")}, /*OAM_DS_MA_PRIORITY_INDEX*/
                {  1,   0,   0 STR_DSCP("TX_UNTAGGED_OAM")}, /*OAM_DS_MA_TX_UNTAGGED_OAM*/
                {  1,   3,  31 STR_DSCP("TX_WITH_INTF_STATUS")}, /*OAM_DS_MA_TX_WITH_INTF_STATUS*/
                {  1,   3,  20 STR_DSCP("TX_WITH_PORT_STATUS")}, /*OAM_DS_MA_TX_WITH_PORT_STATUS*/
};

static fields_t oam_ds_ma_name_tbl_field[] = {
                {  3,   0,   0 STR_DSCP("MA_ID_ICC_INDEX_HI")}, /*OAM_DS_MA_NAME_MA_ID_ICC_INDEX_HI*/
                {  3,   2,   0 STR_DSCP("MA_ID_ICC_INDEX_LO")}, /*OAM_DS_MA_NAME_MA_ID_ICC_INDEX_LO*/
                { 32,   1,   0 STR_DSCP("MA_ID_UMC0")}, /*OAM_DS_MA_NAME_MA_ID_UMC0*/
                { 32,   3,   0 STR_DSCP("MA_ID_UMC1")}, /*OAM_DS_MA_NAME_MA_ID_UMC1*/
};

static fields_t oam_ds_icc_tbl_field[] = {
                { 16,   0,   0 STR_DSCP("ICC_HI")}, /*OAM_DS_ICC_ICC_HI*/
                { 32,   1,   0 STR_DSCP("ICC_LO")}, /*OAM_DS_ICC_ICC_LO*/
};

static fields_t oam_ds_port_property_tbl_field[] = {
                { 14,   0,  16 STR_DSCP("GLOBAL_SRC_PORT")}, /*OAM_DS_PORT_PROPERTY_GLOBAL_SRC_PORT*/
                {  8,   0,   0 STR_DSCP("MAC_SA_BYTE")}, /*OAM_DS_PORT_PROPERTY_MAC_SA_BYTE*/
};

static fields_t oam_ds_defect_priority_tbl_field[] = {
                {  6,   0,   0 STR_DSCP("DEFECT_PRIORITY")}, /*OAM_DS_DEFECT_PRIORITY_DEFECT_PRIORITY*/
};

static fields_t oam_err_cache_tbl_field[] = {
                {  6,   0,   0 STR_DSCP("DEFECT_PRIORITY_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEFECT_PRIORITY_ERR_CACHE0*/
                {  3,   0,  23 STR_DSCP("DEFECT_SUB_TYPE_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEFECT_SUB_TYPE_ERR_CACHE0*/
                {  3,   0,  26 STR_DSCP("DEFECT_TYPE_ERR_CACHE0")}, /*OAM_ERR_CACHE_DEFECT_TYPE_ERR_CACHE0*/
                {  1,   0,  19 STR_DSCP("INTF_STATUS_VALID_ERR_CACHE0")}, /*OAM_ERR_CACHE_INTF_STATUS_VALID_ERR_CACHE0*/
                {  3,   0,  16 STR_DSCP("INTF_STATUS_VALUE_ERR_CACHE0")}, /*OAM_ERR_CACHE_INTF_STATUS_VALUE_ERR_CACHE0*/
                {  1,   0,  29 STR_DSCP("IS_MPLS_ERR_CACHE0")}, /*OAM_ERR_CACHE_IS_MPLS_ERR_CACHE0*/
                { 15,   1,   0 STR_DSCP("MEP_INDEX_ERR_CACHE0")}, /*OAM_ERR_CACHE_MEP_INDEX_ERR_CACHE0*/
                {  1,   0,  22 STR_DSCP("PORT_STATUS_VALID_ERR_CACHE0")}, /*OAM_ERR_CACHE_PORT_STATUS_VALID_ERR_CACHE0*/
                {  2,   0,  20 STR_DSCP("PORT_STATUS_VALUE_ERR_CACHE0")}, /*OAM_ERR_CACHE_PORT_STATUS_VALUE_ERR_CACHE0*/
                { 15,   1,  16 STR_DSCP("RMEP_INDEX_ERR_CACHE0")}, /*OAM_ERR_CACHE_RMEP_INDEX_ERR_CACHE0*/
};

static fields_t pktbuf_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("DATA0")}, /*PKTBUF_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*PKTBUF_DATA1*/
                { 32,   2,   0 STR_DSCP("DATA2")}, /*PKTBUF_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*PKTBUF_DATA3*/
                { 32,   4,   0 STR_DSCP("DATA4")}, /*PKTBUF_DATA4*/
                { 32,   5,   0 STR_DSCP("DATA5")}, /*PKTBUF_DATA5*/
                { 32,   6,   0 STR_DSCP("DATA6")}, /*PKTBUF_DATA6*/
                { 32,   7,   0 STR_DSCP("DATA7")}, /*PKTBUF_DATA7*/
                { 32,   8,   0 STR_DSCP("DATA8")}, /*PKTBUF_DATA8*/
                { 32,   9,   0 STR_DSCP("DATA9")}, /*PKTBUF_DATA9*/
                { 32,  10,   0 STR_DSCP("DATA10")}, /*PKTBUF_DATA10*/
                { 32,  11,   0 STR_DSCP("DATA11")}, /*PKTBUF_DATA11*/
                { 32,  12,   0 STR_DSCP("DATA12")}, /*PKTBUF_DATA12*/
                { 32,  13,   0 STR_DSCP("DATA13")}, /*PKTBUF_DATA13*/
                { 32,  14,   0 STR_DSCP("DATA14")}, /*PKTBUF_DATA14*/
                { 32,  15,   0 STR_DSCP("DATA15")}, /*PKTBUF_DATA15*/
};

static fields_t intprofileram_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("DATA31_TO0")}, /*INTPROFILERAM_DATA31_TO0*/
                {  4,   2,   0 STR_DSCP("DATA35_TO32")}, /*INTPROFILERAM_DATA35_TO32*/
                { 32,   1,   0 STR_DSCP("DATA67_TO36")}, /*INTPROFILERAM_DATA67_TO36*/
                {  4,   0,   0 STR_DSCP("DATA71_TO68")}, /*INTPROFILERAM_DATA71_TO68*/
};

static fields_t extprofileram_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("DATA31_TO0")}, /*EXTPROFILERAM_DATA31_TO0*/
                {  4,   2,   0 STR_DSCP("DATA35_TO32")}, /*EXTPROFILERAM_DATA35_TO32*/
                { 32,   1,   0 STR_DSCP("DATA67_TO36")}, /*EXTPROFILERAM_DATA67_TO36*/
                {  4,   0,   0 STR_DSCP("DATA71_TO68")}, /*EXTPROFILERAM_DATA71_TO68*/
};

static fields_t ram_bist_qdr_tbl_field[] = {
                {  1,   0,  29 STR_DSCP("RAM_ACCESS_READ")}, /*RAM_BIST_QDR_RAM_ACCESS_READ*/
                {  1,   0,  30 STR_DSCP("RAM_ACCESS_VALID")}, /*RAM_BIST_QDR_RAM_ACCESS_VALID*/
                {  1,   0,  28 STR_DSCP("RAM_ACCESS_WRITE")}, /*RAM_BIST_QDR_RAM_ACCESS_WRITE*/
                { 32,   3,   0 STR_DSCP("RAM_DATA31_TO0")}, /*RAM_BIST_QDR_RAM_DATA31_TO0*/
                {  4,   2,   0 STR_DSCP("RAM_DATA35_TO32")}, /*RAM_BIST_QDR_RAM_DATA35_TO32*/
                { 32,   1,   0 STR_DSCP("RAM_DATA67_TO36")}, /*RAM_BIST_QDR_RAM_DATA67_TO36*/
                {  4,   0,   0 STR_DSCP("RAM_DATA71_TO68")}, /*RAM_BIST_QDR_RAM_DATA71_TO68*/
                { 20,   0,   8 STR_DSCP("RAM_READ_ADDRESS")}, /*RAM_BIST_QDR_RAM_READ_ADDRESS*/
                { 20,   2,   8 STR_DSCP("RAM_WRITE_ADDRESS")}, /*RAM_BIST_QDR_RAM_WRITE_ADDRESS*/
};

static fields_t ram_qdr_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("RAM_DATA31_TO0")}, /*RAM_QDR_RAM_DATA31_TO0*/
                {  4,   2,   0 STR_DSCP("RAM_DATA35_TO32")}, /*RAM_QDR_RAM_DATA35_TO32*/
                { 32,   1,   0 STR_DSCP("RAM_DATA67_TO36")}, /*RAM_QDR_RAM_DATA67_TO36*/
                {  4,   0,   0 STR_DSCP("RAM_DATA71_TO68")}, /*RAM_QDR_RAM_DATA71_TO68*/
};

static fields_t ds_queue_ipg_index_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("IPG_INDEX0")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX0*/
                {  2,   0,   2 STR_DSCP("IPG_INDEX1")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX1*/
                {  2,   0,   4 STR_DSCP("IPG_INDEX2")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX2*/
                {  2,   0,   6 STR_DSCP("IPG_INDEX3")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX3*/
                {  2,   0,   8 STR_DSCP("IPG_INDEX4")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX4*/
                {  2,   0,  10 STR_DSCP("IPG_INDEX5")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX5*/
                {  2,   0,  12 STR_DSCP("IPG_INDEX6")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX6*/
                {  2,   0,  14 STR_DSCP("IPG_INDEX7")}, /*DS_QUEUE_IPG_INDEX_IPG_INDEX7*/
};

static fields_t ds_queue_depth_tbl_field[] = {
                { 16,   0,  16 STR_DSCP("QUEUE_AVG_DEPTH")}, /*DS_QUEUE_DEPTH_QUEUE_AVG_DEPTH*/
                { 16,   0,   0 STR_DSCP("QUEUE_INST_DEPTH")}, /*DS_QUEUE_DEPTH_QUEUE_INST_DEPTH*/
};

static fields_t ds_link_aggregation_tbl_field[] = {
                {  5,   0,  16 STR_DSCP("DEST_CHIP_ID")}, /*DS_LINK_AGGREGATION_DEST_CHIP_ID*/
                {  8,   0,   0 STR_DSCP("DEST_QUEUE")}, /*DS_LINK_AGGREGATION_DEST_QUEUE*/
};

static fields_t ds_queue_drop_profile_id_tbl_field[] = {
                {  1,   0,  28 STR_DSCP("FORCE_RANDOM_DROP0")}, /*DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP0*/
                {  1,   0,  12 STR_DSCP("FORCE_RANDOM_DROP1")}, /*DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP1*/
                {  1,   1,  28 STR_DSCP("FORCE_RANDOM_DROP2")}, /*DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP2*/
                {  1,   1,  12 STR_DSCP("FORCE_RANDOM_DROP3")}, /*DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP3*/
                {  8,   0,  16 STR_DSCP("PROF_ID0")}, /*DS_QUEUE_DROP_PROFILE_ID_PROF_ID0*/
                {  8,   0,   0 STR_DSCP("PROF_ID1")}, /*DS_QUEUE_DROP_PROFILE_ID_PROF_ID1*/
                {  8,   1,  16 STR_DSCP("PROF_ID2")}, /*DS_QUEUE_DROP_PROFILE_ID_PROF_ID2*/
                {  8,   1,   0 STR_DSCP("PROF_ID3")}, /*DS_QUEUE_DROP_PROFILE_ID_PROF_ID3*/
                {  4,   0,  24 STR_DSCP("QUE_DEPTH_WT0")}, /*DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT0*/
                {  4,   0,   8 STR_DSCP("QUE_DEPTH_WT1")}, /*DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT1*/
                {  4,   1,  24 STR_DSCP("QUE_DEPTH_WT2")}, /*DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT2*/
                {  4,   1,   8 STR_DSCP("QUE_DEPTH_WT3")}, /*DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT3*/
};

static fields_t ds_queue_drop_profile_tbl_field[] = {
                {  4,   4,  24 STR_DSCP("FACTOR0")}, /*DS_QUEUE_DROP_PROFILE_FACTOR0*/
                {  4,   4,  16 STR_DSCP("FACTOR1")}, /*DS_QUEUE_DROP_PROFILE_FACTOR1*/
                {  4,   4,   8 STR_DSCP("FACTOR2")}, /*DS_QUEUE_DROP_PROFILE_FACTOR2*/
                {  4,   4,   0 STR_DSCP("FACTOR3")}, /*DS_QUEUE_DROP_PROFILE_FACTOR3*/
                {  1,   5,   0 STR_DSCP("WRED_DROP_MODE")}, /*DS_QUEUE_DROP_PROFILE_WRED_DROP_MODE*/
                { 16,   0,   0 STR_DSCP("WRED_MAX_THRD0")}, /*DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD0*/
                { 16,   1,   0 STR_DSCP("WRED_MAX_THRD1")}, /*DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD1*/
                { 16,   2,   0 STR_DSCP("WRED_MAX_THRD2")}, /*DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD2*/
                { 16,   3,   0 STR_DSCP("WRED_MAX_THRD3")}, /*DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD3*/
                { 16,   0,  16 STR_DSCP("WRED_MIN_THRD0")}, /*DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD0*/
                { 16,   1,  16 STR_DSCP("WRED_MIN_THRD1")}, /*DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD1*/
                { 16,   2,  16 STR_DSCP("WRED_MIN_THRD2")}, /*DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD2*/
                { 16,   3,  16 STR_DSCP("WRED_MIN_THRD3")}, /*DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD3*/
};

static fields_t ds_queue_num_gen_ctl_tbl_field[] = {
                {  5,   2,  16 STR_DSCP("DEST_CHIP_ID_BASE")}, /*DS_QUEUE_NUM_GEN_CTL_DEST_CHIP_ID_BASE*/
                {  5,   0,   0 STR_DSCP("DEST_CHIP_ID_MASK")}, /*DS_QUEUE_NUM_GEN_CTL_DEST_CHIP_ID_MASK*/
                {  4,   0,  24 STR_DSCP("DEST_CHIP_ID_SHIFT")}, /*DS_QUEUE_NUM_GEN_CTL_DEST_CHIP_ID_SHIFT*/
                { 16,   3,  16 STR_DSCP("DEST_QUE_BASE")}, /*DS_QUEUE_NUM_GEN_CTL_DEST_QUE_BASE*/
                { 16,   1,   0 STR_DSCP("DEST_QUE_MASK")}, /*DS_QUEUE_NUM_GEN_CTL_DEST_QUE_MASK*/
                {  4,   0,  16 STR_DSCP("DEST_QUE_SHIFT")}, /*DS_QUEUE_NUM_GEN_CTL_DEST_QUE_SHIFT*/
                {  8,   4,   0 STR_DSCP("FLOW_ID_BASE")}, /*DS_QUEUE_NUM_GEN_CTL_FLOW_ID_BASE*/
                {  8,   4,  16 STR_DSCP("FLOW_ID_MASK")}, /*DS_QUEUE_NUM_GEN_CTL_FLOW_ID_MASK*/
                {  4,   4,  28 STR_DSCP("FLOW_ID_SHIFT")}, /*DS_QUEUE_NUM_GEN_CTL_FLOW_ID_SHIFT*/
                { 13,   2,   0 STR_DSCP("QUE_NUM_BASE")}, /*DS_QUEUE_NUM_GEN_CTL_QUE_NUM_BASE*/
                {  6,   0,   8 STR_DSCP("QUE_SEL_MASK")}, /*DS_QUEUE_NUM_GEN_CTL_QUE_SEL_MASK*/
                {  4,   0,  28 STR_DSCP("QUE_SEL_SHIFT")}, /*DS_QUEUE_NUM_GEN_CTL_QUE_SEL_SHIFT*/
                {  1,   0,  20 STR_DSCP("SERVICE_QUE_EN")}, /*DS_QUEUE_NUM_GEN_CTL_SERVICE_QUE_EN*/
                {  2,   2,  24 STR_DSCP("SGMAC_BASE")}, /*DS_QUEUE_NUM_GEN_CTL_SGMAC_BASE*/
                {  2,   2,  26 STR_DSCP("SGMAC_MASK")}, /*DS_QUEUE_NUM_GEN_CTL_SGMAC_MASK*/
                {  4,   2,  28 STR_DSCP("SGMAC_SHIFT")}, /*DS_QUEUE_NUM_GEN_CTL_SGMAC_SHIFT*/
};

static fields_t dsq_mgr_egress_resrc_threshold_tbl_field[] = {
                { 16,   0,   0 STR_DSCP("PRI0_QUE_ENTRY_THRD")}, /*DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI0_QUE_ENTRY_THRD*/
                { 16,   1,   0 STR_DSCP("PRI1_QUE_ENTRY_THRD")}, /*DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI1_QUE_ENTRY_THRD*/
                { 16,   2,   0 STR_DSCP("PRI2_QUE_ENTRY_THRD")}, /*DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI2_QUE_ENTRY_THRD*/
                { 16,   3,   0 STR_DSCP("PRI3_QUE_ENTRY_THRD")}, /*DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI3_QUE_ENTRY_THRD*/
};

static fields_t dsq_mgr_egress_resrc_count_tbl_field[] = {
                { 16,   0,   0 STR_DSCP("EGRESS_QUE_ENTRY_COUNT")}, /*DSQ_MGR_EGRESS_RESRC_COUNT_EGRESS_QUE_ENTRY_COUNT*/
};

static fields_t ds_link_agg_member_num_tbl_field[] = {
                {  1,   0,   8 STR_DSCP("HASH_MODE")}, /*DS_LINK_AGG_MEMBER_NUM_HASH_MODE*/
                {  5,   0,   0 STR_DSCP("LINK_AGG_MEM_NUM")}, /*DS_LINK_AGG_MEMBER_NUM_LINK_AGG_MEM_NUM*/
};

static fields_t ds_sgmac_map_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("SGMAC0")}, /*DS_SGMAC_MAP_SGMAC0*/
                {  2,   0,   4 STR_DSCP("SGMAC1")}, /*DS_SGMAC_MAP_SGMAC1*/
                {  2,   0,   8 STR_DSCP("SGMAC2")}, /*DS_SGMAC_MAP_SGMAC2*/
                {  2,   0,  12 STR_DSCP("SGMAC3")}, /*DS_SGMAC_MAP_SGMAC3*/
                {  2,   0,  16 STR_DSCP("SGMAC4")}, /*DS_SGMAC_MAP_SGMAC4*/
                {  2,   0,  20 STR_DSCP("SGMAC5")}, /*DS_SGMAC_MAP_SGMAC5*/
                {  2,   0,  24 STR_DSCP("SGMAC6")}, /*DS_SGMAC_MAP_SGMAC6*/
                {  2,   0,  28 STR_DSCP("SGMAC7")}, /*DS_SGMAC_MAP_SGMAC7*/
                {  1,   0,   2 STR_DSCP("SGMAC_OVERRIDE0")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE0*/
                {  1,   0,   6 STR_DSCP("SGMAC_OVERRIDE1")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE1*/
                {  1,   0,  10 STR_DSCP("SGMAC_OVERRIDE2")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE2*/
                {  1,   0,  14 STR_DSCP("SGMAC_OVERRIDE3")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE3*/
                {  1,   0,  18 STR_DSCP("SGMAC_OVERRIDE4")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE4*/
                {  1,   0,  22 STR_DSCP("SGMAC_OVERRIDE5")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE5*/
                {  1,   0,  26 STR_DSCP("SGMAC_OVERRIDE6")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE6*/
                {  1,   0,  30 STR_DSCP("SGMAC_OVERRIDE7")}, /*DS_SGMAC_MAP_SGMAC_OVERRIDE7*/
                {  1,   0,   3 STR_DSCP("SGMAC_TRUNK_GRP_MODE0")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE0*/
                {  1,   0,   7 STR_DSCP("SGMAC_TRUNK_GRP_MODE1")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE1*/
                {  1,   0,  11 STR_DSCP("SGMAC_TRUNK_GRP_MODE2")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE2*/
                {  1,   0,  15 STR_DSCP("SGMAC_TRUNK_GRP_MODE3")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE3*/
                {  1,   0,  19 STR_DSCP("SGMAC_TRUNK_GRP_MODE4")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE4*/
                {  1,   0,  23 STR_DSCP("SGMAC_TRUNK_GRP_MODE5")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE5*/
                {  1,   0,  27 STR_DSCP("SGMAC_TRUNK_GRP_MODE6")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE6*/
                {  1,   0,  31 STR_DSCP("SGMAC_TRUNK_GRP_MODE7")}, /*DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE7*/
};

static fields_t ds_head_hash_mod_tbl_field[] = {
                {  2,   0,   9 STR_DSCP("MOD3")}, /*DS_HEAD_HASH_MOD_MOD3*/
                {  3,   0,   6 STR_DSCP("MOD5")}, /*DS_HEAD_HASH_MOD_MOD5*/
                {  3,   0,   3 STR_DSCP("MOD6")}, /*DS_HEAD_HASH_MOD_MOD6*/
                {  3,   0,   0 STR_DSCP("MOD7")}, /*DS_HEAD_HASH_MOD_MOD7*/
                {  4,   1,  24 STR_DSCP("MOD9")}, /*DS_HEAD_HASH_MOD_MOD9*/
                {  4,   1,  20 STR_DSCP("MOD10")}, /*DS_HEAD_HASH_MOD_MOD10*/
                {  4,   1,  16 STR_DSCP("MOD11")}, /*DS_HEAD_HASH_MOD_MOD11*/
                {  4,   1,  12 STR_DSCP("MOD12")}, /*DS_HEAD_HASH_MOD_MOD12*/
                {  4,   1,   8 STR_DSCP("MOD13")}, /*DS_HEAD_HASH_MOD_MOD13*/
                {  4,   1,   4 STR_DSCP("MOD14")}, /*DS_HEAD_HASH_MOD_MOD14*/
                {  4,   1,   0 STR_DSCP("MOD15")}, /*DS_HEAD_HASH_MOD_MOD15*/
};

static fields_t ds_service_queue_hash_key_tbl_field[] = {
                { 10,   0,  16 STR_DSCP("DEST_ID0")}, /*DS_SERVICE_QUEUE_HASH_KEY_DEST_ID0*/
                { 10,   1,  16 STR_DSCP("DEST_ID1")}, /*DS_SERVICE_QUEUE_HASH_KEY_DEST_ID1*/
                { 10,   2,  16 STR_DSCP("DEST_ID2")}, /*DS_SERVICE_QUEUE_HASH_KEY_DEST_ID2*/
                { 10,   3,  16 STR_DSCP("DEST_ID3")}, /*DS_SERVICE_QUEUE_HASH_KEY_DEST_ID3*/
                { 16,   0,   0 STR_DSCP("SERVICE_ID0")}, /*DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID0*/
                { 16,   1,   0 STR_DSCP("SERVICE_ID1")}, /*DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID1*/
                { 16,   2,   0 STR_DSCP("SERVICE_ID2")}, /*DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID2*/
                { 16,   3,   0 STR_DSCP("SERVICE_ID3")}, /*DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID3*/
};

static fields_t ds_service_queue_tbl_field[] = {
                { 12,   0,   0 STR_DSCP("SERVICE_QUEUE_BASE_OFFSET")}, /*DS_SERVICE_QUEUE_SERVICE_QUEUE_BASE_OFFSET*/
};

static fields_t q_mgrq_hash_cam_hash_ctl_tbl_field[] = {
                { 12,   0,   0 STR_DSCP("SERVICE_QUE_BASE_OFFSET")}, /*Q_MGRQ_HASH_CAM_HASH_CTL_SERVICE_QUE_BASE_OFFSET*/
};

static fields_t dsq_mgrq_link_list_tbl_field[] = {
                { 15,   0,   0 STR_DSCP("NEXT_PTR")}, /*DSQ_MGRQ_LINK_LIST_NEXT_PTR*/
                { 14,   0,  16 STR_DSCP("PKT_LENGTH")}, /*DSQ_MGRQ_LINK_LIST_PKT_LENGTH*/
                { 12,   1,   0 STR_DSCP("REP_COUNT")}, /*DSQ_MGRQ_LINK_LIST_REP_COUNT*/
};

static fields_t dsq_mgrq_link_state_tbl_field[] = {
                { 15,   0,   0 STR_DSCP("HEAD_PTR")}, /*DSQ_MGRQ_LINK_STATE_HEAD_PTR*/
                { 14,   0,  16 STR_DSCP("PKT_LENGTH")}, /*DSQ_MGRQ_LINK_STATE_PKT_LENGTH*/
                {  1,   0,  30 STR_DSCP("QUEUE_EMPTY")}, /*DSQ_MGRQ_LINK_STATE_QUEUE_EMPTY*/
                { 12,   1,  16 STR_DSCP("REP_COUNT")}, /*DSQ_MGRQ_LINK_STATE_REP_COUNT*/
                { 15,   1,   0 STR_DSCP("TAIL_PTR")}, /*DSQ_MGRQ_LINK_STATE_TAIL_PTR*/
};

static fields_t ds_queue_shape_tbl_field[] = {
                { 24,   0,   0 STR_DSCP("COMMIT_TOKEN")}, /*DS_QUEUE_SHAPE_COMMIT_TOKEN*/
                { 24,   1,   0 STR_DSCP("PEAK_TOKEN")}, /*DS_QUEUE_SHAPE_PEAK_TOKEN*/
};

static fields_t ds_queue_drr_deficit_tbl_field[] = {
                { 27,   0,   0 STR_DSCP("DEFICIT")}, /*DS_QUEUE_DRR_DEFICIT_DEFICIT*/
};

static fields_t ds_in_profile_next_queue_ptr_tbl_field[] = {
                {  9,   0,  16 STR_DSCP("IN_PROF_NEXT_GRP_ID")}, /*DS_IN_PROFILE_NEXT_QUEUE_PTR_IN_PROF_NEXT_GRP_ID*/
                { 11,   0,   0 STR_DSCP("IN_PROF_NEXT_QUE_PTR")}, /*DS_IN_PROFILE_NEXT_QUEUE_PTR_IN_PROF_NEXT_QUE_PTR*/
                {  1,   0,  31 STR_DSCP("IN_PROF_NEXT_QUE_SHP_EN")}, /*DS_IN_PROFILE_NEXT_QUEUE_PTR_IN_PROF_NEXT_QUE_SHP_EN*/
};

static fields_t ds_out_profile_next_queue_ptr_tbl_field[] = {
                {  9,   0,  16 STR_DSCP("OUT_PROF_NEXT_GRP_ID")}, /*DS_OUT_PROFILE_NEXT_QUEUE_PTR_OUT_PROF_NEXT_GRP_ID*/
                { 11,   0,   0 STR_DSCP("OUT_PROF_NEXT_QUE_PTR")}, /*DS_OUT_PROFILE_NEXT_QUEUE_PTR_OUT_PROF_NEXT_QUE_PTR*/
                {  1,   0,  31 STR_DSCP("OUT_PROF_NEXT_QUE_SHP_EN")}, /*DS_OUT_PROFILE_NEXT_QUEUE_PTR_OUT_PROF_NEXT_QUE_SHP_EN*/
};

static fields_t ds_queue_drr_weight_tbl_field[] = {
                { 24,   0,   0 STR_DSCP("WEIGHT")}, /*DS_QUEUE_DRR_WEIGHT_WEIGHT*/
};

static fields_t ds_queue_map_tbl_field[] = {
                {  8,   0,  16 STR_DSCP("CHANNEL_ID")}, /*DS_QUEUE_MAP_CHANNEL_ID*/
                {  9,   0,   0 STR_DSCP("GRP_ID")}, /*DS_QUEUE_MAP_GRP_ID*/
                {  2,   0,  24 STR_DSCP("PRIORITY_ID")}, /*DS_QUEUE_MAP_PRIORITY_ID*/
                {  1,   0,  28 STR_DSCP("QUE_SHP_EN")}, /*DS_QUEUE_MAP_QUE_SHP_EN*/
                {  2,   0,  12 STR_DSCP("SGMAC_ID")}, /*DS_QUEUE_MAP_SGMAC_ID*/
                {  1,   0,  14 STR_DSCP("SGMAC_VALID")}, /*DS_QUEUE_MAP_SGMAC_VALID*/
};

static fields_t ds_channel_link_state_tbl_field[] = {
                {  9,   0,  16 STR_DSCP("IN_PROF_GRP_ID0")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_GRP_ID0*/
                {  9,   0,   0 STR_DSCP("IN_PROF_GRP_ID1")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_GRP_ID1*/
                { 11,   1,  16 STR_DSCP("IN_PROF_HEAD_QUE0")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_HEAD_QUE0*/
                { 11,   2,  16 STR_DSCP("IN_PROF_HEAD_QUE1")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_HEAD_QUE1*/
                {  1,   3,   0 STR_DSCP("IN_PROF_QUE_SHP_EN0")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_QUE_SHP_EN0*/
                {  1,   3,   4 STR_DSCP("IN_PROF_QUE_SHP_EN1")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_QUE_SHP_EN1*/
                {  1,   3,   8 STR_DSCP("IN_PROF_SUB_CH_STATE1")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_SUB_CH_STATE1*/
                { 11,   1,   0 STR_DSCP("IN_PROF_TAIL_QUE0")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_TAIL_QUE0*/
                { 11,   2,   0 STR_DSCP("IN_PROF_TAIL_QUE1")}, /*DS_CHANNEL_LINK_STATE_IN_PROF_TAIL_QUE1*/
                {  9,   4,  16 STR_DSCP("OUT_PROF_GRP_ID0")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_GRP_ID0*/
                {  9,   4,   0 STR_DSCP("OUT_PROF_GRP_ID1")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_GRP_ID1*/
                { 11,   5,  16 STR_DSCP("OUT_PROF_HEAD_QUE0")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_HEAD_QUE0*/
                { 11,   6,  16 STR_DSCP("OUT_PROF_HEAD_QUE1")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_HEAD_QUE1*/
                {  1,   7,   0 STR_DSCP("OUT_PROF_QUE_SHP_EN0")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_QUE_SHP_EN0*/
                {  1,   7,   4 STR_DSCP("OUT_PROF_QUE_SHP_EN1")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_QUE_SHP_EN1*/
                {  1,   7,   8 STR_DSCP("OUT_PROF_SUB_CH_STATE1")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_SUB_CH_STATE1*/
                { 11,   5,   0 STR_DSCP("OUT_PROF_TAIL_QUE0")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_TAIL_QUE0*/
                { 11,   6,   0 STR_DSCP("OUT_PROF_TAIL_QUE1")}, /*DS_CHANNEL_LINK_STATE_OUT_PROF_TAIL_QUE1*/
};

static fields_t ds_queue_state_tbl_field[] = {
                { 16,   0,   0 STR_DSCP("QUE_IN_IN_PROF_LIST")}, /*DS_QUEUE_STATE_QUE_IN_IN_PROF_LIST*/
                { 16,   1,   0 STR_DSCP("QUE_IN_OUT_PROF_LIST")}, /*DS_QUEUE_STATE_QUE_IN_OUT_PROF_LIST*/
                { 16,   0,  16 STR_DSCP("QUE_NOT_EMPTY")}, /*DS_QUEUE_STATE_QUE_NOT_EMPTY*/
};

static fields_t ds_queue_shape_state_tbl_field[] = {
                { 32,   0,   0 STR_DSCP("QUE_SHP_OK")}, /*DS_QUEUE_SHAPE_STATE_QUE_SHP_OK*/
};

static fields_t ds_group_shape_profile_id_tbl_field[] = {
                {  8,   0,  24 STR_DSCP("GRP_SHP_PROF_ID0")}, /*DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID0*/
                {  8,   0,  16 STR_DSCP("GRP_SHP_PROF_ID1")}, /*DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID1*/
                {  8,   0,   8 STR_DSCP("GRP_SHP_PROF_ID2")}, /*DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID2*/
                {  8,   0,   0 STR_DSCP("GRP_SHP_PROF_ID3")}, /*DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID3*/
};

static fields_t ds_group_shape_state_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("GRP_SHP_OK0")}, /*DS_GROUP_SHAPE_STATE_GRP_SHP_OK0*/
                {  1,   0,   4 STR_DSCP("GRP_SHP_OK1")}, /*DS_GROUP_SHAPE_STATE_GRP_SHP_OK1*/
                {  1,   0,   8 STR_DSCP("GRP_SHP_OK2")}, /*DS_GROUP_SHAPE_STATE_GRP_SHP_OK2*/
                {  1,   0,  12 STR_DSCP("GRP_SHP_OK3")}, /*DS_GROUP_SHAPE_STATE_GRP_SHP_OK3*/
};

static fields_t ds_group_shape_profile_tbl_field[] = {
                { 22,   0,   0 STR_DSCP("GRP_TOKEN_RATE")}, /*DS_GROUP_SHAPE_PROFILE_GRP_TOKEN_RATE*/
                {  8,   1,   0 STR_DSCP("GRP_TOKEN_THRD")}, /*DS_GROUP_SHAPE_PROFILE_GRP_TOKEN_THRD*/
                {  4,   1,   8 STR_DSCP("GRP_TOKEN_THRD_SHIFT")}, /*DS_GROUP_SHAPE_PROFILE_GRP_TOKEN_THRD_SHIFT*/
};

static fields_t ds_group_context_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("PRIORITY")}, /*DS_GROUP_CONTEXT_PRIORITY*/
                {  1,   0,   4 STR_DSCP("VALID")}, /*DS_GROUP_CONTEXT_VALID*/
};

static fields_t ds_queue_shape_profile_id_tbl_field[] = {
                {  8,   0,  24 STR_DSCP("QUE_SHP_PROF_ID0")}, /*DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID0*/
                {  8,   0,  16 STR_DSCP("QUE_SHP_PROF_ID1")}, /*DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID1*/
                {  8,   0,   8 STR_DSCP("QUE_SHP_PROF_ID2")}, /*DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID2*/
                {  8,   0,   0 STR_DSCP("QUE_SHP_PROF_ID3")}, /*DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID3*/
};

static fields_t ds_queue_shape_profile_tbl_field[] = {
                { 22,   0,   0 STR_DSCP("QUE_COMMIT_TOKEN_RATE")}, /*DS_QUEUE_SHAPE_PROFILE_QUE_COMMIT_TOKEN_RATE*/
                {  8,   1,   0 STR_DSCP("QUE_COMMIT_TOKEN_THRD")}, /*DS_QUEUE_SHAPE_PROFILE_QUE_COMMIT_TOKEN_THRD*/
                {  4,   1,   8 STR_DSCP("QUE_COMMIT_TOKEN_THRD_SHIFT")}, /*DS_QUEUE_SHAPE_PROFILE_QUE_COMMIT_TOKEN_THRD_SHIFT*/
                { 22,   2,   0 STR_DSCP("QUE_PEAK_TOKEN_RATE")}, /*DS_QUEUE_SHAPE_PROFILE_QUE_PEAK_TOKEN_RATE*/
                {  8,   3,   0 STR_DSCP("QUE_PEAK_TOKEN_THRD")}, /*DS_QUEUE_SHAPE_PROFILE_QUE_PEAK_TOKEN_THRD*/
                {  4,   3,   8 STR_DSCP("QUE_PEAK_TOKEN_THRD_SHIFT")}, /*DS_QUEUE_SHAPE_PROFILE_QUE_PEAK_TOKEN_THRD_SHIFT*/
};

static fields_t ds_group_shape_tbl_field[] = {
                { 24,   0,   0 STR_DSCP("GRP_TOKEN")}, /*DS_GROUP_SHAPE_GRP_TOKEN*/
};

static fields_t ds_group_cache_tbl_field[] = {
                {  1,   0,  20 STR_DSCP("CIR0")}, /*DS_GROUP_CACHE_CIR0*/
                {  1,   1,  20 STR_DSCP("CIR1")}, /*DS_GROUP_CACHE_CIR1*/
                {  1,   2,  20 STR_DSCP("CIR2")}, /*DS_GROUP_CACHE_CIR2*/
                {  1,   3,  20 STR_DSCP("CIR3")}, /*DS_GROUP_CACHE_CIR3*/
                {  2,   0,  16 STR_DSCP("PRI_ID0")}, /*DS_GROUP_CACHE_PRI_ID0*/
                {  2,   1,  16 STR_DSCP("PRI_ID1")}, /*DS_GROUP_CACHE_PRI_ID1*/
                {  2,   2,  16 STR_DSCP("PRI_ID2")}, /*DS_GROUP_CACHE_PRI_ID2*/
                {  2,   3,  16 STR_DSCP("PRI_ID3")}, /*DS_GROUP_CACHE_PRI_ID3*/
                { 11,   0,   0 STR_DSCP("QUE_ID0")}, /*DS_GROUP_CACHE_QUE_ID0*/
                { 11,   1,   0 STR_DSCP("QUE_ID1")}, /*DS_GROUP_CACHE_QUE_ID1*/
                { 11,   2,   0 STR_DSCP("QUE_ID2")}, /*DS_GROUP_CACHE_QUE_ID2*/
                { 11,   3,   0 STR_DSCP("QUE_ID3")}, /*DS_GROUP_CACHE_QUE_ID3*/
                {  1,   0,  24 STR_DSCP("VALID0")}, /*DS_GROUP_CACHE_VALID0*/
                {  1,   1,  24 STR_DSCP("VALID1")}, /*DS_GROUP_CACHE_VALID1*/
                {  1,   2,  24 STR_DSCP("VALID2")}, /*DS_GROUP_CACHE_VALID2*/
                {  1,   3,  24 STR_DSCP("VALID3")}, /*DS_GROUP_CACHE_VALID3*/
};

static fields_t ds_channel_credit_tbl_field[] = {
                { 10,   0,   0 STR_DSCP("CH_CREDIT")}, /*DS_CHANNEL_CREDIT_CH_CREDIT*/
};

static fields_t ds_channel_shape_profile_tbl_field[] = {
                {  1,   1,  16 STR_DSCP("SHAPE_EN")}, /*DS_CHANNEL_SHAPE_PROFILE_SHAPE_EN*/
                { 22,   0,   0 STR_DSCP("TOKEN_RATE")}, /*DS_CHANNEL_SHAPE_PROFILE_TOKEN_RATE*/
                {  8,   1,   0 STR_DSCP("TOKEN_THRD")}, /*DS_CHANNEL_SHAPE_PROFILE_TOKEN_THRD*/
                {  4,   1,   8 STR_DSCP("TOKEN_THRD_SHIFT")}, /*DS_CHANNEL_SHAPE_PROFILE_TOKEN_THRD_SHIFT*/
};

static fields_t ds_channel_shape_tbl_field[] = {
                { 24,   0,   0 STR_DSCP("TOKEN")}, /*DS_CHANNEL_SHAPE_TOKEN*/
};

static fields_t ds_ch_credit_tbl_field[] = {
                { 10,   0,   0 STR_DSCP("CH_CREDIT")}, /*DS_CH_CREDIT_CH_CREDIT*/
};

static fields_t ds_fabric_wrr_weight_cfg_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("WT_CFG")}, /*DS_FABRIC_WRR_WEIGHT_CFG_WT_CFG*/
};

static fields_t ds_fabric_wrr_weight_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("WT")}, /*DS_FABRIC_WRR_WEIGHT_WT*/
};

static fields_t ds_network_wrr_weight_cfg_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("WT_CFG")}, /*DS_NETWORK_WRR_WEIGHT_CFG_WT_CFG*/
};

static fields_t q_mgr_network_out_profile_wrr_weight_cfg_tbl_field[] = {
                {  8,   0,  24 STR_DSCP("PRI0_WT_CFG")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI0_WT_CFG*/
                {  8,   0,  16 STR_DSCP("PRI1_WT_CFG")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI1_WT_CFG*/
                {  8,   0,   8 STR_DSCP("PRI2_WT_CFG")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI2_WT_CFG*/
                {  8,   0,   0 STR_DSCP("PRI3_WT_CFG")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI3_WT_CFG*/
};

static fields_t q_mgr_network_out_profile_wrr_weight_tbl_field[] = {
                {  8,   0,  24 STR_DSCP("PRI0_WT")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI0_WT*/
                {  8,   0,  16 STR_DSCP("PRI1_WT")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI1_WT*/
                {  8,   0,   8 STR_DSCP("PRI2_WT")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI2_WT*/
                {  8,   0,   0 STR_DSCP("PRI3_WT")}, /*Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI3_WT*/
};

static fields_t q_mgr_fabric_out_profile_wrr_weight_cfg_tbl_field[] = {
                {  8,   0,  24 STR_DSCP("PRI0_WT_CFG")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI0_WT_CFG*/
                {  8,   0,  16 STR_DSCP("PRI1_WT_CFG")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI1_WT_CFG*/
                {  8,   0,   8 STR_DSCP("PRI2_WT_CFG")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI2_WT_CFG*/
                {  8,   0,   0 STR_DSCP("PRI3_WT_CFG")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI3_WT_CFG*/
};

static fields_t q_mgr_fabric_out_profile_wrr_weight_tbl_field[] = {
                {  8,   0,  24 STR_DSCP("PRI0_WT")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI0_WT*/
                {  8,   0,  16 STR_DSCP("PRI1_WT")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI1_WT*/
                {  8,   0,   8 STR_DSCP("PRI2_WT")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI2_WT*/
                {  8,   0,   0 STR_DSCP("PRI3_WT")}, /*Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI3_WT*/
};

static fields_t ds_network_wrr_weight_tbl_field[] = {
                {  8,   0,   0 STR_DSCP("WT")}, /*DS_NETWORK_WRR_WEIGHT_WT*/
};

static fields_t ds_queue_entry_tbl_field[] = {
                {  6,   3,  24 STR_DSCP("BUFFER_COUNT")}, /*DS_QUEUE_ENTRY_BUFFER_COUNT*/
                { 22,   7,   0 STR_DSCP("DEST_MAP")}, /*DS_QUEUE_ENTRY_DEST_MAP*/
                {  1,   5,  28 STR_DSCP("DEST_SELECT")}, /*DS_QUEUE_ENTRY_DEST_SELECT*/
                {  4,   2,   0 STR_DSCP("ECC_BIT3_TO0")}, /*DS_QUEUE_ENTRY_ECC_BIT3_TO0*/
                {  4,   0,   0 STR_DSCP("ECC_BIT7_TO4")}, /*DS_QUEUE_ENTRY_ECC_BIT7_TO4*/
                {  1,   3,  31 STR_DSCP("HEADER_VERSION")}, /*DS_QUEUE_ENTRY_HEADER_VERSION*/
                { 15,   1,  16 STR_DSCP("HEAD_BUFFER_PTR")}, /*DS_QUEUE_ENTRY_HEAD_BUFFER_PTR*/
                {  2,   3,  14 STR_DSCP("HEAD_PTR_BANK_OFFSET")}, /*DS_QUEUE_ENTRY_HEAD_PTR_BANK_OFFSET*/
                {  1,   5,  30 STR_DSCP("LENGTH_ADJUST_TYPE")}, /*DS_QUEUE_ENTRY_LENGTH_ADJUST_TYPE*/
                {  1,   5,  29 STR_DSCP("MCAST_RCD")}, /*DS_QUEUE_ENTRY_MCAST_RCD*/
                {  1,   5,  31 STR_DSCP("NEXT_HOP_EXT")}, /*DS_QUEUE_ENTRY_NEXT_HOP_EXT*/
                { 14,   3,   0 STR_DSCP("PACKET_LENGTH")}, /*DS_QUEUE_ENTRY_PACKET_LENGTH*/
                {  2,   4,   0 STR_DSCP("PARITY")}, /*DS_QUEUE_ENTRY_PARITY*/
                {  1,   1,  31 STR_DSCP("PT_ENABLE")}, /*DS_QUEUE_ENTRY_PT_ENABLE*/
                {  8,   7,  24 STR_DSCP("RCD")}, /*DS_QUEUE_ENTRY_RCD*/
                { 20,   5,   0 STR_DSCP("REPLICATION_CTL")}, /*DS_QUEUE_ENTRY_REPLICATION_CTL*/
                {  8,   3,  16 STR_DSCP("RESOURCE_GROUP_ID")}, /*DS_QUEUE_ENTRY_RESOURCE_GROUP_ID*/
};

static fields_t quadmacapp0_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP0_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP0_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP0_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP0_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp10_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP10_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP10_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP10_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP10_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp11_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP11_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP11_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP11_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP11_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp1_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP1_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP1_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP1_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP1_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp2_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP2_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP2_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP2_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP2_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp3_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP3_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP3_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP3_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP3_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp4_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP4_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP4_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP4_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP4_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp5_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP5_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP5_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP5_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP5_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp6_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP6_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP6_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP6_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP6_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp7_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP7_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP7_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP7_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP7_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp8_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP8_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP8_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP8_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP8_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t quadmacapp9_stats_ram_tbl_field[] = {
                {  4,   2,   0 STR_DSCP("BYTE_CNT_DATA_HI")}, /*QUADMACAPP9_STATS_RAM_BYTE_CNT_DATA_HI*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LO")}, /*QUADMACAPP9_STATS_RAM_BYTE_CNT_DATA_LO*/
                {  4,   0,   0 STR_DSCP("FRAME_CNT_DATA_HI")}, /*QUADMACAPP9_STATS_RAM_FRAME_CNT_DATA_HI*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LO")}, /*QUADMACAPP9_STATS_RAM_FRAME_CNT_DATA_LO*/
};

static fields_t sgmac0_sgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*SGMAC0_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*SGMAC0_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*SGMAC0_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*SGMAC0_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t sgmac1_sgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*SGMAC1_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*SGMAC1_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*SGMAC1_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*SGMAC1_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t sgmac2_sgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*SGMAC2_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*SGMAC2_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*SGMAC2_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*SGMAC2_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t sgmac3_sgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*SGMAC3_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*SGMAC3_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*SGMAC3_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*SGMAC3_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t shared_ds_vlan_mem_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("DATA0")}, /*SHARED_DS_VLAN_MEM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*SHARED_DS_VLAN_MEM_DATA1*/
                {  4,   2,   0 STR_DSCP("DATA2")}, /*SHARED_DS_VLAN_MEM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*SHARED_DS_VLAN_MEM_DATA3*/
};

static fields_t ds_link_aggreagation_group_tbl_field[] = {
                {  1,   0,   7 STR_DSCP("LINK_AGGREGATE_GROUP_EN")}, /*DS_LINK_AGGREAGATION_GROUP_LINK_AGGREGATE_GROUP_EN*/
                {  7,   0,   0 STR_DSCP("LINK_AGGREGATE_GROUP_ID")}, /*DS_LINK_AGGREAGATION_GROUP_LINK_AGGREGATE_GROUP_ID*/
};

static fields_t stp_state_ram_tbl_field[] = {
                {  2,   0,   0 STR_DSCP("STP_STATE0")}, /*STP_STATE_RAM_STP_STATE0*/
                {  2,   0,   2 STR_DSCP("STP_STATE1")}, /*STP_STATE_RAM_STP_STATE1*/
                {  2,   0,   4 STR_DSCP("STP_STATE2")}, /*STP_STATE_RAM_STP_STATE2*/
                {  2,   0,   6 STR_DSCP("STP_STATE3")}, /*STP_STATE_RAM_STP_STATE3*/
                {  2,   0,   8 STR_DSCP("STP_STATE4")}, /*STP_STATE_RAM_STP_STATE4*/
                {  2,   0,  10 STR_DSCP("STP_STATE5")}, /*STP_STATE_RAM_STP_STATE5*/
                {  2,   0,  12 STR_DSCP("STP_STATE6")}, /*STP_STATE_RAM_STP_STATE6*/
                {  2,   0,  14 STR_DSCP("STP_STATE7")}, /*STP_STATE_RAM_STP_STATE7*/
                {  2,   0,  16 STR_DSCP("STP_STATE8")}, /*STP_STATE_RAM_STP_STATE8*/
                {  2,   0,  18 STR_DSCP("STP_STATE9")}, /*STP_STATE_RAM_STP_STATE9*/
                {  2,   0,  20 STR_DSCP("STP_STATE10")}, /*STP_STATE_RAM_STP_STATE10*/
                {  2,   0,  22 STR_DSCP("STP_STATE11")}, /*STP_STATE_RAM_STP_STATE11*/
                {  2,   0,  24 STR_DSCP("STP_STATE12")}, /*STP_STATE_RAM_STP_STATE12*/
                {  2,   0,  26 STR_DSCP("STP_STATE13")}, /*STP_STATE_RAM_STP_STATE13*/
                {  2,   0,  28 STR_DSCP("STP_STATE14")}, /*STP_STATE_RAM_STP_STATE14*/
                {  2,   0,  30 STR_DSCP("STP_STATE15")}, /*STP_STATE_RAM_STP_STATE15*/
};

static fields_t tb_info_int_mem_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("DATA0")}, /*TB_INFO_INT_MEM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*TB_INFO_INT_MEM_DATA1*/
                {  4,   2,   0 STR_DSCP("DATA2")}, /*TB_INFO_INT_MEM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*TB_INFO_INT_MEM_DATA3*/
};

static fields_t tb_info_hash_mem_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("DATA0")}, /*TB_INFO_HASH_MEM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*TB_INFO_HASH_MEM_DATA1*/
                {  4,   2,   0 STR_DSCP("DATA2")}, /*TB_INFO_HASH_MEM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*TB_INFO_HASH_MEM_DATA3*/
};

static fields_t tb_info_ext_mem_tbl_field[] = {
                {  4,   0,   0 STR_DSCP("DATA0")}, /*TB_INFO_EXT_MEM_DATA0*/
                { 32,   1,   0 STR_DSCP("DATA1")}, /*TB_INFO_EXT_MEM_DATA1*/
                {  4,   2,   0 STR_DSCP("DATA2")}, /*TB_INFO_EXT_MEM_DATA2*/
                { 32,   3,   0 STR_DSCP("DATA3")}, /*TB_INFO_EXT_MEM_DATA3*/
};

static fields_t ram_bist_tb_info_ext_ddr_tbl_field[] = {
                {  1,   0,  28 STR_DSCP("RAM_ACCESS_LOAD")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_ACCESS_LOAD*/
                {  1,   0,  29 STR_DSCP("RAM_ACCESS_READ")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_ACCESS_READ*/
                {  1,   0,  30 STR_DSCP("RAM_ACCESS_VALID")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_ACCESS_VALID*/
                { 20,   0,   8 STR_DSCP("RAM_ADDRESS")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_ADDRESS*/
                { 32,   3,   0 STR_DSCP("RAM_DATA31_TO0")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA31_TO0*/
                {  4,   2,   0 STR_DSCP("RAM_DATA35_TO32")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA35_TO32*/
                { 32,   1,   0 STR_DSCP("RAM_DATA67_TO36")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA67_TO36*/
                {  4,   0,   0 STR_DSCP("RAM_DATA71_TO68")}, /*RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA71_TO68*/
};

static fields_t tcam_ctl_ext_bist_request_mem_tbl_field[] = {
                { 32,   7,   0 STR_DSCP("KEY31_TO0")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY31_TO0*/
                { 32,   6,   0 STR_DSCP("KEY63_TO32")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY63_TO32*/
                { 16,   5,   0 STR_DSCP("KEY79_TO64")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY79_TO64*/
                { 32,   3,   0 STR_DSCP("KEY111_TO80")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY111_TO80*/
                { 32,   2,   0 STR_DSCP("KEY143_TO112")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY143_TO112*/
                { 16,   1,   0 STR_DSCP("KEY159_TO144")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY159_TO144*/
                {  8,   0,   0 STR_DSCP("KEY_CMD")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_CMD*/
                {  3,   0,  10 STR_DSCP("KEY_INST")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_INST*/
                {  2,   0,   8 STR_DSCP("KEY_SIZE")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_SIZE*/
                {  1,   0,  31 STR_DSCP("KEY_VALID")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_VALID*/
                { 13,   4,   0 STR_DSCP("LINK_TRAINING_CMD")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_LINK_TRAINING_CMD*/
                {  1,   4,  31 STR_DSCP("LINK_TRAINING_VALID")}, /*TCAM_CTL_EXT_BIST_REQUEST_MEM_LINK_TRAINING_VALID*/
};

static fields_t tcam_ctl_ext_bist_result_mem_tbl_field[] = {
                { 20,   0,   0 STR_DSCP("INDEX0")}, /*TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX0*/
                {  1,   0,  20 STR_DSCP("INDEX0_COMPARE_EN")}, /*TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX0_COMPARE_EN*/
                { 20,   1,   0 STR_DSCP("INDEX1")}, /*TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX1*/
                {  1,   1,  20 STR_DSCP("INDEX1_COMPARE_EN")}, /*TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX1_COMPARE_EN*/
                {  1,   0,  24 STR_DSCP("INDEX_VALID")}, /*TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX_VALID*/
                {  1,   0,  31 STR_DSCP("RESULT_COMPARE_VALID")}, /*TCAM_CTL_EXT_BIST_RESULT_MEM_RESULT_COMPARE_VALID*/
};

static fields_t tcam_ctl_int_cpu_request_mem_tbl_field[] = {
                { 32,   7,   0 STR_DSCP("KEY31_TO0")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY31_TO0*/
                { 32,   6,   0 STR_DSCP("KEY63_TO32")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY63_TO32*/
                { 16,   5,   0 STR_DSCP("KEY79_TO64")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY79_TO64*/
                { 32,   3,   0 STR_DSCP("KEY111_TO80")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY111_TO80*/
                { 32,   2,   0 STR_DSCP("KEY143_TO112")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY143_TO112*/
                { 16,   1,   0 STR_DSCP("KEY159_TO144")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY159_TO144*/
                {  8,   0,   0 STR_DSCP("KEY_CMD")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY_CMD*/
                {  2,   0,   8 STR_DSCP("KEY_SIZE")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY_SIZE*/
                {  1,   0,  31 STR_DSCP("KEY_VALID")}, /*TCAM_CTL_INT_CPU_REQUEST_MEM_KEY_VALID*/
};

static fields_t tcam_ctl_int_cpu_result_mem_tbl_field[] = {
                { 20,   0,   0 STR_DSCP("INDEX_ACL")}, /*TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_ACL*/
                {  1,   0,  20 STR_DSCP("INDEX_ACL_COMP_EN")}, /*TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_ACL_COMP_EN*/
                { 20,   1,   0 STR_DSCP("INDEX_QOS")}, /*TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_QOS*/
                {  1,   1,  20 STR_DSCP("INDEX_QOS_COMP_EN")}, /*TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_QOS_COMP_EN*/
                {  1,   0,  24 STR_DSCP("INDEX_VALID")}, /*TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_VALID*/
                {  1,   0,  31 STR_DSCP("RESULT_COMPARE_VALID")}, /*TCAM_CTL_INT_CPU_RESULT_MEM_RESULT_COMPARE_VALID*/
};

static fields_t xgmac0_xgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*XGMAC0_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*XGMAC0_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*XGMAC0_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*XGMAC0_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t xgmac1_xgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*XGMAC1_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*XGMAC1_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*XGMAC1_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*XGMAC1_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t xgmac2_xgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*XGMAC2_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*XGMAC2_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*XGMAC2_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*XGMAC2_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t xgmac3_xgmac_stats_ram_tbl_field[] = {
                {  8,   2,   0 STR_DSCP("BYTE_CNT_DATA_HIGH")}, /*XGMAC3_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH*/
                { 32,   3,   0 STR_DSCP("BYTE_CNT_DATA_LOW")}, /*XGMAC3_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW*/
                {  8,   0,   0 STR_DSCP("FRAME_CNT_DATA_HIGH")}, /*XGMAC3_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH*/
                { 32,   1,   0 STR_DSCP("FRAME_CNT_DATA_LOW")}, /*XGMAC3_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW*/
};

static fields_t ds_mac_acl_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_MAC_ACL_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_MAC_ACL_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_MAC_ACL_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_MAC_ACL_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_MAC_ACL_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_MAC_ACL_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_MAC_ACL_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_MAC_ACL_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_MAC_ACL_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_MAC_ACL_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_MAC_ACL_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_MAC_ACL_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_MAC_ACL_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_MAC_ACL_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_MAC_ACL_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_MAC_ACL_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_MAC_ACL_STATS_PTR*/
};

static fields_t ds_ipv4_acl_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_IPV4_ACL_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_IPV4_ACL_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_IPV4_ACL_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_IPV4_ACL_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_IPV4_ACL_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_IPV4_ACL_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_IPV4_ACL_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_IPV4_ACL_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_IPV4_ACL_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_IPV4_ACL_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_IPV4_ACL_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_IPV4_ACL_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_IPV4_ACL_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_IPV4_ACL_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_IPV4_ACL_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_IPV4_ACL_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_IPV4_ACL_STATS_PTR*/
};

static fields_t ds_mpls_acl_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_MPLS_ACL_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_MPLS_ACL_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_MPLS_ACL_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_MPLS_ACL_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_MPLS_ACL_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_MPLS_ACL_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_MPLS_ACL_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_MPLS_ACL_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_MPLS_ACL_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_MPLS_ACL_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_MPLS_ACL_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_MPLS_ACL_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_MPLS_ACL_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_MPLS_ACL_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_MPLS_ACL_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_MPLS_ACL_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_MPLS_ACL_STATS_PTR*/
};

static fields_t ds_ipv6_acl_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_IPV6_ACL_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_IPV6_ACL_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_IPV6_ACL_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_IPV6_ACL_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_IPV6_ACL_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_IPV6_ACL_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_IPV6_ACL_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_IPV6_ACL_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_IPV6_ACL_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_IPV6_ACL_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_IPV6_ACL_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_IPV6_ACL_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_IPV6_ACL_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_IPV6_ACL_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_IPV6_ACL_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_IPV6_ACL_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_IPV6_ACL_STATS_PTR*/
};

static fields_t ds_mac_qos_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_MAC_QOS_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_MAC_QOS_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_MAC_QOS_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_MAC_QOS_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_MAC_QOS_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_MAC_QOS_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_MAC_QOS_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_MAC_QOS_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_MAC_QOS_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_MAC_QOS_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_MAC_QOS_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_MAC_QOS_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_MAC_QOS_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_MAC_QOS_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_MAC_QOS_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_MAC_QOS_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_MAC_QOS_STATS_PTR*/
};

static fields_t ds_ipv4_qos_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_IPV4_QOS_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_IPV4_QOS_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_IPV4_QOS_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_IPV4_QOS_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_IPV4_QOS_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_IPV4_QOS_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_IPV4_QOS_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_IPV4_QOS_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_IPV4_QOS_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_IPV4_QOS_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_IPV4_QOS_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_IPV4_QOS_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_IPV4_QOS_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_IPV4_QOS_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_IPV4_QOS_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_IPV4_QOS_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_IPV4_QOS_STATS_PTR*/
};

static fields_t ds_mpls_qos_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_MPLS_QOS_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_MPLS_QOS_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_MPLS_QOS_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_MPLS_QOS_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_MPLS_QOS_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_MPLS_QOS_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_MPLS_QOS_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_MPLS_QOS_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_MPLS_QOS_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_MPLS_QOS_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_MPLS_QOS_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_MPLS_QOS_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_MPLS_QOS_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_MPLS_QOS_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_MPLS_QOS_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_MPLS_QOS_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_MPLS_QOS_STATS_PTR*/
};

static fields_t ds_ipv6_qos_tbl_field[] = {
                {  2,   1,  16 STR_DSCP("ACL_LOG_ID")}, /*DS_IPV6_QOS_ACL_LOG_ID*/
                {  2,   1,   8 STR_DSCP("COLOR")}, /*DS_IPV6_QOS_COLOR*/
                {  1,   2,   2 STR_DSCP("DENY_BRIDGE")}, /*DS_IPV6_QOS_DENY_BRIDGE*/
                {  1,   2,   1 STR_DSCP("DENY_LEARNING")}, /*DS_IPV6_QOS_DENY_LEARNING*/
                {  1,   0,   1 STR_DSCP("DENY_REPLACE_COS")}, /*DS_IPV6_QOS_DENY_REPLACE_COS*/
                {  1,   1,   3 STR_DSCP("DENY_REPLACE_DSCP")}, /*DS_IPV6_QOS_DENY_REPLACE_DSCP*/
                {  1,   2,   0 STR_DSCP("DENY_ROUTE")}, /*DS_IPV6_QOS_DENY_ROUTE*/
                {  1,   0,   0 STR_DSCP("DISCARD_PACKET")}, /*DS_IPV6_QOS_DISCARD_PACKET*/
                { 16,   3,   0 STR_DSCP("FLOW_POLICER_PTR")}, /*DS_IPV6_QOS_FLOW_POLICER_PTR*/
                { 12,   1,  20 STR_DSCP("FWD_PTR")}, /*DS_IPV6_QOS_FWD_PTR*/
                {  6,   1,  10 STR_DSCP("PRIORITY")}, /*DS_IPV6_QOS_PRIORITY*/
                {  1,   1,  18 STR_DSCP("PRIORITY_VALID")}, /*DS_IPV6_QOS_PRIORITY_VALID*/
                {  3,   1,   0 STR_DSCP("QOS_POLICY")}, /*DS_IPV6_QOS_QOS_POLICY*/
                {  1,   1,  19 STR_DSCP("RANDOM_LOG_EN")}, /*DS_IPV6_QOS_RANDOM_LOG_EN*/
                {  4,   1,   4 STR_DSCP("RANDOM_THRESHOLD_SHIFT")}, /*DS_IPV6_QOS_RANDOM_THRESHOLD_SHIFT*/
                {  1,   0,   2 STR_DSCP("STATS_MODE")}, /*DS_IPV6_QOS_STATS_MODE*/
                { 16,   3,  16 STR_DSCP("STATS_PTR")}, /*DS_IPV6_QOS_STATS_PTR*/
};

static fields_t ds_ipv4_ucast_da_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("BIDI_PIM_GROUP")}, /*DS_IPV4_UCAST_DA_BIDI_PIM_GROUP*/
                {  1,   1,  27 STR_DSCP("BIDI_PIM_GROUP_VALID")}, /*DS_IPV4_UCAST_DA_BIDI_PIM_GROUP_VALID*/
                {  1,   1,  19 STR_DSCP("DENY_PBR")}, /*DS_IPV4_UCAST_DA_DENY_PBR*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_IPV4_UCAST_DA_DS_FWD_PTR*/
                {  1,   1,  20 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_IPV4_UCAST_DA_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  16 STR_DSCP("EQUAL_COST_PATH_NUM")}, /*DS_IPV4_UCAST_DA_EQUAL_COST_PATH_NUM*/
                {  4,   1,  28 STR_DSCP("EXCEP_SUB_INDEX")}, /*DS_IPV4_UCAST_DA_EXCEP_SUB_INDEX*/
                {  1,   1,  15 STR_DSCP("EXP3_CTL_EN")}, /*DS_IPV4_UCAST_DA_EXP3_CTL_EN*/
                {  1,   0,   1 STR_DSCP("ICMP_CHECK_EN")}, /*DS_IPV4_UCAST_DA_ICMP_CHECK_EN*/
                {  1,   1,  22 STR_DSCP("IP_DA_EXCEPTION_EN")}, /*DS_IPV4_UCAST_DA_IP_DA_EXCEPTION_EN*/
                {  1,   0,   2 STR_DSCP("ISATAP_CHECK_EN")}, /*DS_IPV4_UCAST_DA_ISATAP_CHECK_EN*/
                {  2,   3,  22 STR_DSCP("L3_IF_TYPE")}, /*DS_IPV4_UCAST_DA_L3_IF_TYPE*/
                {  1,   0,   0 STR_DSCP("MCAST_RPF_FAIL_CPU_EN")}, /*DS_IPV4_UCAST_DA_MCAST_RPF_FAIL_CPU_EN*/
                {  2,   3,  20 STR_DSCP("PAYLOAD_SELECT")}, /*DS_IPV4_UCAST_DA_PAYLOAD_SELECT*/
                {  1,   1,  23 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_IPV4_UCAST_DA_PRIORITY_PATH_EN*/
                {  1,   1,  21 STR_DSCP("TTL_CHECK_EN")}, /*DS_IPV4_UCAST_DA_TTL_CHECK_EN*/
                {  3,   3,  28 STR_DSCP("TUNNEL_GRE_OPTIONS")}, /*DS_IPV4_UCAST_DA_TUNNEL_GRE_OPTIONS*/
                {  3,   2,   0 STR_DSCP("TUNNEL_PACKET_TYPE")}, /*DS_IPV4_UCAST_DA_TUNNEL_PACKET_TYPE*/
                {  4,   3,  24 STR_DSCP("TUNNEL_PAYLOAD_OFFSET")}, /*DS_IPV4_UCAST_DA_TUNNEL_PAYLOAD_OFFSET*/
                {  1,   3,  31 STR_DSCP("TUNNEL_PAYLOAD_OFFSET_TYPE")}, /*DS_IPV4_UCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE*/
                {  1,   1,  18 STR_DSCP("VPLS_EN")}, /*DS_IPV4_UCAST_DA_VPLS_EN*/
                { 15,   1,   0 STR_DSCP("VRF_ID")}, /*DS_IPV4_UCAST_DA_VRF_ID*/
};

static fields_t ds_ipv4_mcast_da_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("BIDI_PIM_GROUP")}, /*DS_IPV4_MCAST_DA_BIDI_PIM_GROUP*/
                {  1,   1,  27 STR_DSCP("BIDI_PIM_GROUP_VALID")}, /*DS_IPV4_MCAST_DA_BIDI_PIM_GROUP_VALID*/
                {  1,   1,  19 STR_DSCP("DENY_PBR")}, /*DS_IPV4_MCAST_DA_DENY_PBR*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_IPV4_MCAST_DA_DS_FWD_PTR*/
                {  1,   1,  20 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_IPV4_MCAST_DA_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  16 STR_DSCP("EQUAL_COST_PATH_NUM")}, /*DS_IPV4_MCAST_DA_EQUAL_COST_PATH_NUM*/
                {  4,   1,  28 STR_DSCP("EXCEP_SUB_INDEX")}, /*DS_IPV4_MCAST_DA_EXCEP_SUB_INDEX*/
                {  1,   1,  15 STR_DSCP("EXP3_CTL_EN")}, /*DS_IPV4_MCAST_DA_EXP3_CTL_EN*/
                {  1,   0,   1 STR_DSCP("ICMP_CHECK_EN")}, /*DS_IPV4_MCAST_DA_ICMP_CHECK_EN*/
                {  1,   1,  22 STR_DSCP("IP_DA_EXCEPTION_EN")}, /*DS_IPV4_MCAST_DA_IP_DA_EXCEPTION_EN*/
                {  1,   0,   2 STR_DSCP("ISATAP_CHECK_EN")}, /*DS_IPV4_MCAST_DA_ISATAP_CHECK_EN*/
                {  2,   3,  22 STR_DSCP("L3_IF_TYPE")}, /*DS_IPV4_MCAST_DA_L3_IF_TYPE*/
                {  1,   0,   0 STR_DSCP("MCAST_RPF_FAIL_CPU_EN")}, /*DS_IPV4_MCAST_DA_MCAST_RPF_FAIL_CPU_EN*/
                {  2,   3,  20 STR_DSCP("PAYLOAD_SELECT")}, /*DS_IPV4_MCAST_DA_PAYLOAD_SELECT*/
                {  1,   1,  23 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_IPV4_MCAST_DA_PRIORITY_PATH_EN*/
                {  1,   1,  21 STR_DSCP("TTL_CHECK_EN")}, /*DS_IPV4_MCAST_DA_TTL_CHECK_EN*/
                {  3,   3,  28 STR_DSCP("TUNNEL_GRE_OPTIONS")}, /*DS_IPV4_MCAST_DA_TUNNEL_GRE_OPTIONS*/
                {  3,   2,   0 STR_DSCP("TUNNEL_PACKET_TYPE")}, /*DS_IPV4_MCAST_DA_TUNNEL_PACKET_TYPE*/
                {  4,   3,  24 STR_DSCP("TUNNEL_PAYLOAD_OFFSET")}, /*DS_IPV4_MCAST_DA_TUNNEL_PAYLOAD_OFFSET*/
                {  1,   3,  31 STR_DSCP("TUNNEL_PAYLOAD_OFFSET_TYPE")}, /*DS_IPV4_MCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE*/
                {  1,   1,  18 STR_DSCP("VPLS_EN")}, /*DS_IPV4_MCAST_DA_VPLS_EN*/
                { 15,   1,   0 STR_DSCP("VRF_ID")}, /*DS_IPV4_MCAST_DA_VRF_ID*/
};

static fields_t ds_ipv6_ucast_da_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("BIDI_PIM_GROUP")}, /*DS_IPV6_UCAST_DA_BIDI_PIM_GROUP*/
                {  1,   1,  27 STR_DSCP("BIDI_PIM_GROUP_VALID")}, /*DS_IPV6_UCAST_DA_BIDI_PIM_GROUP_VALID*/
                {  1,   1,  19 STR_DSCP("DENY_PBR")}, /*DS_IPV6_UCAST_DA_DENY_PBR*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_IPV6_UCAST_DA_DS_FWD_PTR*/
                {  1,   1,  20 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_IPV6_UCAST_DA_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  16 STR_DSCP("EQUAL_COST_PATH_NUM")}, /*DS_IPV6_UCAST_DA_EQUAL_COST_PATH_NUM*/
                {  4,   1,  28 STR_DSCP("EXCEP_SUB_INDEX")}, /*DS_IPV6_UCAST_DA_EXCEP_SUB_INDEX*/
                {  1,   1,  15 STR_DSCP("EXP3_CTL_EN")}, /*DS_IPV6_UCAST_DA_EXP3_CTL_EN*/
                {  1,   0,   1 STR_DSCP("ICMP_CHECK_EN")}, /*DS_IPV6_UCAST_DA_ICMP_CHECK_EN*/
                {  1,   1,  22 STR_DSCP("IP_DA_EXCEPTION_EN")}, /*DS_IPV6_UCAST_DA_IP_DA_EXCEPTION_EN*/
                {  1,   0,   2 STR_DSCP("ISATAP_CHECK_EN")}, /*DS_IPV6_UCAST_DA_ISATAP_CHECK_EN*/
                {  2,   3,  22 STR_DSCP("L3_IF_TYPE")}, /*DS_IPV6_UCAST_DA_L3_IF_TYPE*/
                {  1,   0,   0 STR_DSCP("MCAST_RPF_FAIL_CPU_EN")}, /*DS_IPV6_UCAST_DA_MCAST_RPF_FAIL_CPU_EN*/
                {  2,   3,  20 STR_DSCP("PAYLOAD_SELECT")}, /*DS_IPV6_UCAST_DA_PAYLOAD_SELECT*/
                {  1,   1,  23 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_IPV6_UCAST_DA_PRIORITY_PATH_EN*/
                {  1,   1,  21 STR_DSCP("TTL_CHECK_EN")}, /*DS_IPV6_UCAST_DA_TTL_CHECK_EN*/
                {  3,   3,  28 STR_DSCP("TUNNEL_GRE_OPTIONS")}, /*DS_IPV6_UCAST_DA_TUNNEL_GRE_OPTIONS*/
                {  3,   2,   0 STR_DSCP("TUNNEL_PACKET_TYPE")}, /*DS_IPV6_UCAST_DA_TUNNEL_PACKET_TYPE*/
                {  4,   3,  24 STR_DSCP("TUNNEL_PAYLOAD_OFFSET")}, /*DS_IPV6_UCAST_DA_TUNNEL_PAYLOAD_OFFSET*/
                {  1,   3,  31 STR_DSCP("TUNNEL_PAYLOAD_OFFSET_TYPE")}, /*DS_IPV6_UCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE*/
                {  1,   1,  18 STR_DSCP("VPLS_EN")}, /*DS_IPV6_UCAST_DA_VPLS_EN*/
                { 15,   1,   0 STR_DSCP("VRF_ID")}, /*DS_IPV6_UCAST_DA_VRF_ID*/
};

static fields_t ds_ipv6_mcast_da_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("BIDI_PIM_GROUP")}, /*DS_IPV6_MCAST_DA_BIDI_PIM_GROUP*/
                {  1,   1,  27 STR_DSCP("BIDI_PIM_GROUP_VALID")}, /*DS_IPV6_MCAST_DA_BIDI_PIM_GROUP_VALID*/
                {  1,   1,  19 STR_DSCP("DENY_PBR")}, /*DS_IPV6_MCAST_DA_DENY_PBR*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_IPV6_MCAST_DA_DS_FWD_PTR*/
                {  1,   1,  20 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_IPV6_MCAST_DA_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  16 STR_DSCP("EQUAL_COST_PATH_NUM")}, /*DS_IPV6_MCAST_DA_EQUAL_COST_PATH_NUM*/
                {  4,   1,  28 STR_DSCP("EXCEP_SUB_INDEX")}, /*DS_IPV6_MCAST_DA_EXCEP_SUB_INDEX*/
                {  1,   1,  15 STR_DSCP("EXP3_CTL_EN")}, /*DS_IPV6_MCAST_DA_EXP3_CTL_EN*/
                {  1,   0,   1 STR_DSCP("ICMP_CHECK_EN")}, /*DS_IPV6_MCAST_DA_ICMP_CHECK_EN*/
                {  1,   1,  22 STR_DSCP("IP_DA_EXCEPTION_EN")}, /*DS_IPV6_MCAST_DA_IP_DA_EXCEPTION_EN*/
                {  1,   0,   2 STR_DSCP("ISATAP_CHECK_EN")}, /*DS_IPV6_MCAST_DA_ISATAP_CHECK_EN*/
                {  2,   3,  22 STR_DSCP("L3_IF_TYPE")}, /*DS_IPV6_MCAST_DA_L3_IF_TYPE*/
                {  1,   0,   0 STR_DSCP("MCAST_RPF_FAIL_CPU_EN")}, /*DS_IPV6_MCAST_DA_MCAST_RPF_FAIL_CPU_EN*/
                {  2,   3,  20 STR_DSCP("PAYLOAD_SELECT")}, /*DS_IPV6_MCAST_DA_PAYLOAD_SELECT*/
                {  1,   1,  23 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_IPV6_MCAST_DA_PRIORITY_PATH_EN*/
                {  1,   1,  21 STR_DSCP("TTL_CHECK_EN")}, /*DS_IPV6_MCAST_DA_TTL_CHECK_EN*/
                {  3,   3,  28 STR_DSCP("TUNNEL_GRE_OPTIONS")}, /*DS_IPV6_MCAST_DA_TUNNEL_GRE_OPTIONS*/
                {  3,   2,   0 STR_DSCP("TUNNEL_PACKET_TYPE")}, /*DS_IPV6_MCAST_DA_TUNNEL_PACKET_TYPE*/
                {  4,   3,  24 STR_DSCP("TUNNEL_PAYLOAD_OFFSET")}, /*DS_IPV6_MCAST_DA_TUNNEL_PAYLOAD_OFFSET*/
                {  1,   3,  31 STR_DSCP("TUNNEL_PAYLOAD_OFFSET_TYPE")}, /*DS_IPV6_MCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE*/
                {  1,   1,  18 STR_DSCP("VPLS_EN")}, /*DS_IPV6_MCAST_DA_VPLS_EN*/
                { 15,   1,   0 STR_DSCP("VRF_ID")}, /*DS_IPV6_MCAST_DA_VRF_ID*/
};

static fields_t ds_ipv4_ucast_pbr_dual_da_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("BIDI_PIM_GROUP")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP*/
                {  1,   1,  27 STR_DSCP("BIDI_PIM_GROUP_VALID")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP_VALID*/
                {  1,   1,  19 STR_DSCP("DENY_PBR")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_DENY_PBR*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_DS_FWD_PTR*/
                {  1,   1,  20 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  16 STR_DSCP("EQUAL_COST_PATH_NUM")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM*/
                {  4,   1,  28 STR_DSCP("EXCEP_SUB_INDEX")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_EXCEP_SUB_INDEX*/
                {  1,   1,  15 STR_DSCP("EXP3_CTL_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_EXP3_CTL_EN*/
                {  1,   0,   1 STR_DSCP("ICMP_CHECK_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_ICMP_CHECK_EN*/
                {  1,   1,  22 STR_DSCP("IP_DA_EXCEPTION_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_IP_DA_EXCEPTION_EN*/
                {  1,   0,   2 STR_DSCP("ISATAP_CHECK_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_ISATAP_CHECK_EN*/
                {  2,   3,  22 STR_DSCP("L3_IF_TYPE")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_L3_IF_TYPE*/
                {  1,   0,   0 STR_DSCP("MCAST_RPF_FAIL_CPU_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_MCAST_RPF_FAIL_CPU_EN*/
                {  2,   3,  20 STR_DSCP("PAYLOAD_SELECT")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_PAYLOAD_SELECT*/
                {  1,   1,  23 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_PRIORITY_PATH_EN*/
                {  1,   1,  21 STR_DSCP("TTL_CHECK_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_TTL_CHECK_EN*/
                {  3,   3,  28 STR_DSCP("TUNNEL_GRE_OPTIONS")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_GRE_OPTIONS*/
                {  3,   2,   0 STR_DSCP("TUNNEL_PACKET_TYPE")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_PACKET_TYPE*/
                {  4,   3,  24 STR_DSCP("TUNNEL_PAYLOAD_OFFSET")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET*/
                {  1,   3,  31 STR_DSCP("TUNNEL_PAYLOAD_OFFSET_TYPE")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET_TYPE*/
                {  1,   1,  18 STR_DSCP("VPLS_EN")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_VPLS_EN*/
                { 15,   1,   0 STR_DSCP("VRF_ID")}, /*DS_IPV4_UCAST_PBR_DUAL_DA_VRF_ID*/
};

static fields_t ds_ipv6_ucast_pbr_dual_da_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("BIDI_PIM_GROUP")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP*/
                {  1,   1,  27 STR_DSCP("BIDI_PIM_GROUP_VALID")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP_VALID*/
                {  1,   1,  19 STR_DSCP("DENY_PBR")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_DENY_PBR*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_DS_FWD_PTR*/
                {  1,   1,  20 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  16 STR_DSCP("EQUAL_COST_PATH_NUM")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM*/
                {  4,   1,  28 STR_DSCP("EXCEP_SUB_INDEX")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_EXCEP_SUB_INDEX*/
                {  1,   1,  15 STR_DSCP("EXP3_CTL_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_EXP3_CTL_EN*/
                {  1,   0,   1 STR_DSCP("ICMP_CHECK_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_ICMP_CHECK_EN*/
                {  1,   1,  22 STR_DSCP("IP_DA_EXCEPTION_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_IP_DA_EXCEPTION_EN*/
                {  1,   0,   2 STR_DSCP("ISATAP_CHECK_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_ISATAP_CHECK_EN*/
                {  2,   3,  22 STR_DSCP("L3_IF_TYPE")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_L3_IF_TYPE*/
                {  1,   0,   0 STR_DSCP("MCAST_RPF_FAIL_CPU_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_MCAST_RPF_FAIL_CPU_EN*/
                {  2,   3,  20 STR_DSCP("PAYLOAD_SELECT")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_PAYLOAD_SELECT*/
                {  1,   1,  23 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_PRIORITY_PATH_EN*/
                {  1,   1,  21 STR_DSCP("TTL_CHECK_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_TTL_CHECK_EN*/
                {  3,   3,  28 STR_DSCP("TUNNEL_GRE_OPTIONS")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_GRE_OPTIONS*/
                {  3,   2,   0 STR_DSCP("TUNNEL_PACKET_TYPE")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_PACKET_TYPE*/
                {  4,   3,  24 STR_DSCP("TUNNEL_PAYLOAD_OFFSET")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET*/
                {  1,   3,  31 STR_DSCP("TUNNEL_PAYLOAD_OFFSET_TYPE")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET_TYPE*/
                {  1,   1,  18 STR_DSCP("VPLS_EN")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_VPLS_EN*/
                { 15,   1,   0 STR_DSCP("VRF_ID")}, /*DS_IPV6_UCAST_PBR_DUAL_DA_VRF_ID*/
};

static fields_t ds_ipv4_ucast_sa_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("CHECK_EN")}, /*DS_IPV4_UCAST_SA_CHECK_EN*/
                { 16,   3,   0 STR_DSCP("IF_ID0")}, /*DS_IPV4_UCAST_SA_IF_ID0*/
                { 16,   3,  16 STR_DSCP("IF_ID1")}, /*DS_IPV4_UCAST_SA_IF_ID1*/
                { 16,   1,   0 STR_DSCP("IF_ID2")}, /*DS_IPV4_UCAST_SA_IF_ID2*/
                { 16,   1,  16 STR_DSCP("IF_ID3")}, /*DS_IPV4_UCAST_SA_IF_ID3*/
                {  1,   2,   0 STR_DSCP("IF_ID_VALID0")}, /*DS_IPV4_UCAST_SA_IF_ID_VALID0*/
                {  1,   2,   1 STR_DSCP("IF_ID_VALID1")}, /*DS_IPV4_UCAST_SA_IF_ID_VALID1*/
                {  1,   0,   0 STR_DSCP("IF_ID_VALID2")}, /*DS_IPV4_UCAST_SA_IF_ID_VALID2*/
                {  1,   0,   1 STR_DSCP("IF_ID_VALID3")}, /*DS_IPV4_UCAST_SA_IF_ID_VALID3*/
                {  1,   2,   2 STR_DSCP("IPSA_MORE_RPF_IF")}, /*DS_IPV4_UCAST_SA_IPSA_MORE_RPF_IF*/
};

static fields_t ds_ipv6_ucast_sa_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("CHECK_EN")}, /*DS_IPV6_UCAST_SA_CHECK_EN*/
                { 16,   3,   0 STR_DSCP("IF_ID0")}, /*DS_IPV6_UCAST_SA_IF_ID0*/
                { 16,   3,  16 STR_DSCP("IF_ID1")}, /*DS_IPV6_UCAST_SA_IF_ID1*/
                { 16,   1,   0 STR_DSCP("IF_ID2")}, /*DS_IPV6_UCAST_SA_IF_ID2*/
                { 16,   1,  16 STR_DSCP("IF_ID3")}, /*DS_IPV6_UCAST_SA_IF_ID3*/
                {  1,   2,   0 STR_DSCP("IF_ID_VALID0")}, /*DS_IPV6_UCAST_SA_IF_ID_VALID0*/
                {  1,   2,   1 STR_DSCP("IF_ID_VALID1")}, /*DS_IPV6_UCAST_SA_IF_ID_VALID1*/
                {  1,   0,   0 STR_DSCP("IF_ID_VALID2")}, /*DS_IPV6_UCAST_SA_IF_ID_VALID2*/
                {  1,   0,   1 STR_DSCP("IF_ID_VALID3")}, /*DS_IPV6_UCAST_SA_IF_ID_VALID3*/
                {  1,   2,   2 STR_DSCP("IPSA_MORE_RPF_IF")}, /*DS_IPV6_UCAST_SA_IPSA_MORE_RPF_IF*/
};

static fields_t ds_ipv4_mcast_rpf_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("CHECK_EN")}, /*DS_IPV4_MCAST_RPF_CHECK_EN*/
                { 16,   3,   0 STR_DSCP("IF_ID0")}, /*DS_IPV4_MCAST_RPF_IF_ID0*/
                { 16,   3,  16 STR_DSCP("IF_ID1")}, /*DS_IPV4_MCAST_RPF_IF_ID1*/
                { 16,   1,   0 STR_DSCP("IF_ID2")}, /*DS_IPV4_MCAST_RPF_IF_ID2*/
                { 16,   1,  16 STR_DSCP("IF_ID3")}, /*DS_IPV4_MCAST_RPF_IF_ID3*/
                {  1,   2,   0 STR_DSCP("IF_ID_VALID0")}, /*DS_IPV4_MCAST_RPF_IF_ID_VALID0*/
                {  1,   2,   1 STR_DSCP("IF_ID_VALID1")}, /*DS_IPV4_MCAST_RPF_IF_ID_VALID1*/
                {  1,   0,   0 STR_DSCP("IF_ID_VALID2")}, /*DS_IPV4_MCAST_RPF_IF_ID_VALID2*/
                {  1,   0,   1 STR_DSCP("IF_ID_VALID3")}, /*DS_IPV4_MCAST_RPF_IF_ID_VALID3*/
                {  1,   2,   2 STR_DSCP("IPSA_MORE_RPF_IF")}, /*DS_IPV4_MCAST_RPF_IPSA_MORE_RPF_IF*/
};

static fields_t ds_ipv6_mcast_rpf_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("CHECK_EN")}, /*DS_IPV6_MCAST_RPF_CHECK_EN*/
                { 16,   3,   0 STR_DSCP("IF_ID0")}, /*DS_IPV6_MCAST_RPF_IF_ID0*/
                { 16,   3,  16 STR_DSCP("IF_ID1")}, /*DS_IPV6_MCAST_RPF_IF_ID1*/
                { 16,   1,   0 STR_DSCP("IF_ID2")}, /*DS_IPV6_MCAST_RPF_IF_ID2*/
                { 16,   1,  16 STR_DSCP("IF_ID3")}, /*DS_IPV6_MCAST_RPF_IF_ID3*/
                {  1,   2,   0 STR_DSCP("IF_ID_VALID0")}, /*DS_IPV6_MCAST_RPF_IF_ID_VALID0*/
                {  1,   2,   1 STR_DSCP("IF_ID_VALID1")}, /*DS_IPV6_MCAST_RPF_IF_ID_VALID1*/
                {  1,   0,   0 STR_DSCP("IF_ID_VALID2")}, /*DS_IPV6_MCAST_RPF_IF_ID_VALID2*/
                {  1,   0,   1 STR_DSCP("IF_ID_VALID3")}, /*DS_IPV6_MCAST_RPF_IF_ID_VALID3*/
                {  1,   2,   2 STR_DSCP("IPSA_MORE_RPF_IF")}, /*DS_IPV6_MCAST_RPF_IPSA_MORE_RPF_IF*/
};

static fields_t ds_ipv4_sa_nat_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("FORCE_IP_SA_FWD")}, /*DS_IPV4_SA_NAT_FORCE_IP_SA_FWD*/
                {  1,   1,  19 STR_DSCP("IPV4_EMBED_MODE")}, /*DS_IPV4_SA_NAT_IPV4_EMBED_MODE*/
                { 32,   3,   0 STR_DSCP("IP_SA")}, /*DS_IPV4_SA_NAT_IP_SA*/
                {  1,   0,   1 STR_DSCP("IP_SA_FWD_PTR_VALID")}, /*DS_IPV4_SA_NAT_IP_SA_FWD_PTR_VALID*/
                {  2,   1,  20 STR_DSCP("IP_SA_MODE")}, /*DS_IPV4_SA_NAT_IP_SA_MODE*/
                {  8,   1,  24 STR_DSCP("IP_SA_PREFIX")}, /*DS_IPV4_SA_NAT_IP_SA_PREFIX*/
                {  3,   1,  16 STR_DSCP("IP_SA_PREFIX_LEN")}, /*DS_IPV4_SA_NAT_IP_SA_PREFIX_LEN*/
                { 16,   1,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV4_SA_NAT_L4_SOURCE_PORT*/
                {  1,   2,   0 STR_DSCP("REPLACE_IP_SA")}, /*DS_IPV4_SA_NAT_REPLACE_IP_SA*/
                {  1,   0,   0 STR_DSCP("REPLACE_L4_SOURCE_PORT")}, /*DS_IPV4_SA_NAT_REPLACE_L4_SOURCE_PORT*/
};

static fields_t ds_ipv6_sa_nat_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("FORCE_IP_SA_FWD")}, /*DS_IPV6_SA_NAT_FORCE_IP_SA_FWD*/
                {  1,   1,  19 STR_DSCP("IPV4_EMBED_MODE")}, /*DS_IPV6_SA_NAT_IPV4_EMBED_MODE*/
                { 32,   3,   0 STR_DSCP("IP_SA")}, /*DS_IPV6_SA_NAT_IP_SA*/
                {  1,   0,   1 STR_DSCP("IP_SA_FWD_PTR_VALID")}, /*DS_IPV6_SA_NAT_IP_SA_FWD_PTR_VALID*/
                {  2,   1,  20 STR_DSCP("IP_SA_MODE")}, /*DS_IPV6_SA_NAT_IP_SA_MODE*/
                {  8,   1,  24 STR_DSCP("IP_SA_PREFIX")}, /*DS_IPV6_SA_NAT_IP_SA_PREFIX*/
                {  3,   1,  16 STR_DSCP("IP_SA_PREFIX_LEN")}, /*DS_IPV6_SA_NAT_IP_SA_PREFIX_LEN*/
                { 16,   1,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV6_SA_NAT_L4_SOURCE_PORT*/
                {  1,   2,   0 STR_DSCP("REPLACE_IP_SA")}, /*DS_IPV6_SA_NAT_REPLACE_IP_SA*/
                {  1,   0,   0 STR_DSCP("REPLACE_L4_SOURCE_PORT")}, /*DS_IPV6_SA_NAT_REPLACE_L4_SOURCE_PORT*/
};

static fields_t ds_user_id_vlan_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("APS_SELECT_VALID")}, /*DS_USER_ID_VLAN_APS_SELECT_VALID*/
                { 16,   1,   0 STR_DSCP("BINDING_DATAH")}, /*DS_USER_ID_VLAN_BINDING_DATAH*/
                { 16,   3,   0 STR_DSCP("BINDING_DATAL")}, /*DS_USER_ID_VLAN_BINDING_DATAL*/
                { 16,   3,  16 STR_DSCP("BINDING_DATAM")}, /*DS_USER_ID_VLAN_BINDING_DATAM*/
                {  1,   2,   1 STR_DSCP("BINDING_EN")}, /*DS_USER_ID_VLAN_BINDING_EN*/
                {  1,   2,   0 STR_DSCP("BINDING_MAC_SA")}, /*DS_USER_ID_VLAN_BINDING_MAC_SA*/
                {  1,   0,   1 STR_DSCP("BY_PASS_ALL")}, /*DS_USER_ID_VLAN_BY_PASS_ALL*/
                {  1,   2,   2 STR_DSCP("DS_FWD_PTR_VALID")}, /*DS_USER_ID_VLAN_DS_FWD_PTR_VALID*/
                {  1,   0,   2 STR_DSCP("EXCEPTION_EN")}, /*DS_USER_ID_VLAN_EXCEPTION_EN*/
                {  1,   1,  29 STR_DSCP("SRC_COMMUNICATE_PORT")}, /*DS_USER_ID_VLAN_SRC_COMMUNICATE_PORT*/
                {  1,   1,  31 STR_DSCP("SRC_QUEUE_SELECT")}, /*DS_USER_ID_VLAN_SRC_QUEUE_SELECT*/
                { 13,   1,  16 STR_DSCP("USER_VLAN_PTR")}, /*DS_USER_ID_VLAN_USER_VLAN_PTR*/
                {  1,   1,  30 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_USER_ID_VLAN_VPLS_PORT_TYPE*/
};

static fields_t ds_user_id_mac_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("APS_SELECT_VALID")}, /*DS_USER_ID_MAC_APS_SELECT_VALID*/
                { 16,   1,   0 STR_DSCP("BINDING_DATAH")}, /*DS_USER_ID_MAC_BINDING_DATAH*/
                { 16,   3,   0 STR_DSCP("BINDING_DATAL")}, /*DS_USER_ID_MAC_BINDING_DATAL*/
                { 16,   3,  16 STR_DSCP("BINDING_DATAM")}, /*DS_USER_ID_MAC_BINDING_DATAM*/
                {  1,   2,   1 STR_DSCP("BINDING_EN")}, /*DS_USER_ID_MAC_BINDING_EN*/
                {  1,   2,   0 STR_DSCP("BINDING_MAC_SA")}, /*DS_USER_ID_MAC_BINDING_MAC_SA*/
                {  1,   0,   1 STR_DSCP("BY_PASS_ALL")}, /*DS_USER_ID_MAC_BY_PASS_ALL*/
                {  1,   2,   2 STR_DSCP("DS_FWD_PTR_VALID")}, /*DS_USER_ID_MAC_DS_FWD_PTR_VALID*/
                {  1,   0,   2 STR_DSCP("EXCEPTION_EN")}, /*DS_USER_ID_MAC_EXCEPTION_EN*/
                {  1,   1,  29 STR_DSCP("SRC_COMMUNICATE_PORT")}, /*DS_USER_ID_MAC_SRC_COMMUNICATE_PORT*/
                {  1,   1,  31 STR_DSCP("SRC_QUEUE_SELECT")}, /*DS_USER_ID_MAC_SRC_QUEUE_SELECT*/
                { 13,   1,  16 STR_DSCP("USER_VLAN_PTR")}, /*DS_USER_ID_MAC_USER_VLAN_PTR*/
                {  1,   1,  30 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_USER_ID_MAC_VPLS_PORT_TYPE*/
};

static fields_t ds_user_id_ipv4_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("APS_SELECT_VALID")}, /*DS_USER_ID_IPV4_APS_SELECT_VALID*/
                { 16,   1,   0 STR_DSCP("BINDING_DATAH")}, /*DS_USER_ID_IPV4_BINDING_DATAH*/
                { 16,   3,   0 STR_DSCP("BINDING_DATAL")}, /*DS_USER_ID_IPV4_BINDING_DATAL*/
                { 16,   3,  16 STR_DSCP("BINDING_DATAM")}, /*DS_USER_ID_IPV4_BINDING_DATAM*/
                {  1,   2,   1 STR_DSCP("BINDING_EN")}, /*DS_USER_ID_IPV4_BINDING_EN*/
                {  1,   2,   0 STR_DSCP("BINDING_MAC_SA")}, /*DS_USER_ID_IPV4_BINDING_MAC_SA*/
                {  1,   0,   1 STR_DSCP("BY_PASS_ALL")}, /*DS_USER_ID_IPV4_BY_PASS_ALL*/
                {  1,   2,   2 STR_DSCP("DS_FWD_PTR_VALID")}, /*DS_USER_ID_IPV4_DS_FWD_PTR_VALID*/
                {  1,   0,   2 STR_DSCP("EXCEPTION_EN")}, /*DS_USER_ID_IPV4_EXCEPTION_EN*/
                {  1,   1,  29 STR_DSCP("SRC_COMMUNICATE_PORT")}, /*DS_USER_ID_IPV4_SRC_COMMUNICATE_PORT*/
                {  1,   1,  31 STR_DSCP("SRC_QUEUE_SELECT")}, /*DS_USER_ID_IPV4_SRC_QUEUE_SELECT*/
                { 13,   1,  16 STR_DSCP("USER_VLAN_PTR")}, /*DS_USER_ID_IPV4_USER_VLAN_PTR*/
                {  1,   1,  30 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_USER_ID_IPV4_VPLS_PORT_TYPE*/
};

static fields_t ds_user_id_ipv6_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("APS_SELECT_VALID")}, /*DS_USER_ID_IPV6_APS_SELECT_VALID*/
                { 16,   1,   0 STR_DSCP("BINDING_DATAH")}, /*DS_USER_ID_IPV6_BINDING_DATAH*/
                { 16,   3,   0 STR_DSCP("BINDING_DATAL")}, /*DS_USER_ID_IPV6_BINDING_DATAL*/
                { 16,   3,  16 STR_DSCP("BINDING_DATAM")}, /*DS_USER_ID_IPV6_BINDING_DATAM*/
                {  1,   2,   1 STR_DSCP("BINDING_EN")}, /*DS_USER_ID_IPV6_BINDING_EN*/
                {  1,   2,   0 STR_DSCP("BINDING_MAC_SA")}, /*DS_USER_ID_IPV6_BINDING_MAC_SA*/
                {  1,   0,   1 STR_DSCP("BY_PASS_ALL")}, /*DS_USER_ID_IPV6_BY_PASS_ALL*/
                {  1,   2,   2 STR_DSCP("DS_FWD_PTR_VALID")}, /*DS_USER_ID_IPV6_DS_FWD_PTR_VALID*/
                {  1,   0,   2 STR_DSCP("EXCEPTION_EN")}, /*DS_USER_ID_IPV6_EXCEPTION_EN*/
                {  1,   1,  29 STR_DSCP("SRC_COMMUNICATE_PORT")}, /*DS_USER_ID_IPV6_SRC_COMMUNICATE_PORT*/
                {  1,   1,  31 STR_DSCP("SRC_QUEUE_SELECT")}, /*DS_USER_ID_IPV6_SRC_QUEUE_SELECT*/
                { 13,   1,  16 STR_DSCP("USER_VLAN_PTR")}, /*DS_USER_ID_IPV6_USER_VLAN_PTR*/
                {  1,   1,  30 STR_DSCP("VPLS_PORT_TYPE")}, /*DS_USER_ID_IPV6_VPLS_PORT_TYPE*/
};

static fields_t ds_l2_edit_eth4w_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("DERIVE_MCAST_MAC")}, /*DS_L2_EDIT_ETH4W_DERIVE_MCAST_MAC*/
                { 16,   1,   0 STR_DSCP("MAC_DAH")}, /*DS_L2_EDIT_ETH4W_MAC_DAH*/
                { 32,   3,   0 STR_DSCP("MAC_DAL")}, /*DS_L2_EDIT_ETH4W_MAC_DAL*/
                {  1,   2,   0 STR_DSCP("MAC_SA_VALID")}, /*DS_L2_EDIT_ETH4W_MAC_SA_VALID*/
                {  1,   1,  31 STR_DSCP("OUTPUT_CVLANID_VALID")}, /*DS_L2_EDIT_ETH4W_OUTPUT_CVLANID_VALID*/
                {  1,   2,   2 STR_DSCP("OUTPUT_VLANID_IS_SVLAN")}, /*DS_L2_EDIT_ETH4W_OUTPUT_VLANID_IS_SVLAN*/
                { 12,   1,  16 STR_DSCP("OUTPUT_VLAN_ID")}, /*DS_L2_EDIT_ETH4W_OUTPUT_VLAN_ID*/
                {  1,   2,   1 STR_DSCP("OUTPUT_VLAN_ID_VALID")}, /*DS_L2_EDIT_ETH4W_OUTPUT_VLAN_ID_VALID*/
                {  1,   0,   1 STR_DSCP("OVERWRITE_ETHER_TYPE")}, /*DS_L2_EDIT_ETH4W_OVERWRITE_ETHER_TYPE*/
                {  3,   1,  28 STR_DSCP("PACKET_TYPE")}, /*DS_L2_EDIT_ETH4W_PACKET_TYPE*/
                {  1,   0,   0 STR_DSCP("TYPE")}, /*DS_L2_EDIT_ETH4W_TYPE*/
};

static fields_t ds_l2_edit_eth8w_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("DERIVE_MCAST_MAC")}, /*DS_L2_EDIT_ETH8W_DERIVE_MCAST_MAC*/
                { 16,   1,   0 STR_DSCP("MAC_DAH")}, /*DS_L2_EDIT_ETH8W_MAC_DAH*/
                { 32,   3,   0 STR_DSCP("MAC_DAL")}, /*DS_L2_EDIT_ETH8W_MAC_DAL*/
                { 16,   5,   0 STR_DSCP("MAC_SAH")}, /*DS_L2_EDIT_ETH8W_MAC_SAH*/
                { 32,   7,   0 STR_DSCP("MAC_SAL")}, /*DS_L2_EDIT_ETH8W_MAC_SAL*/
                {  1,   2,   0 STR_DSCP("MAC_SA_VALID")}, /*DS_L2_EDIT_ETH8W_MAC_SA_VALID*/
                {  3,   4,   0 STR_DSCP("OUTPUT_CVLAN_IDH")}, /*DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_IDH*/
                {  3,   6,   0 STR_DSCP("OUTPUT_CVLAN_IDL")}, /*DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_IDL*/
                {  6,   5,  26 STR_DSCP("OUTPUT_CVLAN_IDM")}, /*DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_IDM*/
                {  1,   1,  31 STR_DSCP("OUTPUT_CVLAN_ID_VALID")}, /*DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_ID_VALID*/
                {  1,   2,   2 STR_DSCP("OUTPUT_VLANID_IS_SVLAN")}, /*DS_L2_EDIT_ETH8W_OUTPUT_VLANID_IS_SVLAN*/
                { 12,   1,  16 STR_DSCP("OUTPUT_VLAN_ID")}, /*DS_L2_EDIT_ETH8W_OUTPUT_VLAN_ID*/
                {  1,   2,   1 STR_DSCP("OUTPUT_VLAN_ID_VALID")}, /*DS_L2_EDIT_ETH8W_OUTPUT_VLAN_ID_VALID*/
                {  1,   0,   1 STR_DSCP("OVERWRITE_ETHER_TYPE")}, /*DS_L2_EDIT_ETH8W_OVERWRITE_ETHER_TYPE*/
                {  3,   1,  28 STR_DSCP("PACKET_TYPE")}, /*DS_L2_EDIT_ETH8W_PACKET_TYPE*/
                {  1,   0,   0 STR_DSCP("TYPE")}, /*DS_L2_EDIT_ETH8W_TYPE*/
};

static fields_t ds_l2_edit_flex4w_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("PACKET_TYPE")}, /*DS_L2_EDIT_FLEX4W_PACKET_TYPE*/
                {  3,   1,  28 STR_DSCP("REWRITE_BYTE_NUM")}, /*DS_L2_EDIT_FLEX4W_REWRITE_BYTE_NUM*/
                { 24,   1,   0 STR_DSCP("REWRITE_STRINGH")}, /*DS_L2_EDIT_FLEX4W_REWRITE_STRINGH*/
                { 32,   3,   0 STR_DSCP("REWRITE_STRINGL")}, /*DS_L2_EDIT_FLEX4W_REWRITE_STRINGL*/
};

static fields_t ds_l2_edit_flex8w_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("PACKET_TYPE")}, /*DS_L2_EDIT_FLEX8W_PACKET_TYPE*/
                {  4,   1,  28 STR_DSCP("REWRITE_BYTE_NUM")}, /*DS_L2_EDIT_FLEX8W_REWRITE_BYTE_NUM*/
                { 32,   7,   0 STR_DSCP("REWRITE_STRING0")}, /*DS_L2_EDIT_FLEX8W_REWRITE_STRING0*/
                { 32,   5,   0 STR_DSCP("REWRITE_STRING1")}, /*DS_L2_EDIT_FLEX8W_REWRITE_STRING1*/
                { 32,   3,   0 STR_DSCP("REWRITE_STRING2")}, /*DS_L2_EDIT_FLEX8W_REWRITE_STRING2*/
                { 24,   1,   0 STR_DSCP("REWRITE_STRING3")}, /*DS_L2_EDIT_FLEX8W_REWRITE_STRING3*/
};

static fields_t ds_l2_edit_loopback_tbl_field[] = {
                { 22,   1,   0 STR_DSCP("LB_DEST_MAP")}, /*DS_L2_EDIT_LOOPBACK_LB_DEST_MAP*/
                {  1,   1,  22 STR_DSCP("LB_LENGTH_ADJUST_TYPE")}, /*DS_L2_EDIT_LOOPBACK_LB_LENGTH_ADJUST_TYPE*/
                {  1,   3,  20 STR_DSCP("LB_NEXT_HOP_EXT")}, /*DS_L2_EDIT_LOOPBACK_LB_NEXT_HOP_EXT*/
                { 20,   3,   0 STR_DSCP("LB_NEXT_HOP_PTR")}, /*DS_L2_EDIT_LOOPBACK_LB_NEXT_HOP_PTR*/
};

static fields_t ds_l2_edit_pbb8w_tbl_field[] = {
                {  1,   3,  31 STR_DSCP("BTAG_CFI")}, /*DS_L2_EDIT_PBB8W_BTAG_CFI*/
                {  3,   3,  28 STR_DSCP("BTAG_COS")}, /*DS_L2_EDIT_PBB8W_BTAG_COS*/
                { 12,   1,   0 STR_DSCP("BVLAN_ID")}, /*DS_L2_EDIT_PBB8W_BVLAN_ID*/
                {  1,   1,  20 STR_DSCP("BVLAN_TAGGED")}, /*DS_L2_EDIT_PBB8W_BVLAN_TAGGED*/
                {  1,   1,  12 STR_DSCP("BVLAN_TAG_DISABLE")}, /*DS_L2_EDIT_PBB8W_BVLAN_TAG_DISABLE*/
                {  1,   2,   0 STR_DSCP("BVLAN_VALID")}, /*DS_L2_EDIT_PBB8W_BVLAN_VALID*/
                {  1,   1,  19 STR_DSCP("COPY_NCA_RES")}, /*DS_L2_EDIT_PBB8W_COPY_NCA_RES*/
                {  1,   2,   2 STR_DSCP("DERIVE_BTAG_COS")}, /*DS_L2_EDIT_PBB8W_DERIVE_BTAG_COS*/
                {  1,   1,  15 STR_DSCP("DERIVE_ITAG_COS")}, /*DS_L2_EDIT_PBB8W_DERIVE_ITAG_COS*/
                {  1,   0,   1 STR_DSCP("DERIVE_MAC_DA")}, /*DS_L2_EDIT_PBB8W_DERIVE_MAC_DA*/
                {  1,   0,   0 STR_DSCP("ISID_VALID")}, /*DS_L2_EDIT_PBB8W_ISID_VALID*/
                {  1,   1,  14 STR_DSCP("ITAG_CFI")}, /*DS_L2_EDIT_PBB8W_ITAG_CFI*/
                {  3,   1,  16 STR_DSCP("ITAG_COS")}, /*DS_L2_EDIT_PBB8W_ITAG_COS*/
                { 24,   3,   0 STR_DSCP("I_SID")}, /*DS_L2_EDIT_PBB8W_I_SID*/
                { 32,   7,   0 STR_DSCP("MAC_DA310")}, /*DS_L2_EDIT_PBB8W_MAC_DA310*/
                { 16,   5,   0 STR_DSCP("MAC_DA4732")}, /*DS_L2_EDIT_PBB8W_MAC_DA4732*/
                {  1,   2,   1 STR_DSCP("MAC_DA_VALID")}, /*DS_L2_EDIT_PBB8W_MAC_DA_VALID*/
                {  1,   0,   2 STR_DSCP("MAC_SA_VALID")}, /*DS_L2_EDIT_PBB8W_MAC_SA_VALID*/
                {  1,   3,  27 STR_DSCP("NCA")}, /*DS_L2_EDIT_PBB8W_NCA*/
                {  1,   1,  13 STR_DSCP("PBB_HEADER_OP_TYPE")}, /*DS_L2_EDIT_PBB8W_PBB_HEADER_OP_TYPE*/
                {  1,   3,  26 STR_DSCP("RES1")}, /*DS_L2_EDIT_PBB8W_RES1*/
                {  2,   3,  24 STR_DSCP("RES2")}, /*DS_L2_EDIT_PBB8W_RES2*/
};

static fields_t ds_l2_edit_pbb4w_tbl_field[] = {
                {  1,   3,  31 STR_DSCP("BTAG_CFI")}, /*DS_L2_EDIT_PBB4W_BTAG_CFI*/
                {  3,   3,  28 STR_DSCP("BTAG_COS")}, /*DS_L2_EDIT_PBB4W_BTAG_COS*/
                { 12,   1,   0 STR_DSCP("BVLAN_ID")}, /*DS_L2_EDIT_PBB4W_BVLAN_ID*/
                {  1,   1,  20 STR_DSCP("BVLAN_TAGGED")}, /*DS_L2_EDIT_PBB4W_BVLAN_TAGGED*/
                {  1,   1,  12 STR_DSCP("BVLAN_TAG_DISABLE")}, /*DS_L2_EDIT_PBB4W_BVLAN_TAG_DISABLE*/
                {  1,   2,   0 STR_DSCP("BVLAN_VALID")}, /*DS_L2_EDIT_PBB4W_BVLAN_VALID*/
                {  1,   1,  19 STR_DSCP("COPY_NCA_RES")}, /*DS_L2_EDIT_PBB4W_COPY_NCA_RES*/
                {  1,   1,  15 STR_DSCP("DERIVE_ITAG_COS")}, /*DS_L2_EDIT_PBB4W_DERIVE_ITAG_COS*/
                {  1,   0,   1 STR_DSCP("DERIVE_MAC_DA")}, /*DS_L2_EDIT_PBB4W_DERIVE_MAC_DA*/
                {  1,   0,   0 STR_DSCP("ISID_VALID")}, /*DS_L2_EDIT_PBB4W_ISID_VALID*/
                {  1,   1,  14 STR_DSCP("ITAG_CFI")}, /*DS_L2_EDIT_PBB4W_ITAG_CFI*/
                {  3,   1,  16 STR_DSCP("ITAG_COS")}, /*DS_L2_EDIT_PBB4W_ITAG_COS*/
                { 24,   3,   0 STR_DSCP("I_SID")}, /*DS_L2_EDIT_PBB4W_I_SID*/
                {  1,   2,   1 STR_DSCP("MACDA_VALID")}, /*DS_L2_EDIT_PBB4W_MACDA_VALID*/
                {  1,   0,   2 STR_DSCP("MAC_SA_VALID")}, /*DS_L2_EDIT_PBB4W_MAC_SA_VALID*/
                {  1,   2,   2 STR_DSCP("MAP_BTAG_COS")}, /*DS_L2_EDIT_PBB4W_MAP_BTAG_COS*/
                {  1,   3,  27 STR_DSCP("NCA")}, /*DS_L2_EDIT_PBB4W_NCA*/
                {  1,   1,  13 STR_DSCP("PBB_HEADER_OP_TYPE")}, /*DS_L2_EDIT_PBB4W_PBB_HEADER_OP_TYPE*/
                {  1,   3,  26 STR_DSCP("RES1")}, /*DS_L2_EDIT_PBB4W_RES1*/
                {  2,   3,  24 STR_DSCP("RES2")}, /*DS_L2_EDIT_PBB4W_RES2*/
};

static fields_t ds_l3edit_mpls4w_tbl_field[] = {
                {  1,   1,  31 STR_DSCP("DERIVE_EXP0")}, /*DS_L3EDIT_MPLS4W_DERIVE_EXP0*/
                {  1,   3,  31 STR_DSCP("DERIVE_EXP1")}, /*DS_L3EDIT_MPLS4W_DERIVE_EXP1*/
                {  3,   1,  28 STR_DSCP("EXP0")}, /*DS_L3EDIT_MPLS4W_EXP0*/
                {  3,   3,  28 STR_DSCP("EXP1")}, /*DS_L3EDIT_MPLS4W_EXP1*/
                { 20,   1,   0 STR_DSCP("LABEL0")}, /*DS_L3EDIT_MPLS4W_LABEL0*/
                { 20,   3,   0 STR_DSCP("LABEL1")}, /*DS_L3EDIT_MPLS4W_LABEL1*/
                {  1,   2,   2 STR_DSCP("LABEL_VALID1")}, /*DS_L3EDIT_MPLS4W_LABEL_VALID1*/
                {  1,   0,   0 STR_DSCP("MAP_TTL0")}, /*DS_L3EDIT_MPLS4W_MAP_TTL0*/
                {  1,   2,   0 STR_DSCP("MAP_TTL1")}, /*DS_L3EDIT_MPLS4W_MAP_TTL1*/
                {  1,   0,   2 STR_DSCP("MARTINI_ENCAP_VALID")}, /*DS_L3EDIT_MPLS4W_MARTINI_ENCAP_VALID*/
                {  1,   0,   1 STR_DSCP("MCAST_LABEL0")}, /*DS_L3EDIT_MPLS4W_MCAST_LABEL0*/
                {  1,   2,   1 STR_DSCP("MCAST_LABEL1")}, /*DS_L3EDIT_MPLS4W_MCAST_LABEL1*/
                {  8,   1,  20 STR_DSCP("TTL0")}, /*DS_L3EDIT_MPLS4W_TTL0*/
                {  8,   3,  20 STR_DSCP("TTL1")}, /*DS_L3EDIT_MPLS4W_TTL1*/
};

static fields_t ds_l3edit_mpls8w_tbl_field[] = {
                {  1,   1,  31 STR_DSCP("DERIVE_EXP0")}, /*DS_L3EDIT_MPLS8W_DERIVE_EXP0*/
                {  1,   3,  31 STR_DSCP("DERIVE_EXP1")}, /*DS_L3EDIT_MPLS8W_DERIVE_EXP1*/
                {  1,   5,  31 STR_DSCP("DERIVE_EXP2")}, /*DS_L3EDIT_MPLS8W_DERIVE_EXP2*/
                {  1,   7,  31 STR_DSCP("DERIVE_EXP3")}, /*DS_L3EDIT_MPLS8W_DERIVE_EXP3*/
                {  3,   1,  28 STR_DSCP("EXP0")}, /*DS_L3EDIT_MPLS8W_EXP0*/
                {  3,   3,  28 STR_DSCP("EXP1")}, /*DS_L3EDIT_MPLS8W_EXP1*/
                {  3,   5,  28 STR_DSCP("EXP2")}, /*DS_L3EDIT_MPLS8W_EXP2*/
                {  3,   7,  28 STR_DSCP("EXP3")}, /*DS_L3EDIT_MPLS8W_EXP3*/
                { 20,   1,   0 STR_DSCP("LABEL0")}, /*DS_L3EDIT_MPLS8W_LABEL0*/
                { 20,   3,   0 STR_DSCP("LABEL1")}, /*DS_L3EDIT_MPLS8W_LABEL1*/
                { 20,   5,   0 STR_DSCP("LABEL2")}, /*DS_L3EDIT_MPLS8W_LABEL2*/
                { 20,   7,   0 STR_DSCP("LABEL3")}, /*DS_L3EDIT_MPLS8W_LABEL3*/
                {  1,   2,   2 STR_DSCP("LABEL_VALID1")}, /*DS_L3EDIT_MPLS8W_LABEL_VALID1*/
                {  1,   4,   2 STR_DSCP("LABEL_VALID2")}, /*DS_L3EDIT_MPLS8W_LABEL_VALID2*/
                {  1,   6,   2 STR_DSCP("LABEL_VALID3")}, /*DS_L3EDIT_MPLS8W_LABEL_VALID3*/
                {  1,   0,   0 STR_DSCP("MAP_TTL0")}, /*DS_L3EDIT_MPLS8W_MAP_TTL0*/
                {  1,   2,   0 STR_DSCP("MAP_TTL1")}, /*DS_L3EDIT_MPLS8W_MAP_TTL1*/
                {  1,   4,   0 STR_DSCP("MAP_TTL2")}, /*DS_L3EDIT_MPLS8W_MAP_TTL2*/
                {  1,   6,   0 STR_DSCP("MAP_TTL3")}, /*DS_L3EDIT_MPLS8W_MAP_TTL3*/
                {  1,   0,   2 STR_DSCP("MARTINI_ENCAP_VALID")}, /*DS_L3EDIT_MPLS8W_MARTINI_ENCAP_VALID*/
                {  1,   0,   1 STR_DSCP("MCAST_LABEL0")}, /*DS_L3EDIT_MPLS8W_MCAST_LABEL0*/
                {  1,   2,   1 STR_DSCP("MCAST_LABEL1")}, /*DS_L3EDIT_MPLS8W_MCAST_LABEL1*/
                {  1,   4,   1 STR_DSCP("MCAST_LABEL2")}, /*DS_L3EDIT_MPLS8W_MCAST_LABEL2*/
                {  1,   6,   1 STR_DSCP("MCAST_LABEL3")}, /*DS_L3EDIT_MPLS8W_MCAST_LABEL3*/
                {  8,   1,  20 STR_DSCP("TTL0")}, /*DS_L3EDIT_MPLS8W_TTL0*/
                {  8,   3,  20 STR_DSCP("TTL1")}, /*DS_L3EDIT_MPLS8W_TTL1*/
                {  8,   5,  20 STR_DSCP("TTL2")}, /*DS_L3EDIT_MPLS8W_TTL2*/
                {  8,   7,  20 STR_DSCP("TTL3")}, /*DS_L3EDIT_MPLS8W_TTL3*/
};

static fields_t ds_l3edit_nat4w_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("IPDA104")}, /*DS_L3EDIT_NAT4W_IPDA104*/
                {  1,   2,   1 STR_DSCP("IPDA105")}, /*DS_L3EDIT_NAT4W_IPDA105*/
                {  8,   1,  24 STR_DSCP("IPDA3932")}, /*DS_L3EDIT_NAT4W_IPDA3932*/
                { 32,   3,   0 STR_DSCP("IPDA")}, /*DS_L3EDIT_NAT4W_IPDA*/
                {  7,   1,  16 STR_DSCP("IPDA_PREFIX_LEN")}, /*DS_L3EDIT_NAT4W_IPDA_PREFIX_LEN*/
                {  1,   2,   2 STR_DSCP("IPV4_EMBED_MODE")}, /*DS_L3EDIT_NAT4W_IPV4_EMBED_MODE*/
                { 16,   1,   0 STR_DSCP("L4_DEST_PORT")}, /*DS_L3EDIT_NAT4W_L4_DEST_PORT*/
                {  1,   0,   1 STR_DSCP("NAT_MODE")}, /*DS_L3EDIT_NAT4W_NAT_MODE*/
                {  1,   2,   0 STR_DSCP("REPLACE_IPDA")}, /*DS_L3EDIT_NAT4W_REPLACE_IPDA*/
                {  1,   0,   0 STR_DSCP("REPLACE_L4_DEST_PORT")}, /*DS_L3EDIT_NAT4W_REPLACE_L4_DEST_PORT*/
                {  1,   1,  23 STR_DSCP("USE_PORT")}, /*DS_L3EDIT_NAT4W_USE_PORT*/
};

static fields_t ds_l3edit_nat8w_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("IPDA104")}, /*DS_L3EDIT_NAT8W_IPDA104*/
                {  1,   2,   1 STR_DSCP("IPDA105")}, /*DS_L3EDIT_NAT8W_IPDA105*/
                {  8,   1,  24 STR_DSCP("IPDA3932")}, /*DS_L3EDIT_NAT8W_IPDA3932*/
                { 32,   5,   0 STR_DSCP("IPDA7140")}, /*DS_L3EDIT_NAT8W_IPDA7140*/
                { 32,   7,   0 STR_DSCP("IPDA10372")}, /*DS_L3EDIT_NAT8W_IPDA10372*/
                {  3,   4,   0 STR_DSCP("IPDA108106")}, /*DS_L3EDIT_NAT8W_IPDA108106*/
                {  3,   6,   0 STR_DSCP("IPDA111109")}, /*DS_L3EDIT_NAT8W_IPDA111109*/
                { 32,   3,   0 STR_DSCP("IPDA")}, /*DS_L3EDIT_NAT8W_IPDA*/
                {  7,   1,  16 STR_DSCP("IPDA_PREFIX_LEN")}, /*DS_L3EDIT_NAT8W_IPDA_PREFIX_LEN*/
                {  1,   1,  23 STR_DSCP("IPDA_USE_PORT")}, /*DS_L3EDIT_NAT8W_IPDA_USE_PORT*/
                {  1,   2,   2 STR_DSCP("IPV4_EMBED_MODE")}, /*DS_L3EDIT_NAT8W_IPV4_EMBED_MODE*/
                { 16,   1,   0 STR_DSCP("L4_DEST_PORT")}, /*DS_L3EDIT_NAT8W_L4_DEST_PORT*/
                {  1,   0,   1 STR_DSCP("NAT_MODE")}, /*DS_L3EDIT_NAT8W_NAT_MODE*/
                {  1,   2,   0 STR_DSCP("REPLACE_IPDA")}, /*DS_L3EDIT_NAT8W_REPLACE_IPDA*/
                {  1,   0,   0 STR_DSCP("REPLACE_L4_DEST_PORT")}, /*DS_L3EDIT_NAT8W_REPLACE_L4_DEST_PORT*/
};

static fields_t ds_l3edit_tunnel_v4_tbl_field[] = {
                {  1,   1,  23 STR_DSCP("COPY_DONT_FRAG")}, /*DS_L3EDIT_TUNNEL_V4_COPY_DONT_FRAG*/
                {  1,   2,   1 STR_DSCP("DERIVE_DSCP")}, /*DS_L3EDIT_TUNNEL_V4_DERIVE_DSCP*/
                {  1,   1,  22 STR_DSCP("DONT_FRAG")}, /*DS_L3EDIT_TUNNEL_V4_DONT_FRAG*/
                {  6,   1,  16 STR_DSCP("DSCP")}, /*DS_L3EDIT_TUNNEL_V4_DSCP*/
                {  4,   1,  28 STR_DSCP("GRE_FLAGS")}, /*DS_L3EDIT_TUNNEL_V4_GRE_FLAGS*/
                { 16,   3,   0 STR_DSCP("GRE_KEY_UDP_DEST_PORT")}, /*DS_L3EDIT_TUNNEL_V4_GRE_KEY_UDP_DEST_PORT*/
                { 16,   3,  16 STR_DSCP("GRE_PROTOCOL_UDP_SRC_PORT")}, /*DS_L3EDIT_TUNNEL_V4_GRE_PROTOCOL_UDP_SRC_PORT*/
                {  3,   1,  25 STR_DSCP("GRE_SEQUENCE_ID108")}, /*DS_L3EDIT_TUNNEL_V4_GRE_SEQUENCE_ID108*/
                {  1,   1,  24 STR_DSCP("GRE_VERSION")}, /*DS_L3EDIT_TUNNEL_V4_GRE_VERSION*/
                {  2,   0,   0 STR_DSCP("INNER_HEADER_TYPE")}, /*DS_L3EDIT_TUNNEL_V4_INNER_HEADER_TYPE*/
                {  1,   4,   0 STR_DSCP("INNER_HEADER_VALID")}, /*DS_L3EDIT_TUNNEL_V4_INNER_HEADER_VALID*/
                { 32,   7,   0 STR_DSCP("IP_DA")}, /*DS_L3EDIT_TUNNEL_V4_IP_DA*/
                {  1,   2,   2 STR_DSCP("IP_IDENTIFIC_TYPE")}, /*DS_L3EDIT_TUNNEL_V4_IP_IDENTIFIC_TYPE*/
                {  8,   1,   0 STR_DSCP("IP_PROTOCOL_TYPE")}, /*DS_L3EDIT_TUNNEL_V4_IP_PROTOCOL_TYPE*/
                { 32,   5,   0 STR_DSCP("IP_SA")}, /*DS_L3EDIT_TUNNEL_V4_IP_SA*/
                {  1,   0,   2 STR_DSCP("IS_ATP_TUNNEL")}, /*DS_L3EDIT_TUNNEL_V4_IS_ATP_TUNNEL*/
                {  1,   2,   0 STR_DSCP("MAP_TTL")}, /*DS_L3EDIT_TUNNEL_V4_MAP_TTL*/
                {  1,   6,   0 STR_DSCP("MTU_CHECK_EN")}, /*DS_L3EDIT_TUNNEL_V4_MTU_CHECK_EN*/
                {  1,   4,   1 STR_DSCP("T6TO4_TUNNEL")}, /*DS_L3EDIT_TUNNEL_V4_T6TO4_TUNNEL*/
                {  1,   4,   2 STR_DSCP("T6TO4_TUNNEL_SA")}, /*DS_L3EDIT_TUNNEL_V4_T6TO4_TUNNEL_SA*/
                {  8,   1,   8 STR_DSCP("TTL")}, /*DS_L3EDIT_TUNNEL_V4_TTL*/
                {  1,   6,   2 STR_DSCP("VPLS_PORT_CHK_EN")}, /*DS_L3EDIT_TUNNEL_V4_VPLS_PORT_CHK_EN*/
};

static fields_t ds_l3edit_tunnel_v6_tbl_field[] = {
                {  1,   2,   1 STR_DSCP("DERIVE_DSCP")}, /*DS_L3EDIT_TUNNEL_V6_DERIVE_DSCP*/
                { 20,   5,   0 STR_DSCP("FLOW_LABEL")}, /*DS_L3EDIT_TUNNEL_V6_FLOW_LABEL*/
                {  4,   1,  28 STR_DSCP("GRE_FLAGS")}, /*DS_L3EDIT_TUNNEL_V6_GRE_FLAGS*/
                { 16,   3,   0 STR_DSCP("GRE_KEY150")}, /*DS_L3EDIT_TUNNEL_V6_GRE_KEY150*/
                { 16,   7,  16 STR_DSCP("GRE_KEY3116")}, /*DS_L3EDIT_TUNNEL_V6_GRE_KEY3116*/
                { 16,   3,  16 STR_DSCP("GRE_PROTOCOL")}, /*DS_L3EDIT_TUNNEL_V6_GRE_PROTOCOL*/
                {  3,   1,  25 STR_DSCP("GRE_SEQUENCE_ID108")}, /*DS_L3EDIT_TUNNEL_V6_GRE_SEQUENCE_ID108*/
                {  1,   1,  24 STR_DSCP("GRE_VERSION")}, /*DS_L3EDIT_TUNNEL_V6_GRE_VERSION*/
                {  2,   4,   0 STR_DSCP("INNER_HEADER_TYPE")}, /*DS_L3EDIT_TUNNEL_V6_INNER_HEADER_TYPE*/
                {  1,   4,   2 STR_DSCP("INNER_HEADER_VALID")}, /*DS_L3EDIT_TUNNEL_V6_INNER_HEADER_VALID*/
                {  8,   7,   0 STR_DSCP("IPDA_INDEX")}, /*DS_L3EDIT_TUNNEL_V6_IPDA_INDEX*/
                {  8,   7,   8 STR_DSCP("IPSA_INDEX")}, /*DS_L3EDIT_TUNNEL_V6_IPSA_INDEX*/
                {  8,   1,   0 STR_DSCP("IP_PROTOCOL_TYPE")}, /*DS_L3EDIT_TUNNEL_V6_IP_PROTOCOL_TYPE*/
                {  1,   2,   0 STR_DSCP("MAP_TTL")}, /*DS_L3EDIT_TUNNEL_V6_MAP_TTL*/
                {  1,   6,   0 STR_DSCP("MTU_CHECK_EN")}, /*DS_L3EDIT_TUNNEL_V6_MTU_CHECK_EN*/
                {  1,   2,   2 STR_DSCP("NEW_FLOW_LABEL_VALID")}, /*DS_L3EDIT_TUNNEL_V6_NEW_FLOW_LABEL_VALID*/
                {  8,   1,  16 STR_DSCP("TOS")}, /*DS_L3EDIT_TUNNEL_V6_TOS*/
                {  8,   1,   8 STR_DSCP("TTL")}, /*DS_L3EDIT_TUNNEL_V6_TTL*/
                { 12,   5,  20 STR_DSCP("VPLS_DEST_PORT11TO0")}, /*DS_L3EDIT_TUNNEL_V6_VPLS_DEST_PORT11TO0*/
                {  1,   6,   2 STR_DSCP("VPLS_DEST_PORT12")}, /*DS_L3EDIT_TUNNEL_V6_VPLS_DEST_PORT12*/
                {  1,   0,   2 STR_DSCP("VPLS_PORT_CHK_EN")}, /*DS_L3EDIT_TUNNEL_V6_VPLS_PORT_CHK_EN*/
};

static fields_t ds_l3edit_flex_tbl_field[] = {
                {  3,   1,  24 STR_DSCP("PACKET_TYPE")}, /*DS_L3EDIT_FLEX_PACKET_TYPE*/
                {  4,   1,  28 STR_DSCP("REWRITE_BYTE_NUM")}, /*DS_L3EDIT_FLEX_REWRITE_BYTE_NUM*/
                { 32,   7,   0 STR_DSCP("REWRITE_STRING0")}, /*DS_L3EDIT_FLEX_REWRITE_STRING0*/
                { 32,   5,   0 STR_DSCP("REWRITE_STRING1")}, /*DS_L3EDIT_FLEX_REWRITE_STRING1*/
                { 32,   3,   0 STR_DSCP("REWRITE_STRING2")}, /*DS_L3EDIT_FLEX_REWRITE_STRING2*/
                { 24,   1,   0 STR_DSCP("REWRITE_STRING3")}, /*DS_L3EDIT_FLEX_REWRITE_STRING3*/
};

static fields_t ds_l3edit_loop_back_tbl_field[] = {
                { 22,   1,   0 STR_DSCP("DEST_MAP")}, /*DS_L3EDIT_LOOP_BACK_DEST_MAP*/
                {  1,   1,  22 STR_DSCP("LENGTH_ADJUST_TYPE")}, /*DS_L3EDIT_LOOP_BACK_LENGTH_ADJUST_TYPE*/
                {  1,   3,  20 STR_DSCP("NEXT_HOP_EXT")}, /*DS_L3EDIT_LOOP_BACK_NEXT_HOP_EXT*/
                { 20,   3,   0 STR_DSCP("NEXT_HOP_PTR")}, /*DS_L3EDIT_LOOP_BACK_NEXT_HOP_PTR*/
};

static fields_t ds_met_entry_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("APS_BRG_EN")}, /*DS_MET_ENTRY_APS_BRG_EN*/
                {  1,   0,   2 STR_DSCP("APS_BRG_MISMATCH_DISCARD")}, /*DS_MET_ENTRY_APS_BRG_MISMATCH_DISCARD*/
                {  1,   0,   1 STR_DSCP("APS_BRG_PROTECT_PATH")}, /*DS_MET_ENTRY_APS_BRG_PROTECT_PATH*/
                {  1,   2,   2 STR_DSCP("END_LOCAL_REP")}, /*DS_MET_ENTRY_END_LOCAL_REP*/
                {  1,   1,  19 STR_DSCP("IS_LINK_AGGREGATION")}, /*DS_MET_ENTRY_IS_LINK_AGGREGATION*/
                {  1,   3,  27 STR_DSCP("LENGTH_ADJUST_TYPE")}, /*DS_MET_ENTRY_LENGTH_ADJUST_TYPE*/
                {  1,   1,  18 STR_DSCP("NEXTHOP_EXT")}, /*DS_MET_ENTRY_NEXTHOP_EXT*/
                { 18,   1,   0 STR_DSCP("NEXT_MET_ENTRY_PTR")}, /*DS_MET_ENTRY_NEXT_MET_ENTRY_PTR*/
                {  1,   2,   0 STR_DSCP("PORT_CHECK_DISCARD")}, /*DS_MET_ENTRY_PORT_CHECK_DISCARD*/
                {  1,   2,   1 STR_DSCP("REMOTE_BAY")}, /*DS_MET_ENTRY_REMOTE_BAY*/
                { 27,   3,   0 STR_DSCP("REPLICATION_CTL")}, /*DS_MET_ENTRY_REPLICATION_CTL*/
                { 12,   1,  20 STR_DSCP("UCAST_ID_LOWER")}, /*DS_MET_ENTRY_UCAST_ID_LOWER*/
                {  4,   3,  28 STR_DSCP("UCAST_ID_UPPER")}, /*DS_MET_ENTRY_UCAST_ID_UPPER*/
};

static fields_t ds_mpls_tbl_field[] = {
                {  1,   3,  23 STR_DSCP("APS_SELECT_VALID")}, /*DS_MPLS_APS_SELECT_VALID*/
                { 20,   3,   0 STR_DSCP("DS_FWD_PTR")}, /*DS_MPLS_DS_FWD_PTR*/
                {  1,   1,  23 STR_DSCP("EQUAL_COST_PATH_NUM2")}, /*DS_MPLS_EQUAL_COST_PATH_NUM2*/
                {  2,   1,  24 STR_DSCP("EQUAL_COST_PATH_NUM10")}, /*DS_MPLS_EQUAL_COST_PATH_NUM10*/
                {  8,   1,   8 STR_DSCP("FLOW_POLICER_PTR7TO0")}, /*DS_MPLS_FLOW_POLICER_PTR7TO0*/
                {  3,   0,   0 STR_DSCP("FLOW_POLICER_PTR10TO8")}, /*DS_MPLS_FLOW_POLICER_PTR10TO8*/
                {  1,   1,  31 STR_DSCP("FLOW_POLICER_PTR11")}, /*DS_MPLS_FLOW_POLICER_PTR11*/
                {  4,   1,   0 STR_DSCP("FLOW_POLICER_PTR15TO12")}, /*DS_MPLS_FLOW_POLICER_PTR15TO12*/
                {  1,   3,  24 STR_DSCP("IS_VC_LABEL")}, /*DS_MPLS_IS_VC_LABEL*/
                {  3,   2,   0 STR_DSCP("LLSP_PRIORITY")}, /*DS_MPLS_LLSP_PRIORITY*/
                {  1,   1,  29 STR_DSCP("LLSP_VALID")}, /*DS_MPLS_LLSP_VALID*/
                {  1,   3,  25 STR_DSCP("OAM_CHECK")}, /*DS_MPLS_OAM_CHECK*/
                {  3,   3,  20 STR_DSCP("OFFSET_BYTES")}, /*DS_MPLS_OFFSET_BYTES*/
                {  1,   3,  31 STR_DSCP("OVER_WRITE_PRIORITY")}, /*DS_MPLS_OVER_WRITE_PRIORITY*/
                {  3,   3,  28 STR_DSCP("PACKET_TYPE")}, /*DS_MPLS_PACKET_TYPE*/
                {  1,   1,  26 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_MPLS_PRIORITY_PATH_EN*/
                {  1,   1,  27 STR_DSCP("SBIT")}, /*DS_MPLS_SBIT*/
                {  1,   3,  26 STR_DSCP("SCONTINUE")}, /*DS_MPLS_SCONTINUE*/
                {  1,   1,  30 STR_DSCP("STATS_PTR_MODE")}, /*DS_MPLS_STATS_PTR_MODE*/
                {  1,   3,  27 STR_DSCP("S_BIT_CHECK_EN")}, /*DS_MPLS_S_BIT_CHECK_EN*/
                {  2,   1,   6 STR_DSCP("TTL_CHECK_MODE")}, /*DS_MPLS_TTL_CHECK_MODE*/
                {  1,   1,   5 STR_DSCP("TTL_DECREASE_MODE")}, /*DS_MPLS_TTL_DECREASE_MODE*/
                {  7,   1,  16 STR_DSCP("TTL_THRESHHOLD")}, /*DS_MPLS_TTL_THRESHHOLD*/
                {  1,   1,   4 STR_DSCP("USE_LABEL_EXP")}, /*DS_MPLS_USE_LABEL_EXP*/
                {  1,   1,  28 STR_DSCP("USE_LABEL_TTL")}, /*DS_MPLS_USE_LABEL_TTL*/
};

static fields_t ds_nexthop_tbl_field[] = {
                {  1,   1,  23 STR_DSCP("BY_PASS_ALL")}, /*DS_NEXTHOP_BY_PASS_ALL*/
                {  1,   1,  27 STR_DSCP("COPY_CTAG_COS")}, /*DS_NEXTHOP_COPY_CTAG_COS*/
                {  1,   1,  25 STR_DSCP("CVLAN_TAGGED")}, /*DS_NEXTHOP_CVLAN_TAGGED*/
                {  1,   3,  15 STR_DSCP("DERIVE_STAG_COS")}, /*DS_NEXTHOP_DERIVE_STAG_COS*/
                { 14,   3,  16 STR_DSCP("DEST_VLAN_PTR")}, /*DS_NEXTHOP_DEST_VLAN_PTR*/
                { 12,   3,   0 STR_DSCP("L2EDIT_PTR")}, /*DS_NEXTHOP_L2EDIT_PTR*/
                {  3,   0,   0 STR_DSCP("L2_REWRITE_TYPE")}, /*DS_NEXTHOP_L2_REWRITE_TYPE*/
                { 18,   1,   0 STR_DSCP("L3EDIT_PTR")}, /*DS_NEXTHOP_L3EDIT_PTR*/
                {  3,   2,   0 STR_DSCP("L3_REWRITE_TYPE")}, /*DS_NEXTHOP_L3_REWRITE_TYPE*/
                {  1,   1,  24 STR_DSCP("MTU_CHECK_EN")}, /*DS_NEXTHOP_MTU_CHECK_EN*/
                {  1,   1,  18 STR_DSCP("OUTPUT_CVLAN_ID_VALID")}, /*DS_NEXTHOP_OUTPUT_CVLAN_ID_VALID*/
                {  1,   1,  19 STR_DSCP("OUTPUT_SVLAN_ID_VALID")}, /*DS_NEXTHOP_OUTPUT_SVLAN_ID_VALID*/
                {  3,   1,  20 STR_DSCP("PAYLOAD_OPERATION")}, /*DS_NEXTHOP_PAYLOAD_OPERATION*/
                {  1,   3,  30 STR_DSCP("REPLACE_CTAG_COS")}, /*DS_NEXTHOP_REPLACE_CTAG_COS*/
                {  1,   3,  31 STR_DSCP("REPLACE_DSCP")}, /*DS_NEXTHOP_REPLACE_DSCP*/
                {  1,   3,  14 STR_DSCP("SERVICE_ACL_QOS_EN")}, /*DS_NEXTHOP_SERVICE_ACL_QOS_EN*/
                {  1,   3,  13 STR_DSCP("SERVICE_POLICER_VLD")}, /*DS_NEXTHOP_SERVICE_POLICER_VLD*/
                {  1,   1,  31 STR_DSCP("STAG_CFI")}, /*DS_NEXTHOP_STAG_CFI*/
                {  3,   1,  28 STR_DSCP("STAG_COS")}, /*DS_NEXTHOP_STAG_COS*/
                {  1,   1,  26 STR_DSCP("SVLAN_TAGGED")}, /*DS_NEXTHOP_SVLAN_TAGGED*/
                {  1,   3,  12 STR_DSCP("TAGGED_MODE")}, /*DS_NEXTHOP_TAGGED_MODE*/
};

static fields_t ds_nexthop8w_tbl_field[] = {
                {  1,   1,  23 STR_DSCP("BY_PASS_ALL")}, /*DS_NEXTHOP8W_BY_PASS_ALL*/
                {  1,   7,  30 STR_DSCP("COMMUNITY_PORT")}, /*DS_NEXTHOP8W_COMMUNITY_PORT*/
                {  1,   1,  27 STR_DSCP("COPY_CTAG_COS")}, /*DS_NEXTHOP8W_COPY_CTAG_COS*/
                {  1,   1,  25 STR_DSCP("CVLAN_TAGGED")}, /*DS_NEXTHOP8W_CVLAN_TAGGED*/
                {  1,   3,  15 STR_DSCP("DERIVE_STAG_COS")}, /*DS_NEXTHOP8W_DERIVE_STAG_COS*/
                { 14,   3,  16 STR_DSCP("DEST_VLAN_PTR")}, /*DS_NEXTHOP8W_DEST_VLAN_PTR*/
                { 12,   3,   0 STR_DSCP("L2EDIT_PTR12TO0")}, /*DS_NEXTHOP8W_L2EDIT_PTR11TO0*/
                {  7,   5,  24 STR_DSCP("L2EDIT_PTR19TO13")}, /*DS_NEXTHOP8W_L2EDIT_PTR18TO12*/
                {  3,   0,   0 STR_DSCP("L2_REWRITE_TYPE")}, /*DS_NEXTHOP8W_L2_REWRITE_TYPE*/
                {  1,   5,  31 STR_DSCP("L3EDIT_PTR18")}, /*DS_NEXTHOP8W_L3EDIT_PTR18*/
                {  1,   4,   0 STR_DSCP("L3EDIT_PTR19")}, /*DS_NEXTHOP8W_L3EDIT_PTR19*/
                { 18,   1,   0 STR_DSCP("L3EDIT_PTR170")}, /*DS_NEXTHOP8W_L3EDIT_PTR170*/
                {  3,   2,   0 STR_DSCP("L3_REWRITE_TYPE")}, /*DS_NEXTHOP8W_L3_REWRITE_TYPE*/
                {  1,   1,  24 STR_DSCP("MTU_CHECK_EN")}, /*DS_NEXTHOP8W_MTU_CHECK_EN*/
                { 12,   5,   0 STR_DSCP("OUTPUT_CVLAN_ID_EXT")}, /*DS_NEXTHOP8W_OUTPUT_CVLAN_ID_EXT*/
                {  1,   1,  18 STR_DSCP("OUTPUT_CVLAN_ID_VALID")}, /*DS_NEXTHOP8W_OUTPUT_CVLAN_ID_VALID*/
                {  1,   4,   1 STR_DSCP("OUTPUT_CVLAN_ID_VALID_EXT")}, /*DS_NEXTHOP8W_OUTPUT_CVLAN_ID_VALID_EXT*/
                { 12,   5,  12 STR_DSCP("OUTPUT_SVLAN_ID_EXT")}, /*DS_NEXTHOP8W_OUTPUT_SVLAN_ID_EXT*/
                {  1,   1,  19 STR_DSCP("OUTPUT_SVLAN_ID_VALID")}, /*DS_NEXTHOP8W_OUTPUT_SVLAN_ID_VALID*/
                {  1,   4,   2 STR_DSCP("OUTPUT_SVLAN_ID_VALID_EXT")}, /*DS_NEXTHOP8W_OUTPUT_SVLAN_ID_VALID_EXT*/
                {  3,   1,  20 STR_DSCP("PAYLOAD_OPERATION")}, /*DS_NEXTHOP8W_PAYLOAD_OPERATION*/
                {  1,   3,  30 STR_DSCP("REPLACE_CTAG_COS")}, /*DS_NEXTHOP8W_REPLACE_CTAG_COS*/
                {  1,   3,  31 STR_DSCP("REPLACE_DSCP")}, /*DS_NEXTHOP8W_REPLACE_DSCP*/
                {  1,   3,  14 STR_DSCP("SERVICE_ACL_QOS_EN")}, /*DS_NEXTHOP8W_SERVICE_ACL_QOS_EN*/
                { 14,   7,  16 STR_DSCP("SERVICE_ID")}, /*DS_NEXTHOP8W_SERVICE_ID*/
                {  1,   6,   0 STR_DSCP("SERVICE_ID_EN")}, /*DS_NEXTHOP8W_SERVICE_ID_EN*/
                {  1,   3,  13 STR_DSCP("SERVICE_POLICER_VALID")}, /*DS_NEXTHOP8W_SERVICE_POLICER_VALID*/
                {  1,   1,  31 STR_DSCP("STAG_CFI")}, /*DS_NEXTHOP8W_STAG_CFI*/
                {  3,   1,  28 STR_DSCP("STAG_COS")}, /*DS_NEXTHOP8W_STAG_COS*/
                {  1,   1,  26 STR_DSCP("SVLAN_TAGGED")}, /*DS_NEXTHOP8W_SVLAN_TAGGED*/
                {  2,   7,  14 STR_DSCP("SVLAN_TPID")}, /*DS_NEXTHOP8W_SVLAN_TPID*/
                {  1,   7,  13 STR_DSCP("SVLAN_TPID_EN")}, /*DS_NEXTHOP8W_SVLAN_TPID_EN*/
                {  1,   3,  12 STR_DSCP("TAGGED_MODE")}, /*DS_NEXTHOP8W_TAGGED_MODE*/
                {  1,   6,   1 STR_DSCP("TUNNEL_MTU_CHECK")}, /*DS_NEXTHOP8W_TUNNEL_MTU_CHECK*/
                {  1,   7,  31 STR_DSCP("TUNNEL_UPDATE_DISABLE")}, /*DS_NEXTHOP8W_TUNNEL_UPDATE_DISABLE*/
                { 13,   7,   0 STR_DSCP("VPLS_DEST_PORT")}, /*DS_NEXTHOP8W_VPLS_DEST_PORT*/
                {  1,   6,   2 STR_DSCP("VPLS_PORT_CHECK")}, /*DS_NEXTHOP8W_VPLS_PORT_CHECK*/
};

static fields_t ds_policer_tbl_field[] = {
                {  1,   0,   0 STR_DSCP("COLOR_BLIND_MODE")}, /*DS_POLICER_COLOR_BLIND_MODE*/
                {  2,   2,   0 STR_DSCP("COLOR_DROP_CODE")}, /*DS_POLICER_COLOR_DROP_CODE*/
                { 12,   3,  20 STR_DSCP("COMMIT_COUNT_LOWER")}, /*DS_POLICER_COMMIT_COUNT_LOWER*/
                { 10,   1,   0 STR_DSCP("COMMIT_COUNT_UPPER")}, /*DS_POLICER_COMMIT_COUNT_UPPER*/
                { 12,   3,   8 STR_DSCP("OLD_TS")}, /*DS_POLICER_OLD_TS*/
                { 22,   1,  10 STR_DSCP("PEAK_COUNT")}, /*DS_POLICER_PEAK_COUNT*/
                {  8,   3,   0 STR_DSCP("PROFILE")}, /*DS_POLICER_PROFILE*/
                {  1,   0,   1 STR_DSCP("SR_TCM_MODE")}, /*DS_POLICER_SR_TCM_MODE*/
                {  1,   2,   2 STR_DSCP("STATS_EN")}, /*DS_POLICER_STATS_EN*/
                {  1,   0,   2 STR_DSCP("USE_LAYER3_LENGTH")}, /*DS_POLICER_USE_LAYER3_LENGTH*/
};

static fields_t ds_forwarding_stats_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("BYTE_COUNT_LOWER")}, /*DS_FORWARDING_STATS_BYTE_COUNT_LOWER*/
                {  2,   0,   0 STR_DSCP("BYTE_COUNT_UPPER0")}, /*DS_FORWARDING_STATS_BYTE_COUNT_UPPER0*/
                {  3,   2,   0 STR_DSCP("BYTE_COUNT_UPPER")}, /*DS_FORWARDING_STATS_BYTE_COUNT_UPPER*/
                { 32,   1,   0 STR_DSCP("PACKET_COUNT")}, /*DS_FORWARDING_STATS_PACKET_COUNT*/
                {  1,   0,   2 STR_DSCP("USE_LAYER3_LENGTH")}, /*DS_FORWARDING_STATS_USE_LAYER3_LENGTH*/
};

static fields_t ds_vlan_tbl_field[] = {
                {  2,   1,   0 STR_DSCP("ARP_EXCEPTION_TYPE")}, /*DS_VLAN_ARP_EXCEPTION_TYPE*/
                {  1,   2,   1 STR_DSCP("BRG_DIS")}, /*DS_VLAN_BRG_DIS*/
                {  2,   1,   2 STR_DSCP("DHCP_EXCEPTION_TYPE")}, /*DS_VLAN_DHCP_EXCEPTION_TYPE*/
                {  1,   1,  15 STR_DSCP("ETHER_OAMV")}, /*DS_VLAN_ETHER_OAMV*/
                {  1,   1,  24 STR_DSCP("E_ETHER_OAMV")}, /*DS_VLAN_E_ETHER_OAMV*/
                {  3,   1,  21 STR_DSCP("E_MD_LEVEL")}, /*DS_VLAN_E_MD_LEVEL*/
                { 10,   3,   0 STR_DSCP("IF_ID")}, /*DS_VLAN_IF_ID*/
                {  1,   1,  20 STR_DSCP("IGMP_SNOOP_EN")}, /*DS_VLAN_IGMP_SNOOP_EN*/
                {  1,   1,  14 STR_DSCP("LEARN_DIS")}, /*DS_VLAN_LEARN_DIS*/
                {  1,   2,   2 STR_DSCP("MAC_SEC_VLAN_DIS")}, /*DS_VLAN_MAC_SEC_VLAN_DIS*/
                {  3,   1,   5 STR_DSCP("MD_LEVEL")}, /*DS_VLAN_MD_LEVEL*/
                {  2,   1,  30 STR_DSCP("PFM")}, /*DS_VLAN_PFM*/
                {  1,   1,  19 STR_DSCP("REC_EN")}, /*DS_VLAN_REC_EN*/
                {  1,   0,   1 STR_DSCP("REPLACE_DSCP")}, /*DS_VLAN_REPLACE_DSCP*/
                {  1,   1,  29 STR_DSCP("ROUTE_DISABLE")}, /*DS_VLAN_ROUTE_DISABLE*/
                {  1,   1,   4 STR_DSCP("SRC_QUE_SELECT")}, /*DS_VLAN_SRC_QUE_SELECT*/
                {  1,   1,  18 STR_DSCP("STP_ID6")}, /*DS_VLAN_STP_ID6*/
                {  6,   1,   8 STR_DSCP("STP_ID")}, /*DS_VLAN_STP_ID*/
                {  1,   0,   0 STR_DSCP("TRANS_EN")}, /*DS_VLAN_TRANS_EN*/
                {  1,   1,  27 STR_DSCP("V4_MCAST_EN")}, /*DS_VLAN_V4_MCAST_EN*/
                {  1,   1,  28 STR_DSCP("V4_UCAST_EN")}, /*DS_VLAN_V4_UCAST_EN*/
                {  2,   1,  16 STR_DSCP("V4_UCAST_SA_TYPE")}, /*DS_VLAN_V4_UCAST_SA_TYPE*/
                {  1,   1,  25 STR_DSCP("V6_MCAST_EN")}, /*DS_VLAN_V6_MCAST_EN*/
                {  1,   1,  26 STR_DSCP("V6_UCAST_EN")}, /*DS_VLAN_V6_UCAST_EN*/
                {  2,   3,  14 STR_DSCP("V6_UCAST_SA_TYPE")}, /*DS_VLAN_V6_UCAST_SA_TYPE*/
                {  1,   0,   2 STR_DSCP("VLAN_CROSS_CONNECT")}, /*DS_VLAN_VLAN_CROSS_CONNECT*/
                {  1,   2,   0 STR_DSCP("VLAN_SEC_EXP_EN")}, /*DS_VLAN_VLAN_SEC_EXP_EN*/
                { 16,   3,  16 STR_DSCP("VRF_ID")}, /*DS_VLAN_VRF_ID*/
};

static fields_t ds_vlan_status_tbl_field[] = {
                { 32,   1,   0 STR_DSCP("VLANID_VALIDH")}, /*DS_VLAN_STATUS_VLANID_VALIDH*/
                { 32,   3,   0 STR_DSCP("VLANID_VALIDL")}, /*DS_VLAN_STATUS_VLANID_VALIDL*/
};

static fields_t ds_mac_tbl_field[] = {
                {  1,   1,  14 STR_DSCP("APS_SELECT_PROTECT_PATH")}, /*DS_MAC_APS_SELECT_PROTECT_PATH*/
                {  1,   1,  13 STR_DSCP("APS_SELECT_VALID")}, /*DS_MAC_APS_SELECT_VALID*/
                {  1,   3,  26 STR_DSCP("BRG_APS_SELECT_VALID")}, /*DS_MAC_BRG_APS_SELECT_VALID*/
                {  2,   2,   0 STR_DSCP("EQUAL_COST_PATH_NUM10")}, /*DS_MAC_EQUAL_COST_PATH_NUM10*/
                { 13,   1,   0 STR_DSCP("ESP_KEY_OR_OAM")}, /*DS_MAC_ESP_KEY_OR_OAM*/
                {  4,   3,  20 STR_DSCP("EXCEPTION_SUB_INDEX")}, /*DS_MAC_EXCEPTION_SUB_INDEX*/
                { 20,   3,   0 STR_DSCP("FWD_PTR")}, /*DS_MAC_FWD_PTR*/
                { 13,   1,  16 STR_DSCP("GLOBAL_SRC_PORT")}, /*DS_MAC_GLOBAL_SRC_PORT*/
                {  1,   3,  28 STR_DSCP("LEARN_EN")}, /*DS_MAC_LEARN_EN*/
                {  1,   3,  27 STR_DSCP("LEARN_SOURCE0")}, /*DS_MAC_LEARN_SOURCE0*/
                {  1,   1,  31 STR_DSCP("LEARN_SOURCE1")}, /*DS_MAC_LEARN_SOURCE1*/
                {  1,   0,   0 STR_DSCP("MAC_DA_EXCEPTION_EN")}, /*DS_MAC_MAC_DA_EXCEPTION_EN*/
                {  1,   1,  30 STR_DSCP("MAC_KNOWN")}, /*DS_MAC_MAC_KNOWN*/
                {  1,   0,   1 STR_DSCP("MAC_SA_EXCEPTION_EN")}, /*DS_MAC_MAC_SA_EXCEPTION_EN*/
                {  1,   2,   2 STR_DSCP("MCAST_DISCARD")}, /*DS_MAC_MCAST_DISCARD*/
                {  1,   0,   2 STR_DSCP("PRIORITY_PATH_EN")}, /*DS_MAC_PRIORITY_PATH_EN*/
                {  1,   1,  29 STR_DSCP("PROTO_EXCEPTION_EN")}, /*DS_MAC_PROTO_EXCEPTION_EN*/
                {  1,   3,  25 STR_DSCP("SOURCE_PORT_CHECK_EN")}, /*DS_MAC_SOURCE_PORT_CHECK_EN*/
                {  1,   3,  29 STR_DSCP("SRC_DISCARD")}, /*DS_MAC_SRC_DISCARD*/
                {  1,   3,  31 STR_DSCP("SRC_MISMATCH_DISCARD")}, /*DS_MAC_SRC_MISMATCH_DISCARD*/
                {  1,   3,  30 STR_DSCP("SRC_MISMATCH_LEARN_EN")}, /*DS_MAC_SRC_MISMATCH_LEARN_EN*/
                {  1,   3,  24 STR_DSCP("STORM_CTL_EN")}, /*DS_MAC_STORM_CTL_EN*/
                {  1,   1,  15 STR_DSCP("UCAST_DISCARD")}, /*DS_MAC_UCAST_DISCARD*/
};

static fields_t ds_fwd_tbl_field[] = {
                {  1,   0,   2 STR_DSCP("APS_SELECT_GROUP_VALID")}, /*DS_FWD_APS_SELECT_GROUP_VALID*/
                {  2,   1,  28 STR_DSCP("APS_TYPE")}, /*DS_FWD_APS_TYPE*/
                {  1,   0,   0 STR_DSCP("CRITICAL_PACKET")}, /*DS_FWD_CRITICAL_PACKET*/
                { 22,   1,   0 STR_DSCP("DEST_MAP")}, /*DS_FWD_DEST_MAP*/
                {  1,   0,   1 STR_DSCP("LENGTH_ADJUST_TYPE")}, /*DS_FWD_LENGTH_ADJUST_TYPE*/
                {  1,   2,   2 STR_DSCP("NEXT_HOP_EXT")}, /*DS_FWD_NEXT_HOP_EXT*/
                { 20,   3,   0 STR_DSCP("NEXT_HOP_PTR")}, /*DS_FWD_NEXT_HOP_PTR*/
                {  1,   2,   0 STR_DSCP("SEND_LOCAL_PHY_PORT")}, /*DS_FWD_SEND_LOCAL_PHY_PORT*/
                {  1,   2,   1 STR_DSCP("SEQUENCE_NUMBER_CHK_EN")}, /*DS_FWD_SEQUENCE_NUMBER_CHK_EN*/
                { 12,   3,  20 STR_DSCP("STATS_PTR_LOWER")}, /*DS_FWD_STATS_PTR_LOWER*/
                {  4,   1,  24 STR_DSCP("STATS_PTR_UPPER")}, /*DS_FWD_STATS_PTR_UPPER*/
                {  1,   1,  31 STR_DSCP("STATS_VALID")}, /*DS_FWD_STATS_VALID*/
};

static fields_t ds_eth_oam_chan_tbl_field[] = {
                {  3,   4,   0 STR_DSCP("ACTIVE_MAX_MDLVL")}, /*DS_ETH_OAM_CHAN_ACTIVE_MAX_MDLVL*/
                { 15,   1,  16 STR_DSCP("MEM_INDEX0")}, /*DS_ETH_OAM_CHAN_MEM_INDEX0*/
                { 15,   1,   0 STR_DSCP("MEM_INDEX1")}, /*DS_ETH_OAM_CHAN_MEM_INDEX1*/
                {  1,   1,  15 STR_DSCP("MEM_ON_REMOTE_CHIP")}, /*DS_ETH_OAM_CHAN_MEM_ON_REMOTE_CHIP*/
                { 15,   3,  16 STR_DSCP("MEP_INDEX2")}, /*DS_ETH_OAM_CHAN_MEP_INDEX2*/
                { 15,   3,   0 STR_DSCP("MEP_INDEX3")}, /*DS_ETH_OAM_CHAN_MEP_INDEX3*/
                { 15,   5,  16 STR_DSCP("MEP_INDEX4")}, /*DS_ETH_OAM_CHAN_MEP_INDEX4*/
                { 15,   5,   0 STR_DSCP("MEP_INDEX5")}, /*DS_ETH_OAM_CHAN_MEP_INDEX5*/
                { 15,   7,  16 STR_DSCP("MEP_INDEX6")}, /*DS_ETH_OAM_CHAN_MEP_INDEX6*/
                { 15,   7,   0 STR_DSCP("MEP_INDEX7")}, /*DS_ETH_OAM_CHAN_MEP_INDEX7*/
                {  2,   6,   0 STR_DSCP("OAM_DEST_CHIP_ID1_TO0")}, /*DS_ETH_OAM_CHAN_OAM_DEST_CHIP_ID1_TO0*/
                {  3,   2,   0 STR_DSCP("OAM_DEST_CHIP_ID4_TO2")}, /*DS_ETH_OAM_CHAN_OAM_DEST_CHIP_ID4_TO2*/
                {  3,   0,   0 STR_DSCP("PASSIVE_MAX_MD_LVL")}, /*DS_ETH_OAM_CHAN_PASSIVE_MAX_MD_LVL*/
                {  1,   1,  31 STR_DSCP("PASSIVE_VALID")}, /*DS_ETH_OAM_CHAN_PASSIVE_VALID*/
};

static fields_t ds_mpls_pbt_oam_chan_tbl_field[] = {
                {  3,   0,   0 STR_DSCP("MD_LVL")}, /*DS_MPLS_PBT_OAM_CHAN_MD_LVL*/
                {  1,   1,  31 STR_DSCP("MD_LVL_CHECK_VALID")}, /*DS_MPLS_PBT_OAM_CHAN_MD_LVL_CHECK_VALID*/
                { 15,   1,   0 STR_DSCP("MEP_IDEX")}, /*DS_MPLS_PBT_OAM_CHAN_MEP_IDEX*/
                {  1,   1,  29 STR_DSCP("MEP_ON_REMOTE_CHIP")}, /*DS_MPLS_PBT_OAM_CHAN_MEP_ON_REMOTE_CHIP*/
                { 13,   1,  16 STR_DSCP("RMEP_ID")}, /*DS_MPLS_PBT_OAM_CHAN_RMEP_ID*/
                {  1,   1,  15 STR_DSCP("RMEP_ID_CHECK_VALID")}, /*DS_MPLS_PBT_OAM_CHAN_RMEP_ID_CHECK_VALID*/
};

static fields_t ds_rmep_chan_tbl_field[] = {
                { 15,   1,   0 STR_DSCP("RMEP_INDEX0")}, /*DS_RMEP_CHAN_RMEP_INDEX0*/
};

static fields_t ds_eth_mep_tbl_field[] = {
                {  1,   4,   2 STR_DSCP("ACTIVE")}, /*DS_ETH_MEP_ACTIVE*/
                {  1,   5,  15 STR_DSCP("CCI_EN")}, /*DS_ETH_MEP_CCI_EN*/
                {  3,   0,   0 STR_DSCP("CCI_WHILE")}, /*DS_ETH_MEP_CCI_WHILE*/
                { 32,   3,   0 STR_DSCP("CCM_SEP_NUM")}, /*DS_ETH_MEP_CCM_SEP_NUM*/
                {  5,   7,  26 STR_DSCP("DEST_CHIP")}, /*DS_ETH_MEP_DEST_CHIP*/
                { 16,   5,  16 STR_DSCP("DEST_ID")}, /*DS_ETH_MEP_DEST_ID*/
                {  1,   1,  20 STR_DSCP("D_MEG_LVL")}, /*DS_ETH_MEP_D_MEG_LVL*/
                {  4,   1,   0 STR_DSCP("D_MEG_LVL_TIMER")}, /*DS_ETH_MEP_D_MEG_LVL_TIMER*/
                {  1,   1,  21 STR_DSCP("D_MISMERGE")}, /*DS_ETH_MEP_D_MISMERGE*/
                {  4,   1,   4 STR_DSCP("D_MISMERGE_TIMER")}, /*DS_ETH_MEP_D_MISMERGE_TIMER*/
                {  1,   1,  22 STR_DSCP("D_UNEXP_MEP")}, /*DS_ETH_MEP_D_UNEXP_MEP*/
                {  4,   1,   8 STR_DSCP("D_UNEXP_MEP_TIMER")}, /*DS_ETH_MEP_D_UNEXP_MEP_TIMER*/
                {  1,   1,  29 STR_DSCP("ENABLE_PM")}, /*DS_ETH_MEP_ENABLE_PM*/
                {  1,   4,   0 STR_DSCP("IS_MPLS")}, /*DS_ETH_MEP_IS_MPLS*/
                {  1,   4,   1 STR_DSCP("IS_REMOTE")}, /*DS_ETH_MEP_IS_REMOTE*/
                {  1,   7,  31 STR_DSCP("IS_UP")}, /*DS_ETH_MEP_IS_UP*/
                {  1,   7,  25 STR_DSCP("MA_ID_CHECK_DISABLE")}, /*DS_ETH_MEP_MA_ID_CHECK_DISABLE*/
                { 15,   5,   0 STR_DSCP("MA_INDEX")}, /*DS_ETH_MEP_MA_INDEX*/
                { 13,   7,   0 STR_DSCP("MEP_ID")}, /*DS_ETH_MEP_MEP_ID*/
                { 12,   7,  13 STR_DSCP("MEP_PRIMARY_VID")}, /*DS_ETH_MEP_MEP_PRIMARY_VID*/
                {  3,   2,   0 STR_DSCP("MEP_TYPE")}, /*DS_ETH_MEP_MEP_TYPE*/
                {  8,   1,  12 STR_DSCP("PORT_ID")}, /*DS_ETH_MEP_PORT_ID*/
                {  1,   1,  25 STR_DSCP("PRESENT_RDI")}, /*DS_ETH_MEP_PRESENT_RDI*/
                {  1,   6,   1 STR_DSCP("PRESENT_TRAFFIC")}, /*DS_ETH_MEP_PRESENT_TRAFFIC*/
                {  1,   1,  31 STR_DSCP("PRESENT_TRAFFIC_CHECK_EN")}, /*DS_ETH_MEP_PRESENT_TRAFFIC_CHECK_EN*/
                {  1,   1,  26 STR_DSCP("RMEP_LAST_RDI")}, /*DS_ETH_MEP_RMEP_LAST_RDI*/
                {  1,   6,   0 STR_DSCP("SEQ_NUM_EN")}, /*DS_ETH_MEP_SEQ_NUM_EN*/
                {  1,   6,   2 STR_DSCP("SHARE_MAC_EN")}, /*DS_ETH_MEP_SHARE_MAC_EN*/
                {  2,   1,  23 STR_DSCP("TPID_TYPE")}, /*DS_ETH_MEP_TPID_TYPE*/
                {  1,   1,  30 STR_DSCP("TX_WITH_SEND_ID")}, /*DS_ETH_MEP_TX_WITH_SEND_ID*/
};

static fields_t ds_eth_rmep_tbl_field[] = {
                {  1,   4,   2 STR_DSCP("ACTIVE")}, /*DS_ETH_RMEP_ACTIVE*/
                { 32,   3,   0 STR_DSCP("CCM_SEP_NUM")}, /*DS_ETH_RMEP_CCM_SEP_NUM*/
                {  3,   1,   0 STR_DSCP("CNT_SHIFT_WHILE")}, /*DS_ETH_RMEP_CNT_SHIFT_WHILE*/
                {  1,   1,  11 STR_DSCP("D_LOC")}, /*DS_ETH_RMEP_D_LOC*/
                {  1,   1,  16 STR_DSCP("D_UNEXP_PERIOD")}, /*DS_ETH_RMEP_D_UNEXP_PERIOD*/
                {  4,   1,  12 STR_DSCP("D_UNEXP_PERIOD_TIMER")}, /*DS_ETH_RMEP_D_UNEXP_PERIOD_TIMER*/
                {  8,   1,   3 STR_DSCP("EXP_CCM_NUM")}, /*DS_ETH_RMEP_EXP_CCM_NUM*/
                {  1,   1,  31 STR_DSCP("FIRST_PKT_RX")}, /*DS_ETH_RMEP_FIRST_PKT_RX*/
                {  1,   4,   0 STR_DSCP("IS_MPLS")}, /*DS_ETH_RMEP_IS_MPLS*/
                {  1,   4,   1 STR_DSCP("IS_REMOTE")}, /*DS_ETH_RMEP_IS_REMOTE*/
                {  1,   1,  22 STR_DSCP("MAC_ADDR_UPDATE_DISABLE")}, /*DS_ETH_RMEP_MAC_ADDR_UPDATE_DISABLE*/
                { 15,   7,  16 STR_DSCP("MEP_INDEX")}, /*DS_ETH_RMEP_MEP_INDEX*/
                {  3,   2,   0 STR_DSCP("RMEP_LAST_INTF_STATUS")}, /*DS_ETH_RMEP_RMEP_LAST_INTF_STATUS*/
                {  2,   1,  29 STR_DSCP("RMEP_LAST_PORT_STATUS")}, /*DS_ETH_RMEP_RMEP_LAST_PORT_STATUS*/
                {  1,   1,  17 STR_DSCP("RMEP_LAST_RDI")}, /*DS_ETH_RMEP_RMEP_LAST_RDI*/
                { 32,   5,   0 STR_DSCP("RMEP_MAC_SA31_TO0")}, /*DS_ETH_RMEP_RMEP_MAC_SA31_TO0*/
                { 16,   7,   0 STR_DSCP("RMEP_MAC_SA47_TO32")}, /*DS_ETH_RMEP_RMEP_MAC_SA47_TO32*/
                {  4,   1,  18 STR_DSCP("RMEP_WHILE")}, /*DS_ETH_RMEP_RMEP_WHILE*/
                {  1,   6,   0 STR_DSCP("SEQ_NUM_EN")}, /*DS_ETH_RMEP_SEQ_NUM_EN*/
                {  6,   1,  23 STR_DSCP("SEQ_NUM_FAIL_COUNTER")}, /*DS_ETH_RMEP_SEQ_NUM_FAIL_COUNTER*/
};

static fields_t ds_mpls_mep_tbl_field[] = {
                {  1,   4,   2 STR_DSCP("ACTIVE")}, /*DS_MPLS_MEP_ACTIVE*/
                {  1,   5,  15 STR_DSCP("CCI_EN")}, /*DS_MPLS_MEP_CCI_EN*/
                {  3,   0,   0 STR_DSCP("CCI_WHILE")}, /*DS_MPLS_MEP_CCI_WHILE*/
                {  5,   7,  26 STR_DSCP("DEST_CHIP")}, /*DS_MPLS_MEP_DEST_CHIP*/
                { 16,   5,  16 STR_DSCP("DEST_ID")}, /*DS_MPLS_MEP_DEST_ID*/
                {  1,   1,  22 STR_DSCP("D_EXCESS")}, /*DS_MPLS_MEP_D_EXCESS*/
                {  1,   1,  23 STR_DSCP("D_LOCV")}, /*DS_MPLS_MEP_D_LOCV*/
                {  1,   1,  21 STR_DSCP("D_TTSI_MISMATCH")}, /*DS_MPLS_MEP_D_TTSI_MISMATCH*/
                {  1,   1,  24 STR_DSCP("D_TTSI_MISMERGE")}, /*DS_MPLS_MEP_D_TTSI_MISMERGE*/
                {  1,   1,   0 STR_DSCP("EXPECTEDCVH")}, /*DS_MPLS_MEP_EXPECTEDCVH*/
                { 32,   3,   0 STR_DSCP("EXPECTED_CV")}, /*DS_MPLS_MEP_EXPECTED_CV*/
                {  1,   1,  31 STR_DSCP("FIRST_PKT_RX")}, /*DS_MPLS_MEP_FIRST_PKT_RX*/
                {  1,   1,  20 STR_DSCP("IS_AVAILABLE")}, /*DS_MPLS_MEP_IS_AVAILABLE*/
                {  1,   4,   0 STR_DSCP("IS_MPLS")}, /*DS_MPLS_MEP_IS_MPLS*/
                {  1,   4,   1 STR_DSCP("IS_REMOTE")}, /*DS_MPLS_MEP_IS_REMOTE*/
                {  1,   7,  31 STR_DSCP("IS_UP")}, /*DS_MPLS_MEP_IS_UP*/
                { 15,   5,   0 STR_DSCP("MA_INDEX")}, /*DS_MPLS_MEP_MA_INDEX*/
                {  3,   2,   0 STR_DSCP("MEP_TYPE")}, /*DS_MPLS_MEP_MEP_TYPE*/
                {  1,   6,   0 STR_DSCP("NEAR_END_FSM_UP_DISABLE")}, /*DS_MPLS_MEP_NEAR_END_FSM_UP_DISABLE*/
                {  8,   7,   0 STR_DSCP("PERIOD")}, /*DS_MPLS_MEP_PERIOD*/
                {  1,   1,  12 STR_DSCP("RECV_FDI")}, /*DS_MPLS_MEP_RECV_FDI*/
                {  1,   1,  30 STR_DSCP("T1_VALID")}, /*DS_MPLS_MEP_T1_VALID*/
                {  4,   1,  26 STR_DSCP("T1_WHILE")}, /*DS_MPLS_MEP_T1_WHILE*/
                {  1,   1,  16 STR_DSCP("T2_PENDING_VALID")}, /*DS_MPLS_MEP_T2_PENDING_VALID*/
                {  7,   1,   1 STR_DSCP("TEN_CYCLE_EXPECTEDCV")}, /*DS_MPLS_MEP_TEN_CYCLE_EXPECTEDCV*/
                {  4,   1,   8 STR_DSCP("TEN_UNEXPCV")}, /*DS_MPLS_MEP_TEN_UNEXPCV*/
                {  3,   1,  13 STR_DSCP("TRI_CYCLE_UNEXPCV")}, /*DS_MPLS_MEP_TRI_CYCLE_UNEXPCV*/
};

static fields_t ds_mpls_rmep_tbl_field[] = {
                {  1,   4,   2 STR_DSCP("ACTIVE")}, /*DS_MPLS_RMEP_ACTIVE*/
                {  1,   2,   2 STR_DSCP("BDI_TX")}, /*DS_MPLS_RMEP_BDI_TX*/
                {  4,   1,  26 STR_DSCP("BDI_WHILE")}, /*DS_MPLS_RMEP_BDI_WHILE*/
                {  3,   0,   0 STR_DSCP("CCI_WHILE")}, /*DS_MPLS_RMEP_CCI_WHILE*/
                { 16,   3,   0 STR_DSCP("DEFECT_LOCATION")}, /*DS_MPLS_RMEP_DEFECT_LOCATION*/
                {  6,   3,  16 STR_DSCP("DEFECT_TYPE")}, /*DS_MPLS_RMEP_DEFECT_TYPE*/
                {  5,   7,  26 STR_DSCP("DEST_CHIP")}, /*DS_MPLS_RMEP_DEST_CHIP*/
                { 16,   5,  16 STR_DSCP("DEST_ID")}, /*DS_MPLS_RMEP_DEST_ID*/
                {  1,   6,   0 STR_DSCP("FAR_END_FSM_UP_DISABLE")}, /*DS_MPLS_RMEP_FAR_END_FSM_UP_DISABLE*/
                {  1,   1,   5 STR_DSCP("IS_AVAILABLE")}, /*DS_MPLS_RMEP_IS_AVAILABLE*/
                {  1,   4,   0 STR_DSCP("IS_MPLS")}, /*DS_MPLS_RMEP_IS_MPLS*/
                {  1,   4,   1 STR_DSCP("IS_REMOTE")}, /*DS_MPLS_RMEP_IS_REMOTE*/
                { 15,   5,   0 STR_DSCP("MA_INDEX")}, /*DS_MPLS_RMEP_MA_INDEX*/
                {  8,   7,   0 STR_DSCP("PERIOD")}, /*DS_MPLS_RMEP_PERIOD*/
                {  4,   3,  24 STR_DSCP("RMEP_WHILE")}, /*DS_MPLS_RMEP_RMEP_WHILE*/
                {  1,   2,   0 STR_DSCP("RX_BDI")}, /*DS_MPLS_RMEP_RX_BDI*/
                {  4,   1,   6 STR_DSCP("T3_CYCLE")}, /*DS_MPLS_RMEP_T3_CYCLE*/
                {  1,   1,  31 STR_DSCP("T3_VALID")}, /*DS_MPLS_RMEP_T3_VALID*/
                {  4,   1,  10 STR_DSCP("T3_WHILE")}, /*DS_MPLS_RMEP_T3_WHILE*/
                {  1,   1,  30 STR_DSCP("T4_VALID")}, /*DS_MPLS_RMEP_T4_VALID*/
                {  1,   2,   1 STR_DSCP("TEN_BDILOOP")}, /*DS_MPLS_RMEP_TEN_BDILOOP*/
                {  4,   1,   0 STR_DSCP("TEN_BDI")}, /*DS_MPLS_RMEP_TEN_BDI*/
                {  1,   1,   4 STR_DSCP("TRI_BDI_LOOP")}, /*DS_MPLS_RMEP_TRI_BDI_LOOP*/
                {  2,   3,  22 STR_DSCP("TRI_CYCLE_BDI")}, /*DS_MPLS_RMEP_TRI_CYCLE_BDI*/
};

static fields_t ds_mac_key_tbl_field[] = {
                {  1,   3,  20 STR_DSCP("CFI")}, /*DS_MAC_KEY_CFI*/
                {  3,   3,  21 STR_DSCP("COS")}, /*DS_MAC_KEY_COS*/
                { 13,   2,   0 STR_DSCP("GBL_SRC_PORT")}, /*DS_MAC_KEY_GBL_SRC_PORT*/
                { 16,   3,   0 STR_DSCP("LAYER2_HEADER_PROTOCOL")}, /*DS_MAC_KEY_LAYER2_HEADER_PROTOCOL*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_MAC_KEY_LAYER2_TYPE*/
                {  4,   3,  16 STR_DSCP("LAYER3_TYPE")}, /*DS_MAC_KEY_LAYER3_TYPE*/
                { 32,   7,   0 STR_DSCP("MAPPED_MAC_DA_LOWER")}, /*DS_MAC_KEY_MAPPED_MAC_DA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAPPED_MAC_DA_UPPER")}, /*DS_MAC_KEY_MAPPED_MAC_DA_UPPER*/
                { 16,   6,  16 STR_DSCP("MAPPED_VLAN_ID")}, /*DS_MAC_KEY_MAPPED_VLAN_ID*/
                {  4,   5,  12 STR_DSCP("TABLE_ID0")}, /*DS_MAC_KEY_TABLE_ID0*/
                {  4,   1,  12 STR_DSCP("TABLE_ID1")}, /*DS_MAC_KEY_TABLE_ID1*/
                { 12,   5,   0 STR_DSCP("VLAN_ID1")}, /*DS_MAC_KEY_VLAN_ID1*/
                { 12,   2,  20 STR_DSCP("VLAN_ID2")}, /*DS_MAC_KEY_VLAN_ID2*/
                { 10,   1,   0 STR_DSCP("VLAN_PTRH")}, /*DS_MAC_KEY_VLAN_PTRH*/
                {  4,   3,  24 STR_DSCP("VLAN_PTRL")}, /*DS_MAC_KEY_VLAN_PTRL*/
};

static fields_t ds_mac_hash_key0_tbl_field[] = {
                { 16,   1,   0 STR_DSCP("MAPPED_MACH")}, /*DS_MAC_HASH_KEY0_MAPPED_MACH*/
                { 32,   3,   0 STR_DSCP("MAPPED_MACL")}, /*DS_MAC_HASH_KEY0_MAPPED_MACL*/
                { 16,   1,  16 STR_DSCP("MAPPED_VLANID")}, /*DS_MAC_HASH_KEY0_MAPPED_VLANID*/
};

static fields_t ds_mac_hash_key1_tbl_field[] = {
                { 16,   1,   0 STR_DSCP("MAPPED_MACH")}, /*DS_MAC_HASH_KEY1_MAPPED_MACH*/
                { 32,   3,   0 STR_DSCP("MAPPED_MACL")}, /*DS_MAC_HASH_KEY1_MAPPED_MACL*/
                { 16,   1,  16 STR_DSCP("MAPPED_VLANID")}, /*DS_MAC_HASH_KEY1_MAPPED_VLANID*/
};

static fields_t ds_acl_mac_key_tbl_field[] = {
                {  4,   9,   0 STR_DSCP("ACL_LABELH")}, /*DS_ACL_MAC_KEY_ACL_LABELH*/
                {  4,  10,  28 STR_DSCP("ACL_LABELL")}, /*DS_ACL_MAC_KEY_ACL_LABELL*/
                {  3,  10,  20 STR_DSCP("COS")}, /*DS_ACL_MAC_KEY_COS*/
                {  1,   7,   0 STR_DSCP("CTAG_CFI")}, /*DS_ACL_MAC_KEY_CTAG_CFI*/
                {  3,   7,   1 STR_DSCP("CTAG_COS")}, /*DS_ACL_MAC_KEY_CTAG_COS*/
                {  5,  10,  23 STR_DSCP("CVLAN_ID4TO0")}, /*DS_ACL_MAC_KEY_CVLAN_ID4TO0*/
                {  7,   9,   5 STR_DSCP("CVLAN_ID11TO5")}, /*DS_ACL_MAC_KEY_CVLAN_ID11TO5*/
                { 16,   7,  16 STR_DSCP("ETHER_TYPE")}, /*DS_ACL_MAC_KEY_ETHER_TYPE*/
                {  1,   9,   4 STR_DSCP("IS_IP_KEY")}, /*DS_ACL_MAC_KEY_IS_IP_KEY*/
                {  1,  13,  11 STR_DSCP("IS_LABEL")}, /*DS_ACL_MAC_KEY_IS_LABEL*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_ACL_MAC_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_ACL_MAC_KEY_L3_QOS_LABEL*/
                {  4,  14,  28 STR_DSCP("LAYER2_TYPE")}, /*DS_ACL_MAC_KEY_LAYER2_TYPE*/
                {  4,  10,  16 STR_DSCP("LAYER3_TYPE")}, /*DS_ACL_MAC_KEY_LAYER3_TYPE*/
                { 16,  10,   0 STR_DSCP("MAC_DAH")}, /*DS_ACL_MAC_KEY_MAC_DAH*/
                { 32,  11,   0 STR_DSCP("MAC_DAL")}, /*DS_ACL_MAC_KEY_MAC_DAL*/
                { 16,  14,   0 STR_DSCP("MAC_SAH")}, /*DS_ACL_MAC_KEY_MAC_SAH*/
                { 32,  15,   0 STR_DSCP("MAC_SAL")}, /*DS_ACL_MAC_KEY_MAC_SAL*/
                {  8,  13,   0 STR_DSCP("QOS_LABEL")}, /*DS_ACL_MAC_KEY_QOS_LABEL*/
                {  1,   7,   4 STR_DSCP("STAG_CFI")}, /*DS_ACL_MAC_KEY_STAG_CFI*/
                {  3,   7,   5 STR_DSCP("STAG_COS")}, /*DS_ACL_MAC_KEY_STAG_COS*/
                { 12,  14,  16 STR_DSCP("SVLAN_ID")}, /*DS_ACL_MAC_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLEID0")}, /*DS_ACL_MAC_KEY_TABLEID0*/
                {  4,   9,  12 STR_DSCP("TABLEID1")}, /*DS_ACL_MAC_KEY_TABLEID1*/
                {  4,   5,  12 STR_DSCP("TABLEID2")}, /*DS_ACL_MAC_KEY_TABLEID2*/
                {  4,   1,  12 STR_DSCP("TABLEID3")}, /*DS_ACL_MAC_KEY_TABLEID3*/
                { 14,   6,   0 STR_DSCP("VLAN_PTR")}, /*DS_ACL_MAC_KEY_VLAN_PTR*/
};

static fields_t ds_qos_mac_key_tbl_field[] = {
                {  4,   9,   0 STR_DSCP("ACL_LABELH")}, /*DS_QOS_MAC_KEY_ACL_LABELH*/
                {  4,  10,  28 STR_DSCP("ACL_LABELL")}, /*DS_QOS_MAC_KEY_ACL_LABELL*/
                {  3,  10,  20 STR_DSCP("COS")}, /*DS_QOS_MAC_KEY_COS*/
                {  1,   7,   0 STR_DSCP("CTAG_CFI")}, /*DS_QOS_MAC_KEY_CTAG_CFI*/
                {  3,   7,   1 STR_DSCP("CTAG_COS")}, /*DS_QOS_MAC_KEY_CTAG_COS*/
                {  5,  10,  23 STR_DSCP("CVLAN_ID4TO0")}, /*DS_QOS_MAC_KEY_CVLAN_ID4TO0*/
                {  7,   9,   5 STR_DSCP("CVLAN_ID11TO5")}, /*DS_QOS_MAC_KEY_CVLAN_ID11TO5*/
                { 16,   7,  16 STR_DSCP("ETHER_TYPE")}, /*DS_QOS_MAC_KEY_ETHER_TYPE*/
                {  1,   9,   4 STR_DSCP("IS_IP_KEY")}, /*DS_QOS_MAC_KEY_IS_IP_KEY*/
                {  1,  13,  11 STR_DSCP("IS_LABEL")}, /*DS_QOS_MAC_KEY_IS_LABEL*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_QOS_MAC_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_QOS_MAC_KEY_L3_QOS_LABEL*/
                {  4,  14,  28 STR_DSCP("LAYER2_TYPE")}, /*DS_QOS_MAC_KEY_LAYER2_TYPE*/
                {  4,  10,  16 STR_DSCP("LAYER3_TYPE")}, /*DS_QOS_MAC_KEY_LAYER3_TYPE*/
                { 16,  10,   0 STR_DSCP("MAC_DAH")}, /*DS_QOS_MAC_KEY_MAC_DAH*/
                { 32,  11,   0 STR_DSCP("MAC_DAL")}, /*DS_QOS_MAC_KEY_MAC_DAL*/
                { 16,  14,   0 STR_DSCP("MAC_SAH")}, /*DS_QOS_MAC_KEY_MAC_SAH*/
                { 32,  15,   0 STR_DSCP("MAC_SAL")}, /*DS_QOS_MAC_KEY_MAC_SAL*/
                {  8,  13,   0 STR_DSCP("QOS_LABEL")}, /*DS_QOS_MAC_KEY_QOS_LABEL*/
                {  1,   7,   4 STR_DSCP("STAG_CFI")}, /*DS_QOS_MAC_KEY_STAG_CFI*/
                {  3,   7,   5 STR_DSCP("STAG_COS")}, /*DS_QOS_MAC_KEY_STAG_COS*/
                { 12,  14,  16 STR_DSCP("SVLAN_ID")}, /*DS_QOS_MAC_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLEID0")}, /*DS_QOS_MAC_KEY_TABLEID0*/
                {  4,   9,  12 STR_DSCP("TABLEID1")}, /*DS_QOS_MAC_KEY_TABLEID1*/
                {  4,   5,  12 STR_DSCP("TABLEID2")}, /*DS_QOS_MAC_KEY_TABLEID2*/
                {  4,   1,  12 STR_DSCP("TABLEID3")}, /*DS_QOS_MAC_KEY_TABLEID3*/
                { 14,   6,   0 STR_DSCP("VLAN_PTR")}, /*DS_QOS_MAC_KEY_VLAN_PTR*/
};

static fields_t ds_acl_ipv4_key_tbl_field[] = {
                {  4,  10,  28 STR_DSCP("ACL_LABEL_LOWER")}, /*DS_ACL_IPV4_KEY_ACL_LABEL_LOWER*/
                {  4,   9,   0 STR_DSCP("ACL_LABEL_UPPER")}, /*DS_ACL_IPV4_KEY_ACL_LABEL_UPPER*/
                {  3,  13,   9 STR_DSCP("COS")}, /*DS_ACL_IPV4_KEY_COS*/
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_ACL_IPV4_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_ACL_IPV4_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_ACL_IPV4_KEY_CVLAN_ID*/
                {  6,  10,  16 STR_DSCP("DSCP")}, /*DS_ACL_IPV4_KEY_DSCP*/
                {  2,  10,  22 STR_DSCP("FRAG_INFO")}, /*DS_ACL_IPV4_KEY_FRAG_INFO*/
                { 32,  14,   0 STR_DSCP("IP_DA")}, /*DS_ACL_IPV4_KEY_IP_DA*/
                {  1,   9,   7 STR_DSCP("IP_HEADER_ERROR")}, /*DS_ACL_IPV4_KEY_IP_HEADER_ERROR*/
                {  1,  10,  24 STR_DSCP("IP_OPTIONS")}, /*DS_ACL_IPV4_KEY_IP_OPTIONS*/
                { 32,  15,   0 STR_DSCP("IP_SA")}, /*DS_ACL_IPV4_KEY_IP_SA*/
                {  1,  10,  25 STR_DSCP("IS_APPLICATION")}, /*DS_ACL_IPV4_KEY_IS_APPLICATION*/
                {  1,   9,   4 STR_DSCP("IS_IP_KEY")}, /*DS_ACL_IPV4_KEY_IS_IP_KEY*/
                {  1,  13,   8 STR_DSCP("IS_LABEL")}, /*DS_ACL_IPV4_KEY_IS_LABEL*/
                {  1,   9,   6 STR_DSCP("IS_MPLS_KEY")}, /*DS_ACL_IPV4_KEY_IS_MPLS_KEY*/
                {  1,  10,  27 STR_DSCP("IS_TCP")}, /*DS_ACL_IPV4_KEY_IS_TCP*/
                {  1,  10,  26 STR_DSCP("IS_UDP")}, /*DS_ACL_IPV4_KEY_IS_UDP*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_ACL_IPV4_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_ACL_IPV4_KEY_L3_QOS_LABEL*/
                { 16,  10,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_ACL_IPV4_KEY_L4INFO_MAPPED*/
                { 16,  11,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_ACL_IPV4_KEY_L4_DEST_PORT*/
                { 16,  11,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_ACL_IPV4_KEY_L4_SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_ACL_IPV4_KEY_LAYER2_TYPE*/
                {  4,   9,   8 STR_DSCP("LAYER3_TYPE")}, /*DS_ACL_IPV4_KEY_LAYER3_TYPE*/
                { 32,   3,   0 STR_DSCP("MACDA_LOWER")}, /*DS_ACL_IPV4_KEY_MACDA_LOWER*/
                { 16,   2,   0 STR_DSCP("MACDA_UPPER")}, /*DS_ACL_IPV4_KEY_MACDA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_ACL_IPV4_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_ACL_IPV4_KEY_MAC_SA_UPPER*/
                {  8,  13,   0 STR_DSCP("QOS_LABEL")}, /*DS_ACL_IPV4_KEY_QOS_LABEL*/
                {  1,   9,   5 STR_DSCP("ROUTED_PACKET")}, /*DS_ACL_IPV4_KEY_ROUTED_PACKET*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_ACL_IPV4_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_ACL_IPV4_KEY_STAG_COS*/
                { 12,   6,  16 STR_DSCP("SVLAN_ID")}, /*DS_ACL_IPV4_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLEID0")}, /*DS_ACL_IPV4_KEY_TABLEID0*/
                {  4,   9,  12 STR_DSCP("TABLEID1")}, /*DS_ACL_IPV4_KEY_TABLEID1*/
                {  4,   5,  12 STR_DSCP("TABLEID2")}, /*DS_ACL_IPV4_KEY_TABLEID2*/
                {  4,   1,  12 STR_DSCP("TABLEID3")}, /*DS_ACL_IPV4_KEY_TABLEID3*/
};

static fields_t ds_qos_ipv4_key_tbl_field[] = {
                {  4,  10,  28 STR_DSCP("ACL_LABEL_LOWER")}, /*DS_QOS_IPV4_KEY_ACL_LABEL_LOWER*/
                {  4,   9,   0 STR_DSCP("ACL_LABEL_UPPER")}, /*DS_QOS_IPV4_KEY_ACL_LABEL_UPPER*/
                {  3,  13,   9 STR_DSCP("COS")}, /*DS_QOS_IPV4_KEY_COS*/
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_QOS_IPV4_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_QOS_IPV4_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_QOS_IPV4_KEY_CVLAN_ID*/
                {  6,  10,  16 STR_DSCP("DSCP")}, /*DS_QOS_IPV4_KEY_DSCP*/
                {  2,  10,  22 STR_DSCP("FRAG_INFO")}, /*DS_QOS_IPV4_KEY_FRAG_INFO*/
                { 32,  14,   0 STR_DSCP("IP_DA")}, /*DS_QOS_IPV4_KEY_IP_DA*/
                {  1,   9,   7 STR_DSCP("IP_HEADER_ERROR")}, /*DS_QOS_IPV4_KEY_IP_HEADER_ERROR*/
                {  1,  10,  24 STR_DSCP("IP_OPTIONS")}, /*DS_QOS_IPV4_KEY_IP_OPTIONS*/
                { 32,  15,   0 STR_DSCP("IP_SA")}, /*DS_QOS_IPV4_KEY_IP_SA*/
                {  1,  10,  25 STR_DSCP("IS_APPLICATION")}, /*DS_QOS_IPV4_KEY_IS_APPLICATION*/
                {  1,   9,   4 STR_DSCP("IS_IP_KEY")}, /*DS_QOS_IPV4_KEY_IS_IP_KEY*/
                {  1,  13,   8 STR_DSCP("IS_LABEL")}, /*DS_QOS_IPV4_KEY_IS_LABEL*/
                {  1,   9,   6 STR_DSCP("IS_MPLS_KEY")}, /*DS_QOS_IPV4_KEY_IS_MPLS_KEY*/
                {  1,  10,  27 STR_DSCP("IS_TCP")}, /*DS_QOS_IPV4_KEY_IS_TCP*/
                {  1,  10,  26 STR_DSCP("IS_UDP")}, /*DS_QOS_IPV4_KEY_IS_UDP*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_QOS_IPV4_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_QOS_IPV4_KEY_L3_QOS_LABEL*/
                { 16,  10,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_QOS_IPV4_KEY_L4INFO_MAPPED*/
                { 16,  11,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_QOS_IPV4_KEY_L4_DEST_PORT*/
                { 16,  11,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_QOS_IPV4_KEY_L4_SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_QOS_IPV4_KEY_LAYER2_TYPE*/
                {  4,   9,   8 STR_DSCP("LAYER3_TYPE")}, /*DS_QOS_IPV4_KEY_LAYER3_TYPE*/
                { 32,   3,   0 STR_DSCP("MACDA_LOWER")}, /*DS_QOS_IPV4_KEY_MACDA_LOWER*/
                { 16,   2,   0 STR_DSCP("MACDA_UPPER")}, /*DS_QOS_IPV4_KEY_MACDA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_QOS_IPV4_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_QOS_IPV4_KEY_MAC_SA_UPPER*/
                {  8,  13,   0 STR_DSCP("QOS_LABEL")}, /*DS_QOS_IPV4_KEY_QOS_LABEL*/
                {  1,   9,   5 STR_DSCP("ROUTED_PACKET")}, /*DS_QOS_IPV4_KEY_ROUTED_PACKET*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_QOS_IPV4_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_QOS_IPV4_KEY_STAG_COS*/
                { 12,   6,  16 STR_DSCP("SVLAN_ID")}, /*DS_QOS_IPV4_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLEID0")}, /*DS_QOS_IPV4_KEY_TABLEID0*/
                {  4,   9,  12 STR_DSCP("TABLEID1")}, /*DS_QOS_IPV4_KEY_TABLEID1*/
                {  4,   5,  12 STR_DSCP("TABLEID2")}, /*DS_QOS_IPV4_KEY_TABLEID2*/
                {  4,   1,  12 STR_DSCP("TABLEID3")}, /*DS_QOS_IPV4_KEY_TABLEID3*/
};

static fields_t ds_acl_mpls_key_tbl_field[] = {
                {  4,  10,  28 STR_DSCP("ACL_LABEL_LOWER")}, /*DS_ACL_MPLS_KEY_ACL_LABEL_LOWER*/
                {  4,   9,   0 STR_DSCP("ACL_LABEL_UPPER")}, /*DS_ACL_MPLS_KEY_ACL_LABEL_UPPER*/
                {  3,  13,   9 STR_DSCP("COS")}, /*DS_ACL_MPLS_KEY_COS*/
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_ACL_MPLS_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_ACL_MPLS_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_ACL_MPLS_KEY_CVLAN_ID*/
                {  1,   9,   4 STR_DSCP("IS_IP_KEY")}, /*DS_ACL_MPLS_KEY_IS_IP_KEY*/
                {  1,  13,   8 STR_DSCP("IS_LABEL")}, /*DS_ACL_MPLS_KEY_IS_LABEL*/
                {  1,   9,   6 STR_DSCP("IS_MPLS_KEY")}, /*DS_ACL_MPLS_KEY_IS_MPLS_KEY*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_ACL_MPLS_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_ACL_MPLS_KEY_L3_QOS_LABEL*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_ACL_MPLS_KEY_LAYER2_TYPE*/
                { 32,   3,   0 STR_DSCP("MACDA_LOWER")}, /*DS_ACL_MPLS_KEY_MACDA_LOWER*/
                { 16,   2,   0 STR_DSCP("MACDA_UPPER")}, /*DS_ACL_MPLS_KEY_MACDA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_ACL_MPLS_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_ACL_MPLS_KEY_MAC_SA_UPPER*/
                { 32,  15,   0 STR_DSCP("MPLS_LABEL0")}, /*DS_ACL_MPLS_KEY_MPLS_LABEL0*/
                { 32,  14,   0 STR_DSCP("MPLS_LABEL1")}, /*DS_ACL_MPLS_KEY_MPLS_LABEL1*/
                { 32,  11,   0 STR_DSCP("MPLS_LABEL2")}, /*DS_ACL_MPLS_KEY_MPLS_LABEL2*/
                { 28,  10,   0 STR_DSCP("MPLS_LABEL327TO0")}, /*DS_ACL_MPLS_KEY_MPLS_LABEL327TO0*/
                {  4,   9,   8 STR_DSCP("MPLS_LABEL331TO28")}, /*DS_ACL_MPLS_KEY_MPLS_LABEL331TO28*/
                {  8,  13,   0 STR_DSCP("QOS_LABEL")}, /*DS_ACL_MPLS_KEY_QOS_LABEL*/
                {  1,   9,   5 STR_DSCP("ROUTE_PKT")}, /*DS_ACL_MPLS_KEY_ROUTE_PKT*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_ACL_MPLS_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_ACL_MPLS_KEY_STAG_COS*/
                { 12,   6,  16 STR_DSCP("SVLAN_ID")}, /*DS_ACL_MPLS_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLEID0")}, /*DS_ACL_MPLS_KEY_TABLEID0*/
                {  4,   9,  12 STR_DSCP("TABLEID1")}, /*DS_ACL_MPLS_KEY_TABLEID1*/
                {  4,   5,  12 STR_DSCP("TABLEID2")}, /*DS_ACL_MPLS_KEY_TABLEID2*/
                {  4,   1,  12 STR_DSCP("TABLEID3")}, /*DS_ACL_MPLS_KEY_TABLEID3*/
};

static fields_t ds_qos_mpls_key_tbl_field[] = {
                {  4,  10,  28 STR_DSCP("ACL_LABEL_LOWER")}, /*DS_QOS_MPLS_KEY_ACL_LABEL_LOWER*/
                {  4,   9,   0 STR_DSCP("ACL_LABEL_UPPER")}, /*DS_QOS_MPLS_KEY_ACL_LABEL_UPPER*/
                {  3,  13,   9 STR_DSCP("COS")}, /*DS_QOS_MPLS_KEY_COS*/
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_QOS_MPLS_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_QOS_MPLS_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_QOS_MPLS_KEY_CVLAN_ID*/
                {  1,   9,   4 STR_DSCP("IS_IP_KEY")}, /*DS_QOS_MPLS_KEY_IS_IP_KEY*/
                {  1,  13,   8 STR_DSCP("IS_LABEL")}, /*DS_QOS_MPLS_KEY_IS_LABEL*/
                {  1,   9,   6 STR_DSCP("IS_MPLS_KEY")}, /*DS_QOS_MPLS_KEY_IS_MPLS_KEY*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_QOS_MPLS_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_QOS_MPLS_KEY_L3_QOS_LABEL*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_QOS_MPLS_KEY_LAYER2_TYPE*/
                { 32,   3,   0 STR_DSCP("MACDA_LOWER")}, /*DS_QOS_MPLS_KEY_MACDA_LOWER*/
                { 16,   2,   0 STR_DSCP("MACDA_UPPER")}, /*DS_QOS_MPLS_KEY_MACDA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_QOS_MPLS_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_QOS_MPLS_KEY_MAC_SA_UPPER*/
                { 32,  15,   0 STR_DSCP("MPLS_LABEL0")}, /*DS_QOS_MPLS_KEY_MPLS_LABEL0*/
                { 32,  14,   0 STR_DSCP("MPLS_LABEL1")}, /*DS_QOS_MPLS_KEY_MPLS_LABEL1*/
                { 32,  11,   0 STR_DSCP("MPLS_LABEL2")}, /*DS_QOS_MPLS_KEY_MPLS_LABEL2*/
                { 28,  10,   0 STR_DSCP("MPLS_LABEL327TO0")}, /*DS_QOS_MPLS_KEY_MPLS_LABEL327TO0*/
                {  4,   9,   8 STR_DSCP("MPLS_LABEL331TO28")}, /*DS_QOS_MPLS_KEY_MPLS_LABEL331TO28*/
                {  8,  13,   0 STR_DSCP("QOS_LABEL")}, /*DS_QOS_MPLS_KEY_QOS_LABEL*/
                {  1,   9,   5 STR_DSCP("ROUTE_PKT")}, /*DS_QOS_MPLS_KEY_ROUTE_PKT*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_QOS_MPLS_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_QOS_MPLS_KEY_STAG_COS*/
                { 12,   6,  16 STR_DSCP("SVLAN_ID")}, /*DS_QOS_MPLS_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLEID0")}, /*DS_QOS_MPLS_KEY_TABLEID0*/
                {  4,   9,  12 STR_DSCP("TABLEID1")}, /*DS_QOS_MPLS_KEY_TABLEID1*/
                {  4,   5,  12 STR_DSCP("TABLEID2")}, /*DS_QOS_MPLS_KEY_TABLEID2*/
                {  4,   1,  12 STR_DSCP("TABLEID3")}, /*DS_QOS_MPLS_KEY_TABLEID3*/
};

static fields_t ds_acl_ipv6_key_tbl_field[] = {
                {  4,   1,  12 STR_DSCP("ACLQOS_IPV6KEY_TABLEID7")}, /*DS_ACL_IPV6_KEY_ACLQOS_IPV6KEY_TABLEID7*/
                {  4,  18,  28 STR_DSCP("ACL_LABEL_LOWER")}, /*DS_ACL_IPV6_KEY_ACL_LABEL_LOWER*/
                {  2,  17,   0 STR_DSCP("ACL_LABEL_MIDDLE")}, /*DS_ACL_IPV6_KEY_ACL_LABEL_MIDDLE*/
                {  2,  14,  26 STR_DSCP("ACL_LABEL_UPPER")}, /*DS_ACL_IPV6_KEY_ACL_LABEL_UPPER*/
                {  3,  10,  28 STR_DSCP("COS")}, /*DS_ACL_IPV6_KEY_COS*/
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_ACL_IPV6_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_ACL_IPV6_KEY_CTAG_COS*/
                { 12,   9,   0 STR_DSCP("CVLAN_ID")}, /*DS_ACL_IPV6_KEY_CVLAN_ID*/
                {  6,  11,  20 STR_DSCP("DSCP")}, /*DS_ACL_IPV6_KEY_DSCP*/
                { 16,  10,   0 STR_DSCP("ETHER_TYPE")}, /*DS_ACL_IPV6_KEY_ETHER_TYPE*/
                {  2,  14,  16 STR_DSCP("FRAG_INFO")}, /*DS_ACL_IPV6_KEY_FRAG_INFO*/
                {  8,  13,   4 STR_DSCP("IPV6_EXTENSION_HEADERS")}, /*DS_ACL_IPV6_KEY_IPV6_EXTENSION_HEADERS*/
                { 20,  11,   0 STR_DSCP("IPV6_FLOW_LABEL")}, /*DS_ACL_IPV6_KEY_IPV6_FLOW_LABEL*/
                { 32,  23,   0 STR_DSCP("IP_DA31TO0")}, /*DS_ACL_IPV6_KEY_IP_DA31TO0*/
                { 32,  22,   0 STR_DSCP("IP_DA63TO32")}, /*DS_ACL_IPV6_KEY_IP_DA63TO32*/
                {  8,  21,   0 STR_DSCP("IP_DA71TO64")}, /*DS_ACL_IPV6_KEY_IP_DA71TO64*/
                { 32,  19,   0 STR_DSCP("IP_DA103TO72")}, /*DS_ACL_IPV6_KEY_IP_DA103TO72*/
                { 24,  18,   0 STR_DSCP("IP_DA127TO104")}, /*DS_ACL_IPV6_KEY_IP_DA127TO104*/
                {  1,  14,  19 STR_DSCP("IP_HEAD_ERROR")}, /*DS_ACL_IPV6_KEY_IP_HEAD_ERROR*/
                {  1,  14,  18 STR_DSCP("IP_OPTIONS")}, /*DS_ACL_IPV6_KEY_IP_OPTIONS*/
                { 32,  31,   0 STR_DSCP("IP_SA31TO0")}, /*DS_ACL_IPV6_KEY_IP_SA31TO0*/
                { 32,  30,   0 STR_DSCP("IP_SA63TO32")}, /*DS_ACL_IPV6_KEY_IP_SA63TO32*/
                {  8,  29,   0 STR_DSCP("IP_SA71TO64")}, /*DS_ACL_IPV6_KEY_IP_SA71TO64*/
                { 32,  27,   0 STR_DSCP("IP_SA103TO72")}, /*DS_ACL_IPV6_KEY_IP_SA103TO72*/
                { 24,  26,   0 STR_DSCP("IP_SA127TO104")}, /*DS_ACL_IPV6_KEY_IP_SA127TO104*/
                {  1,  14,  20 STR_DSCP("IS_APPLICATION")}, /*DS_ACL_IPV6_KEY_IS_APPLICATION*/
                {  1,  18,  24 STR_DSCP("IS_LABEL")}, /*DS_ACL_IPV6_KEY_IS_LABEL*/
                {  1,  18,  26 STR_DSCP("IS_TCP")}, /*DS_ACL_IPV6_KEY_IS_TCP*/
                {  1,  18,  25 STR_DSCP("IS_UDP")}, /*DS_ACL_IPV6_KEY_IS_UDP*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_ACL_IPV6_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_ACL_IPV6_KEY_L3_QOS_LABEL*/
                {  6,  25,   6 STR_DSCP("L4DESTPORT_OR_L4INFO5TO0")}, /*DS_ACL_IPV6_KEY_L4DESTPORT_OR_L4INFO5TO0*/
                { 10,  17,   2 STR_DSCP("L4DESTPORT_OR_L4INFO15TO6")}, /*DS_ACL_IPV6_KEY_L4DESTPORT_OR_L4INFO15TO6*/
                { 16,  14,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_ACL_IPV6_KEY_L4INFO_MAPPED*/
                { 16,  15,  16 STR_DSCP("L4_DESTPORT")}, /*DS_ACL_IPV6_KEY_L4_DESTPORT*/
                {  4,  29,   8 STR_DSCP("L4_SOURCE_PORT3TO0")}, /*DS_ACL_IPV6_KEY_L4_SOURCE_PORT3TO0*/
                {  8,  26,  24 STR_DSCP("L4_SOURCE_PORT11TO4")}, /*DS_ACL_IPV6_KEY_L4_SOURCE_PORT11TO4*/
                {  4,  21,   8 STR_DSCP("L4_SOURCE_PORT15TO12")}, /*DS_ACL_IPV6_KEY_L4_SOURCE_PORT15TO12*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_ACL_IPV6_KEY_LAYER2_TYPE*/
                {  4,  13,   0 STR_DSCP("LAYER3_TYPE")}, /*DS_ACL_IPV6_KEY_LAYER3_TYPE*/
                { 32,   3,   0 STR_DSCP("MAC_DA_LOWER")}, /*DS_ACL_IPV6_KEY_MAC_DA_LOWER*/
                { 16,   2,   0 STR_DSCP("MAC_DA_UPPER")}, /*DS_ACL_IPV6_KEY_MAC_DA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_ACL_IPV6_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_ACL_IPV6_KEY_MAC_SA_UPPER*/
                {  6,  25,   0 STR_DSCP("QOS_LABEL_LOWER")}, /*DS_ACL_IPV6_KEY_QOS_LABEL_LOWER*/
                {  2,  14,  24 STR_DSCP("QOS_LABEL_UPPER")}, /*DS_ACL_IPV6_KEY_QOS_LABEL_UPPER*/
                {  1,  18,  27 STR_DSCP("ROUTED_PACKET")}, /*DS_ACL_IPV6_KEY_ROUTED_PACKET*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_ACL_IPV6_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_ACL_IPV6_KEY_STAG_COS*/
                { 12,  10,  16 STR_DSCP("SVLAN_ID")}, /*DS_ACL_IPV6_KEY_SVLAN_ID*/
                {  4,  29,  12 STR_DSCP("TABLEID0")}, /*DS_ACL_IPV6_KEY_TABLEID0*/
                {  4,  25,  12 STR_DSCP("TABLEID1")}, /*DS_ACL_IPV6_KEY_TABLEID1*/
                {  4,  21,  12 STR_DSCP("TABLEID2")}, /*DS_ACL_IPV6_KEY_TABLEID2*/
                {  4,  17,  12 STR_DSCP("TABLEID3")}, /*DS_ACL_IPV6_KEY_TABLEID3*/
                {  4,  13,  12 STR_DSCP("TABLEID4")}, /*DS_ACL_IPV6_KEY_TABLEID4*/
                {  4,   9,  12 STR_DSCP("TABLEID5")}, /*DS_ACL_IPV6_KEY_TABLEID5*/
                {  4,   5,  12 STR_DSCP("TABLEID6")}, /*DS_ACL_IPV6_KEY_TABLEID6*/
                { 14,   6,  16 STR_DSCP("VLAN_PTR")}, /*DS_ACL_IPV6_KEY_VLAN_PTR*/
};

static fields_t ds_qos_ipv6_key_tbl_field[] = {
                {  4,   1,  12 STR_DSCP("ACLQOS_IPV6KEY_TABLEID7")}, /*DS_QOS_IPV6_KEY_ACLQOS_IPV6KEY_TABLEID7*/
                {  4,  18,  28 STR_DSCP("ACL_LABEL_LOWER")}, /*DS_QOS_IPV6_KEY_ACL_LABEL_LOWER*/
                {  2,  17,   0 STR_DSCP("ACL_LABEL_MIDDLE")}, /*DS_QOS_IPV6_KEY_ACL_LABEL_MIDDLE*/
                {  2,  14,  26 STR_DSCP("ACL_LABEL_UPPER")}, /*DS_QOS_IPV6_KEY_ACL_LABEL_UPPER*/
                {  3,  10,  28 STR_DSCP("COS")}, /*DS_QOS_IPV6_KEY_COS*/
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_QOS_IPV6_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_QOS_IPV6_KEY_CTAG_COS*/
                { 12,   9,   0 STR_DSCP("CVLAN_ID")}, /*DS_QOS_IPV6_KEY_CVLAN_ID*/
                {  6,  11,  20 STR_DSCP("DSCP")}, /*DS_QOS_IPV6_KEY_DSCP*/
                { 16,  10,   0 STR_DSCP("ETHER_TYPE")}, /*DS_QOS_IPV6_KEY_ETHER_TYPE*/
                {  2,  14,  16 STR_DSCP("FRAG_INFO")}, /*DS_QOS_IPV6_KEY_FRAG_INFO*/
                {  8,  13,   4 STR_DSCP("IPV6_EXTENSION_HEADERS")}, /*DS_QOS_IPV6_KEY_IPV6_EXTENSION_HEADERS*/
                { 20,  11,   0 STR_DSCP("IPV6_FLOW_LABEL")}, /*DS_QOS_IPV6_KEY_IPV6_FLOW_LABEL*/
                { 32,  23,   0 STR_DSCP("IP_DA31TO0")}, /*DS_QOS_IPV6_KEY_IP_DA31TO0*/
                { 32,  22,   0 STR_DSCP("IP_DA63TO32")}, /*DS_QOS_IPV6_KEY_IP_DA63TO32*/
                {  8,  21,   0 STR_DSCP("IP_DA71TO64")}, /*DS_QOS_IPV6_KEY_IP_DA71TO64*/
                { 32,  19,   0 STR_DSCP("IP_DA103TO72")}, /*DS_QOS_IPV6_KEY_IP_DA103TO72*/
                { 24,  18,   0 STR_DSCP("IP_DA127TO104")}, /*DS_QOS_IPV6_KEY_IP_DA127TO104*/
                {  1,  14,  19 STR_DSCP("IP_HEAD_ERROR")}, /*DS_QOS_IPV6_KEY_IP_HEAD_ERROR*/
                {  1,  14,  18 STR_DSCP("IP_OPTIONS")}, /*DS_QOS_IPV6_KEY_IP_OPTIONS*/
                { 32,  31,   0 STR_DSCP("IP_SA31TO0")}, /*DS_QOS_IPV6_KEY_IP_SA31TO0*/
                { 32,  30,   0 STR_DSCP("IP_SA63TO32")}, /*DS_QOS_IPV6_KEY_IP_SA63TO32*/
                {  8,  29,   0 STR_DSCP("IP_SA71TO64")}, /*DS_QOS_IPV6_KEY_IP_SA71TO64*/
                { 32,  27,   0 STR_DSCP("IP_SA103TO72")}, /*DS_QOS_IPV6_KEY_IP_SA103TO72*/
                { 24,  26,   0 STR_DSCP("IP_SA127TO104")}, /*DS_QOS_IPV6_KEY_IP_SA127TO104*/
                {  1,  14,  20 STR_DSCP("IS_APPLICATION")}, /*DS_QOS_IPV6_KEY_IS_APPLICATION*/
                {  1,  18,  24 STR_DSCP("IS_LABEL")}, /*DS_QOS_IPV6_KEY_IS_LABEL*/
                {  1,  18,  26 STR_DSCP("IS_TCP")}, /*DS_QOS_IPV6_KEY_IS_TCP*/
                {  1,  18,  25 STR_DSCP("IS_UDP")}, /*DS_QOS_IPV6_KEY_IS_UDP*/
                {  8,   2,  24 STR_DSCP("L2_QOS_LABEL")}, /*DS_QOS_IPV6_KEY_L2_QOS_LABEL*/
                {  8,   5,   0 STR_DSCP("L3_QOS_LABEL")}, /*DS_QOS_IPV6_KEY_L3_QOS_LABEL*/
                {  6,  25,   6 STR_DSCP("L4DESTPORT_OR_L4INFO5TO0")}, /*DS_QOS_IPV6_KEY_L4DESTPORT_OR_L4INFO5TO0*/
                { 10,  17,   2 STR_DSCP("L4DESTPORT_OR_L4INFO15TO6")}, /*DS_QOS_IPV6_KEY_L4DESTPORT_OR_L4INFO15TO6*/
                { 16,  14,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_QOS_IPV6_KEY_L4INFO_MAPPED*/
                { 16,  15,  16 STR_DSCP("L4_DESTPORT")}, /*DS_QOS_IPV6_KEY_L4_DESTPORT*/
                {  4,  29,   8 STR_DSCP("L4_SOURCE_PORT3TO0")}, /*DS_QOS_IPV6_KEY_L4_SOURCE_PORT3TO0*/
                {  8,  26,  24 STR_DSCP("L4_SOURCE_PORT11TO4")}, /*DS_QOS_IPV6_KEY_L4_SOURCE_PORT11TO4*/
                {  4,  21,   8 STR_DSCP("L4_SOURCE_PORT15TO12")}, /*DS_QOS_IPV6_KEY_L4_SOURCE_PORT15TO12*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_QOS_IPV6_KEY_LAYER2_TYPE*/
                {  4,  13,   0 STR_DSCP("LAYER3_TYPE")}, /*DS_QOS_IPV6_KEY_LAYER3_TYPE*/
                { 32,   3,   0 STR_DSCP("MAC_DA_LOWER")}, /*DS_QOS_IPV6_KEY_MAC_DA_LOWER*/
                { 16,   2,   0 STR_DSCP("MAC_DA_UPPER")}, /*DS_QOS_IPV6_KEY_MAC_DA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_QOS_IPV6_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_QOS_IPV6_KEY_MAC_SA_UPPER*/
                {  6,  25,   0 STR_DSCP("QOS_LABEL_LOWER")}, /*DS_QOS_IPV6_KEY_QOS_LABEL_LOWER*/
                {  2,  14,  24 STR_DSCP("QOS_LABEL_UPPER")}, /*DS_QOS_IPV6_KEY_QOS_LABEL_UPPER*/
                {  1,  18,  27 STR_DSCP("ROUTED_PACKET")}, /*DS_QOS_IPV6_KEY_ROUTED_PACKET*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_QOS_IPV6_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_QOS_IPV6_KEY_STAG_COS*/
                { 12,  10,  16 STR_DSCP("SVLAN_ID")}, /*DS_QOS_IPV6_KEY_SVLAN_ID*/
                {  4,  29,  12 STR_DSCP("TABLEID0")}, /*DS_QOS_IPV6_KEY_TABLEID0*/
                {  4,  25,  12 STR_DSCP("TABLEID1")}, /*DS_QOS_IPV6_KEY_TABLEID1*/
                {  4,  21,  12 STR_DSCP("TABLEID2")}, /*DS_QOS_IPV6_KEY_TABLEID2*/
                {  4,  17,  12 STR_DSCP("TABLEID3")}, /*DS_QOS_IPV6_KEY_TABLEID3*/
                {  4,  13,  12 STR_DSCP("TABLEID4")}, /*DS_QOS_IPV6_KEY_TABLEID4*/
                {  4,   9,  12 STR_DSCP("TABLEID5")}, /*DS_QOS_IPV6_KEY_TABLEID5*/
                {  4,   5,  12 STR_DSCP("TABLEID6")}, /*DS_QOS_IPV6_KEY_TABLEID6*/
                { 14,   6,  16 STR_DSCP("VLAN_PTR")}, /*DS_QOS_IPV6_KEY_VLAN_PTR*/
};

static fields_t ds_ipv4_ucast_route_key_tbl_field[] = {
                {  6,   2,  16 STR_DSCP("DSCP")}, /*DS_IPV4_UCAST_ROUTE_KEY_DSCP*/
                {  2,   5,   4 STR_DSCP("FRAG_INFO")}, /*DS_IPV4_UCAST_ROUTE_KEY_FRAG_INFO*/
                { 32,   7,   0 STR_DSCP("IP_DA")}, /*DS_IPV4_UCAST_ROUTE_KEY_IP_DA*/
                {  1,   5,   6 STR_DSCP("IP_OPTIONS")}, /*DS_IPV4_UCAST_ROUTE_KEY_IP_OPTIONS*/
                { 32,   6,   0 STR_DSCP("IP_SA")}, /*DS_IPV4_UCAST_ROUTE_KEY_IP_SA*/
                {  1,   5,   7 STR_DSCP("IS_APPLICATION")}, /*DS_IPV4_UCAST_ROUTE_KEY_IS_APPLICATION*/
                {  1,   5,   9 STR_DSCP("IS_TCP")}, /*DS_IPV4_UCAST_ROUTE_KEY_IS_TCP*/
                {  1,   5,   8 STR_DSCP("IS_UDP")}, /*DS_IPV4_UCAST_ROUTE_KEY_IS_UDP*/
                { 16,   2,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_IPV4_UCAST_ROUTE_KEY_L4INFO_MAPPED*/
                { 16,   3,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV4_UCAST_ROUTE_KEY_L4_DEST_PORT*/
                { 16,   3,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV4_UCAST_ROUTE_KEY_L4_SOURCE_PORT*/
                {  4,   5,   0 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV4_UCAST_ROUTE_KEY_LAYER4_TYPE*/
                {  1,   5,  10 STR_DSCP("LKP_MODE")}, /*DS_IPV4_UCAST_ROUTE_KEY_LKP_MODE*/
                {  6,   2,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV4_UCAST_ROUTE_KEY_PBR_LABEL*/
                {  4,   5,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV4_UCAST_ROUTE_KEY_TABLE_ID0*/
                {  4,   1,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV4_UCAST_ROUTE_KEY_TABLE_ID1*/
                { 12,   1,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV4_UCAST_ROUTE_KEY_VRF_IDH*/
                {  4,   2,  28 STR_DSCP("VRF_IDL")}, /*DS_IPV4_UCAST_ROUTE_KEY_VRF_IDL*/
};

static fields_t ds_ipv4_mcast_route_key_tbl_field[] = {
                {  6,   2,  16 STR_DSCP("DSCP")}, /*DS_IPV4_MCAST_ROUTE_KEY_DSCP*/
                {  2,   5,   4 STR_DSCP("FRAG_INFO")}, /*DS_IPV4_MCAST_ROUTE_KEY_FRAG_INFO*/
                { 32,   7,   0 STR_DSCP("IP_DA")}, /*DS_IPV4_MCAST_ROUTE_KEY_IP_DA*/
                {  1,   5,   6 STR_DSCP("IP_OPTIONS")}, /*DS_IPV4_MCAST_ROUTE_KEY_IP_OPTIONS*/
                { 32,   6,   0 STR_DSCP("IP_SA")}, /*DS_IPV4_MCAST_ROUTE_KEY_IP_SA*/
                {  1,   5,   7 STR_DSCP("IS_APPLICATION")}, /*DS_IPV4_MCAST_ROUTE_KEY_IS_APPLICATION*/
                {  1,   5,   9 STR_DSCP("IS_TCP")}, /*DS_IPV4_MCAST_ROUTE_KEY_IS_TCP*/
                {  1,   5,   8 STR_DSCP("IS_UDP")}, /*DS_IPV4_MCAST_ROUTE_KEY_IS_UDP*/
                { 16,   2,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_IPV4_MCAST_ROUTE_KEY_L4INFO_MAPPED*/
                { 16,   3,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV4_MCAST_ROUTE_KEY_L4_DEST_PORT*/
                { 16,   3,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV4_MCAST_ROUTE_KEY_L4_SOURCE_PORT*/
                {  4,   5,   0 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV4_MCAST_ROUTE_KEY_LAYER4_TYPE*/
                {  1,   5,  10 STR_DSCP("LKP_MODE")}, /*DS_IPV4_MCAST_ROUTE_KEY_LKP_MODE*/
                {  6,   2,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV4_MCAST_ROUTE_KEY_PBR_LABEL*/
                {  4,   5,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV4_MCAST_ROUTE_KEY_TABLE_ID0*/
                {  4,   1,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV4_MCAST_ROUTE_KEY_TABLE_ID1*/
                { 12,   1,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV4_MCAST_ROUTE_KEY_VRF_IDH*/
                {  4,   2,  28 STR_DSCP("VRF_IDL")}, /*DS_IPV4_MCAST_ROUTE_KEY_VRF_IDL*/
};

static fields_t ds_ipv4_nat_key_tbl_field[] = {
                {  6,   2,  16 STR_DSCP("DSCP")}, /*DS_IPV4_NAT_KEY_DSCP*/
                {  2,   5,   4 STR_DSCP("FRAG_INFO")}, /*DS_IPV4_NAT_KEY_FRAG_INFO*/
                { 32,   7,   0 STR_DSCP("IP_DA")}, /*DS_IPV4_NAT_KEY_IP_DA*/
                {  1,   5,   6 STR_DSCP("IP_OPTIONS")}, /*DS_IPV4_NAT_KEY_IP_OPTIONS*/
                { 32,   6,   0 STR_DSCP("IP_SA")}, /*DS_IPV4_NAT_KEY_IP_SA*/
                {  1,   5,   7 STR_DSCP("IS_APPLICATION")}, /*DS_IPV4_NAT_KEY_IS_APPLICATION*/
                {  1,   5,   9 STR_DSCP("IS_TCP")}, /*DS_IPV4_NAT_KEY_IS_TCP*/
                {  1,   5,   8 STR_DSCP("IS_UDP")}, /*DS_IPV4_NAT_KEY_IS_UDP*/
                { 16,   2,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_IPV4_NAT_KEY_L4INFO_MAPPED*/
                { 16,   3,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV4_NAT_KEY_L4_DEST_PORT*/
                { 16,   3,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV4_NAT_KEY_L4_SOURCE_PORT*/
                {  4,   5,   0 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV4_NAT_KEY_LAYER4_TYPE*/
                {  1,   5,  10 STR_DSCP("LKP_MODE")}, /*DS_IPV4_NAT_KEY_LKP_MODE*/
                {  6,   2,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV4_NAT_KEY_PBR_LABEL*/
                {  4,   5,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV4_NAT_KEY_TABLE_ID0*/
                {  4,   1,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV4_NAT_KEY_TABLE_ID1*/
                { 12,   1,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV4_NAT_KEY_VRF_IDH*/
                {  4,   2,  28 STR_DSCP("VRF_IDL")}, /*DS_IPV4_NAT_KEY_VRF_IDL*/
};

static fields_t ds_ipv4_pbr_dualda_key_tbl_field[] = {
                {  6,   2,  16 STR_DSCP("DSCP")}, /*DS_IPV4_PBR_DUALDA_KEY_DSCP*/
                {  2,   5,   4 STR_DSCP("FRAG_INFO")}, /*DS_IPV4_PBR_DUALDA_KEY_FRAG_INFO*/
                { 32,   7,   0 STR_DSCP("IP_DA")}, /*DS_IPV4_PBR_DUALDA_KEY_IP_DA*/
                {  1,   5,   6 STR_DSCP("IP_OPTIONS")}, /*DS_IPV4_PBR_DUALDA_KEY_IP_OPTIONS*/
                { 32,   6,   0 STR_DSCP("IP_SA")}, /*DS_IPV4_PBR_DUALDA_KEY_IP_SA*/
                {  1,   5,   7 STR_DSCP("IS_APPLICATION")}, /*DS_IPV4_PBR_DUALDA_KEY_IS_APPLICATION*/
                {  1,   5,   9 STR_DSCP("IS_TCP")}, /*DS_IPV4_PBR_DUALDA_KEY_IS_TCP*/
                {  1,   5,   8 STR_DSCP("IS_UDP")}, /*DS_IPV4_PBR_DUALDA_KEY_IS_UDP*/
                { 16,   2,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_IPV4_PBR_DUALDA_KEY_L4INFO_MAPPED*/
                { 16,   3,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV4_PBR_DUALDA_KEY_L4_DEST_PORT*/
                { 16,   3,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV4_PBR_DUALDA_KEY_L4_SOURCE_PORT*/
                {  4,   5,   0 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV4_PBR_DUALDA_KEY_LAYER4_TYPE*/
                {  1,   5,  10 STR_DSCP("LKP_MODE")}, /*DS_IPV4_PBR_DUALDA_KEY_LKP_MODE*/
                {  6,   2,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV4_PBR_DUALDA_KEY_PBR_LABEL*/
                {  4,   5,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV4_PBR_DUALDA_KEY_TABLE_ID0*/
                {  4,   1,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV4_PBR_DUALDA_KEY_TABLE_ID1*/
                { 12,   1,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV4_PBR_DUALDA_KEY_VRF_IDH*/
                {  4,   2,  28 STR_DSCP("VRF_IDL")}, /*DS_IPV4_PBR_DUALDA_KEY_VRF_IDL*/
};

static fields_t ds_ipv4_ucast_hash_key0_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("KEY_MAPPED_IP")}, /*DS_IPV4_UCAST_HASH_KEY0_KEY_MAPPED_IP*/
                { 16,   1,   0 STR_DSCP("KEY_VRFID")}, /*DS_IPV4_UCAST_HASH_KEY0_KEY_VRFID*/
};

static fields_t ds_ipv4_ucast_hash_key1_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("KEY_MAPPED_IP")}, /*DS_IPV4_UCAST_HASH_KEY1_KEY_MAPPED_IP*/
                { 16,   1,   0 STR_DSCP("KEY_VRFID")}, /*DS_IPV4_UCAST_HASH_KEY1_KEY_VRFID*/
};

static fields_t ds_ipv4_mcast_hash_key0_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("KEY_MAPPED_IP")}, /*DS_IPV4_MCAST_HASH_KEY0_KEY_MAPPED_IP*/
                { 16,   1,   0 STR_DSCP("KEY_VRFID")}, /*DS_IPV4_MCAST_HASH_KEY0_KEY_VRFID*/
};

static fields_t ds_ipv4_mcast_hash_key1_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("KEY_MAPPED_IP")}, /*DS_IPV4_MCAST_HASH_KEY1_KEY_MAPPED_IP*/
                { 16,   1,   0 STR_DSCP("KEY_VRFID")}, /*DS_IPV4_MCAST_HASH_KEY1_KEY_VRFID*/
};

static fields_t ds_ipv6_ucast_route_key_tbl_field[] = {
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_IPV6_UCAST_ROUTE_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_IPV6_UCAST_ROUTE_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_IPV6_UCAST_ROUTE_KEY_CVLAN_ID*/
                {  6,  14,  16 STR_DSCP("DSCP")}, /*DS_IPV6_UCAST_ROUTE_KEY_DSCP*/
                { 14,   6,  16 STR_DSCP("DS_VLAN_PTR")}, /*DS_IPV6_UCAST_ROUTE_KEY_DS_VLAN_PTR*/
                {  8,   2,  24 STR_DSCP("ETHER_TYPEH")}, /*DS_IPV6_UCAST_ROUTE_KEY_ETHER_TYPEH*/
                {  8,   5,   0 STR_DSCP("ETHER_TYPEL")}, /*DS_IPV6_UCAST_ROUTE_KEY_ETHER_TYPEL*/
                {  2,  26,  28 STR_DSCP("FRAG_INFO")}, /*DS_IPV6_UCAST_ROUTE_KEY_FRAG_INFO*/
                {  8,  13,   0 STR_DSCP("IPV6_EXTENSION_HEADERS")}, /*DS_IPV6_UCAST_ROUTE_KEY_IPV6_EXTENSION_HEADERS*/
                { 12,  17,   0 STR_DSCP("IPV6_FLOW_LABELH")}, /*DS_IPV6_UCAST_ROUTE_KEY_IPV6_FLOW_LABELH*/
                {  8,  18,  24 STR_DSCP("IPV6_FLOW_LABELL")}, /*DS_IPV6_UCAST_ROUTE_KEY_IPV6_FLOW_LABELL*/
                {  4,   1,  12 STR_DSCP("IPV6_RTK_TABLE_ID7")}, /*DS_IPV6_UCAST_ROUTE_KEY_IPV6_RTK_TABLE_ID7*/
                { 32,  31,   0 STR_DSCP("IP_DA0")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_DA0*/
                { 32,  30,   0 STR_DSCP("IP_DA1")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_DA1*/
                {  8,  29,   0 STR_DSCP("IP_DA2")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_DA2*/
                { 32,  27,   0 STR_DSCP("IP_DA3")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_DA3*/
                { 24,  26,   0 STR_DSCP("IP_DA4")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_DA4*/
                {  1,  26,  31 STR_DSCP("IP_HEADER_ERROR")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_HEADER_ERROR*/
                {  1,  26,  30 STR_DSCP("IP_OPTIONS")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_OPTIONS*/
                { 32,  23,   0 STR_DSCP("IP_SA0")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_SA0*/
                { 32,  22,   0 STR_DSCP("IP_SA1")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_SA1*/
                {  8,  21,   0 STR_DSCP("IP_SA2")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_SA2*/
                { 32,  19,   0 STR_DSCP("IP_SA3")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_SA3*/
                { 24,  18,   0 STR_DSCP("IP_SA4")}, /*DS_IPV6_UCAST_ROUTE_KEY_IP_SA4*/
                {  1,  21,   8 STR_DSCP("IS_APPLICATION")}, /*DS_IPV6_UCAST_ROUTE_KEY_IS_APPLICATION*/
                {  1,  21,  10 STR_DSCP("IS_TCP")}, /*DS_IPV6_UCAST_ROUTE_KEY_IS_TCP*/
                {  1,  21,   9 STR_DSCP("IS_UDP")}, /*DS_IPV6_UCAST_ROUTE_KEY_IS_UDP*/
                { 16,  15,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV6_UCAST_ROUTE_KEY_L4_DEST_PORT*/
                { 16,  14,   0 STR_DSCP("L4_INFO_MAPPED")}, /*DS_IPV6_UCAST_ROUTE_KEY_L4_INFO_MAPPED*/
                { 16,  15,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV6_UCAST_ROUTE_KEY_L4_SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_IPV6_UCAST_ROUTE_KEY_LAYER2_TYPE*/
                {  4,   9,   0 STR_DSCP("LAYER3_TYPE")}, /*DS_IPV6_UCAST_ROUTE_KEY_LAYER3_TYPE*/
                {  4,  26,  24 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV6_UCAST_ROUTE_KEY_LAYER4_TYPE*/
                { 16,   2,   0 STR_DSCP("MAC_DAH")}, /*DS_IPV6_UCAST_ROUTE_KEY_MAC_DAH*/
                { 32,   3,   0 STR_DSCP("MAC_DAL")}, /*DS_IPV6_UCAST_ROUTE_KEY_MAC_DAL*/
                { 16,   6,   0 STR_DSCP("MAC_SAH")}, /*DS_IPV6_UCAST_ROUTE_KEY_MAC_SAH*/
                { 32,   7,   0 STR_DSCP("MAC_SAL")}, /*DS_IPV6_UCAST_ROUTE_KEY_MAC_SAL*/
                {  6,  14,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV6_UCAST_ROUTE_KEY_PBR_LABEL*/
                { 12,  11,   0 STR_DSCP("SCVLAN_ID")}, /*DS_IPV6_UCAST_ROUTE_KEY_SCVLAN_ID*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_IPV6_UCAST_ROUTE_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_IPV6_UCAST_ROUTE_KEY_STAG_COS*/
                {  4,  29,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID0*/
                {  4,  25,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID1*/
                {  4,  21,  12 STR_DSCP("TABLE_ID2")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID2*/
                {  4,  17,  12 STR_DSCP("TABLE_ID3")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID3*/
                {  4,  13,  12 STR_DSCP("TABLE_ID4")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID4*/
                {  4,   9,  12 STR_DSCP("TABLE_ID5")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID5*/
                {  4,   5,  12 STR_DSCP("TABLE_ID6")}, /*DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID6*/
                { 12,  25,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV6_UCAST_ROUTE_KEY_VRF_IDH*/
                {  4,  29,   8 STR_DSCP("VRF_IDL")}, /*DS_IPV6_UCAST_ROUTE_KEY_VRF_IDL*/
};

static fields_t ds_ipv6_nat_key_tbl_field[] = {
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_IPV6_NAT_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_IPV6_NAT_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_IPV6_NAT_KEY_CVLAN_ID*/
                {  6,  14,  16 STR_DSCP("DSCP")}, /*DS_IPV6_NAT_KEY_DSCP*/
                { 14,   6,  16 STR_DSCP("DS_VLAN_PTR")}, /*DS_IPV6_NAT_KEY_DS_VLAN_PTR*/
                {  8,   2,  24 STR_DSCP("ETHER_TYPEH")}, /*DS_IPV6_NAT_KEY_ETHER_TYPEH*/
                {  8,   5,   0 STR_DSCP("ETHER_TYPEL")}, /*DS_IPV6_NAT_KEY_ETHER_TYPEL*/
                {  2,  26,  28 STR_DSCP("FRAG_INFO")}, /*DS_IPV6_NAT_KEY_FRAG_INFO*/
                {  8,  13,   0 STR_DSCP("IPV6_EXTENSION_HEADERS")}, /*DS_IPV6_NAT_KEY_IPV6_EXTENSION_HEADERS*/
                { 12,  17,   0 STR_DSCP("IPV6_FLOW_LABELH")}, /*DS_IPV6_NAT_KEY_IPV6_FLOW_LABELH*/
                {  8,  18,  24 STR_DSCP("IPV6_FLOW_LABELL")}, /*DS_IPV6_NAT_KEY_IPV6_FLOW_LABELL*/
                {  4,   1,  12 STR_DSCP("IPV6_RTK_TABLE_ID7")}, /*DS_IPV6_NAT_KEY_IPV6_RTK_TABLE_ID7*/
                { 32,  31,   0 STR_DSCP("IP_DA0")}, /*DS_IPV6_NAT_KEY_IP_DA0*/
                { 32,  30,   0 STR_DSCP("IP_DA1")}, /*DS_IPV6_NAT_KEY_IP_DA1*/
                {  8,  29,   0 STR_DSCP("IP_DA2")}, /*DS_IPV6_NAT_KEY_IP_DA2*/
                { 32,  27,   0 STR_DSCP("IP_DA3")}, /*DS_IPV6_NAT_KEY_IP_DA3*/
                { 24,  26,   0 STR_DSCP("IP_DA4")}, /*DS_IPV6_NAT_KEY_IP_DA4*/
                {  1,  26,  31 STR_DSCP("IP_HEADER_ERROR")}, /*DS_IPV6_NAT_KEY_IP_HEADER_ERROR*/
                {  1,  26,  30 STR_DSCP("IP_OPTIONS")}, /*DS_IPV6_NAT_KEY_IP_OPTIONS*/
                { 32,  23,   0 STR_DSCP("IP_SA0")}, /*DS_IPV6_NAT_KEY_IP_SA0*/
                { 32,  22,   0 STR_DSCP("IP_SA1")}, /*DS_IPV6_NAT_KEY_IP_SA1*/
                {  8,  21,   0 STR_DSCP("IP_SA2")}, /*DS_IPV6_NAT_KEY_IP_SA2*/
                { 32,  19,   0 STR_DSCP("IP_SA3")}, /*DS_IPV6_NAT_KEY_IP_SA3*/
                { 24,  18,   0 STR_DSCP("IP_SA4")}, /*DS_IPV6_NAT_KEY_IP_SA4*/
                {  1,  21,   8 STR_DSCP("IS_APPLICATION")}, /*DS_IPV6_NAT_KEY_IS_APPLICATION*/
                {  1,  21,  10 STR_DSCP("IS_TCP")}, /*DS_IPV6_NAT_KEY_IS_TCP*/
                {  1,  21,   9 STR_DSCP("IS_UDP")}, /*DS_IPV6_NAT_KEY_IS_UDP*/
                { 16,  15,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV6_NAT_KEY_L4_DEST_PORT*/
                { 16,  14,   0 STR_DSCP("L4_INFO_MAPPED")}, /*DS_IPV6_NAT_KEY_L4_INFO_MAPPED*/
                { 16,  15,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV6_NAT_KEY_L4_SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_IPV6_NAT_KEY_LAYER2_TYPE*/
                {  4,   9,   0 STR_DSCP("LAYER3_TYPE")}, /*DS_IPV6_NAT_KEY_LAYER3_TYPE*/
                {  4,  26,  24 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV6_NAT_KEY_LAYER4_TYPE*/
                { 16,   2,   0 STR_DSCP("MAC_DAH")}, /*DS_IPV6_NAT_KEY_MAC_DAH*/
                { 32,   3,   0 STR_DSCP("MAC_DAL")}, /*DS_IPV6_NAT_KEY_MAC_DAL*/
                { 16,   6,   0 STR_DSCP("MAC_SAH")}, /*DS_IPV6_NAT_KEY_MAC_SAH*/
                { 32,   7,   0 STR_DSCP("MAC_SAL")}, /*DS_IPV6_NAT_KEY_MAC_SAL*/
                {  6,  14,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV6_NAT_KEY_PBR_LABEL*/
                { 12,  11,   0 STR_DSCP("SCVLAN_ID")}, /*DS_IPV6_NAT_KEY_SCVLAN_ID*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_IPV6_NAT_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_IPV6_NAT_KEY_STAG_COS*/
                {  4,  29,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV6_NAT_KEY_TABLE_ID0*/
                {  4,  25,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV6_NAT_KEY_TABLE_ID1*/
                {  4,  21,  12 STR_DSCP("TABLE_ID2")}, /*DS_IPV6_NAT_KEY_TABLE_ID2*/
                {  4,  17,  12 STR_DSCP("TABLE_ID3")}, /*DS_IPV6_NAT_KEY_TABLE_ID3*/
                {  4,  13,  12 STR_DSCP("TABLE_ID4")}, /*DS_IPV6_NAT_KEY_TABLE_ID4*/
                {  4,   9,  12 STR_DSCP("TABLE_ID5")}, /*DS_IPV6_NAT_KEY_TABLE_ID5*/
                {  4,   5,  12 STR_DSCP("TABLE_ID6")}, /*DS_IPV6_NAT_KEY_TABLE_ID6*/
                { 12,  25,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV6_NAT_KEY_VRF_IDH*/
                {  4,  29,   8 STR_DSCP("VRF_IDL")}, /*DS_IPV6_NAT_KEY_VRF_IDL*/
};

static fields_t ds_ipv6_pbr_dualda_key_tbl_field[] = {
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_IPV6_PBR_DUALDA_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_IPV6_PBR_DUALDA_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_IPV6_PBR_DUALDA_KEY_CVLAN_ID*/
                {  6,  14,  16 STR_DSCP("DSCP")}, /*DS_IPV6_PBR_DUALDA_KEY_DSCP*/
                { 14,   6,  16 STR_DSCP("DS_VLAN_PTR")}, /*DS_IPV6_PBR_DUALDA_KEY_DS_VLAN_PTR*/
                {  8,   2,  24 STR_DSCP("ETHER_TYPEH")}, /*DS_IPV6_PBR_DUALDA_KEY_ETHER_TYPEH*/
                {  8,   5,   0 STR_DSCP("ETHER_TYPEL")}, /*DS_IPV6_PBR_DUALDA_KEY_ETHER_TYPEL*/
                {  2,  26,  28 STR_DSCP("FRAG_INFO")}, /*DS_IPV6_PBR_DUALDA_KEY_FRAG_INFO*/
                {  8,  13,   0 STR_DSCP("IPV6_EXTENSION_HEADERS")}, /*DS_IPV6_PBR_DUALDA_KEY_IPV6_EXTENSION_HEADERS*/
                { 12,  17,   0 STR_DSCP("IPV6_FLOW_LABELH")}, /*DS_IPV6_PBR_DUALDA_KEY_IPV6_FLOW_LABELH*/
                {  8,  18,  24 STR_DSCP("IPV6_FLOW_LABELL")}, /*DS_IPV6_PBR_DUALDA_KEY_IPV6_FLOW_LABELL*/
                {  4,   1,  12 STR_DSCP("IPV6_RTK_TABLE_ID7")}, /*DS_IPV6_PBR_DUALDA_KEY_IPV6_RTK_TABLE_ID7*/
                { 32,  31,   0 STR_DSCP("IP_DA0")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_DA0*/
                { 32,  30,   0 STR_DSCP("IP_DA1")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_DA1*/
                {  8,  29,   0 STR_DSCP("IP_DA2")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_DA2*/
                { 32,  27,   0 STR_DSCP("IP_DA3")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_DA3*/
                { 24,  26,   0 STR_DSCP("IP_DA4")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_DA4*/
                {  1,  26,  31 STR_DSCP("IP_HEADER_ERROR")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_HEADER_ERROR*/
                {  1,  26,  30 STR_DSCP("IP_OPTIONS")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_OPTIONS*/
                { 32,  23,   0 STR_DSCP("IP_SA0")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_SA0*/
                { 32,  22,   0 STR_DSCP("IP_SA1")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_SA1*/
                {  8,  21,   0 STR_DSCP("IP_SA2")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_SA2*/
                { 32,  19,   0 STR_DSCP("IP_SA3")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_SA3*/
                { 24,  18,   0 STR_DSCP("IP_SA4")}, /*DS_IPV6_PBR_DUALDA_KEY_IP_SA4*/
                {  1,  21,   8 STR_DSCP("IS_APPLICATION")}, /*DS_IPV6_PBR_DUALDA_KEY_IS_APPLICATION*/
                {  1,  21,  10 STR_DSCP("IS_TCP")}, /*DS_IPV6_PBR_DUALDA_KEY_IS_TCP*/
                {  1,  21,   9 STR_DSCP("IS_UDP")}, /*DS_IPV6_PBR_DUALDA_KEY_IS_UDP*/
                { 16,  15,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV6_PBR_DUALDA_KEY_L4_DEST_PORT*/
                { 16,  14,   0 STR_DSCP("L4_INFO_MAPPED")}, /*DS_IPV6_PBR_DUALDA_KEY_L4_INFO_MAPPED*/
                { 16,  15,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV6_PBR_DUALDA_KEY_L4_SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_IPV6_PBR_DUALDA_KEY_LAYER2_TYPE*/
                {  4,   9,   0 STR_DSCP("LAYER3_TYPE")}, /*DS_IPV6_PBR_DUALDA_KEY_LAYER3_TYPE*/
                {  4,  26,  24 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV6_PBR_DUALDA_KEY_LAYER4_TYPE*/
                { 16,   2,   0 STR_DSCP("MAC_DAH")}, /*DS_IPV6_PBR_DUALDA_KEY_MAC_DAH*/
                { 32,   3,   0 STR_DSCP("MAC_DAL")}, /*DS_IPV6_PBR_DUALDA_KEY_MAC_DAL*/
                { 16,   6,   0 STR_DSCP("MAC_SAH")}, /*DS_IPV6_PBR_DUALDA_KEY_MAC_SAH*/
                { 32,   7,   0 STR_DSCP("MAC_SAL")}, /*DS_IPV6_PBR_DUALDA_KEY_MAC_SAL*/
                {  6,  14,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV6_PBR_DUALDA_KEY_PBR_LABEL*/
                { 12,  11,   0 STR_DSCP("SCVLAN_ID")}, /*DS_IPV6_PBR_DUALDA_KEY_SCVLAN_ID*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_IPV6_PBR_DUALDA_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_IPV6_PBR_DUALDA_KEY_STAG_COS*/
                {  4,  29,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID0*/
                {  4,  25,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID1*/
                {  4,  21,  12 STR_DSCP("TABLE_ID2")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID2*/
                {  4,  17,  12 STR_DSCP("TABLE_ID3")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID3*/
                {  4,  13,  12 STR_DSCP("TABLE_ID4")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID4*/
                {  4,   9,  12 STR_DSCP("TABLE_ID5")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID5*/
                {  4,   5,  12 STR_DSCP("TABLE_ID6")}, /*DS_IPV6_PBR_DUALDA_KEY_TABLE_ID6*/
                { 12,  25,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV6_PBR_DUALDA_KEY_VRF_IDH*/
                {  4,  29,   8 STR_DSCP("VRF_IDL")}, /*DS_IPV6_PBR_DUALDA_KEY_VRF_IDL*/
};

static fields_t ds_ipv6_mcast_route_key_tbl_field[] = {
                {  1,   5,   8 STR_DSCP("CTAG_CFI")}, /*DS_IPV6_MCAST_ROUTE_KEY_CTAG_CFI*/
                {  3,   5,   9 STR_DSCP("CTAG_COS")}, /*DS_IPV6_MCAST_ROUTE_KEY_CTAG_COS*/
                { 12,   1,   0 STR_DSCP("CVLAN_ID")}, /*DS_IPV6_MCAST_ROUTE_KEY_CVLAN_ID*/
                {  6,  14,  16 STR_DSCP("DSCP")}, /*DS_IPV6_MCAST_ROUTE_KEY_DSCP*/
                { 14,   6,  16 STR_DSCP("DS_VLAN_PTR")}, /*DS_IPV6_MCAST_ROUTE_KEY_DS_VLAN_PTR*/
                {  8,   2,  24 STR_DSCP("ETHER_TYPEH")}, /*DS_IPV6_MCAST_ROUTE_KEY_ETHER_TYPEH*/
                {  8,   5,   0 STR_DSCP("ETHER_TYPEL")}, /*DS_IPV6_MCAST_ROUTE_KEY_ETHER_TYPEL*/
                {  2,  26,  28 STR_DSCP("FRAG_INFO")}, /*DS_IPV6_MCAST_ROUTE_KEY_FRAG_INFO*/
                {  8,  13,   0 STR_DSCP("IPV6_EXTENSION_HEADERS")}, /*DS_IPV6_MCAST_ROUTE_KEY_IPV6_EXTENSION_HEADERS*/
                { 12,  17,   0 STR_DSCP("IPV6_FLOW_LABELH")}, /*DS_IPV6_MCAST_ROUTE_KEY_IPV6_FLOW_LABELH*/
                {  8,  18,  24 STR_DSCP("IPV6_FLOW_LABELL")}, /*DS_IPV6_MCAST_ROUTE_KEY_IPV6_FLOW_LABELL*/
                {  4,   1,  12 STR_DSCP("IPV6_RTK_TABLE_ID7")}, /*DS_IPV6_MCAST_ROUTE_KEY_IPV6_RTK_TABLE_ID7*/
                { 32,  31,   0 STR_DSCP("IP_DA0")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_DA0*/
                { 32,  30,   0 STR_DSCP("IP_DA1")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_DA1*/
                {  8,  29,   0 STR_DSCP("IP_DA2")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_DA2*/
                { 32,  27,   0 STR_DSCP("IP_DA3")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_DA3*/
                { 24,  26,   0 STR_DSCP("IP_DA4")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_DA4*/
                {  1,  26,  31 STR_DSCP("IP_HEADER_ERROR")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_HEADER_ERROR*/
                {  1,  26,  30 STR_DSCP("IP_OPTIONS")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_OPTIONS*/
                { 32,  23,   0 STR_DSCP("IP_SA0")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_SA0*/
                { 32,  22,   0 STR_DSCP("IP_SA1")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_SA1*/
                {  8,  21,   0 STR_DSCP("IP_SA2")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_SA2*/
                { 32,  19,   0 STR_DSCP("IP_SA3")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_SA3*/
                { 24,  18,   0 STR_DSCP("IP_SA4")}, /*DS_IPV6_MCAST_ROUTE_KEY_IP_SA4*/
                {  1,  21,   8 STR_DSCP("IS_APPLICATION")}, /*DS_IPV6_MCAST_ROUTE_KEY_IS_APPLICATION*/
                {  1,  21,  10 STR_DSCP("IS_TCP")}, /*DS_IPV6_MCAST_ROUTE_KEY_IS_TCP*/
                {  1,  21,   9 STR_DSCP("IS_UDP")}, /*DS_IPV6_MCAST_ROUTE_KEY_IS_UDP*/
                { 16,  15,  16 STR_DSCP("L4_DEST_PORT")}, /*DS_IPV6_MCAST_ROUTE_KEY_L4_DEST_PORT*/
                { 16,  14,   0 STR_DSCP("L4_INFO_MAPPED")}, /*DS_IPV6_MCAST_ROUTE_KEY_L4_INFO_MAPPED*/
                { 16,  15,   0 STR_DSCP("L4_SOURCE_PORT")}, /*DS_IPV6_MCAST_ROUTE_KEY_L4_SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_IPV6_MCAST_ROUTE_KEY_LAYER2_TYPE*/
                {  4,   9,   0 STR_DSCP("LAYER3_TYPE")}, /*DS_IPV6_MCAST_ROUTE_KEY_LAYER3_TYPE*/
                {  4,  26,  24 STR_DSCP("LAYER4_TYPE")}, /*DS_IPV6_MCAST_ROUTE_KEY_LAYER4_TYPE*/
                { 16,   2,   0 STR_DSCP("MAC_DAH")}, /*DS_IPV6_MCAST_ROUTE_KEY_MAC_DAH*/
                { 32,   3,   0 STR_DSCP("MAC_DAL")}, /*DS_IPV6_MCAST_ROUTE_KEY_MAC_DAL*/
                { 16,   6,   0 STR_DSCP("MAC_SAH")}, /*DS_IPV6_MCAST_ROUTE_KEY_MAC_SAH*/
                { 32,   7,   0 STR_DSCP("MAC_SAL")}, /*DS_IPV6_MCAST_ROUTE_KEY_MAC_SAL*/
                {  6,  14,  22 STR_DSCP("PBR_LABEL")}, /*DS_IPV6_MCAST_ROUTE_KEY_PBR_LABEL*/
                { 12,  11,   0 STR_DSCP("SCVLAN_ID")}, /*DS_IPV6_MCAST_ROUTE_KEY_SCVLAN_ID*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_IPV6_MCAST_ROUTE_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_IPV6_MCAST_ROUTE_KEY_STAG_COS*/
                {  4,  29,  12 STR_DSCP("TABLE_ID0")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID0*/
                {  4,  25,  12 STR_DSCP("TABLE_ID1")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID1*/
                {  4,  21,  12 STR_DSCP("TABLE_ID2")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID2*/
                {  4,  17,  12 STR_DSCP("TABLE_ID3")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID3*/
                {  4,  13,  12 STR_DSCP("TABLE_ID4")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID4*/
                {  4,   9,  12 STR_DSCP("TABLE_ID5")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID5*/
                {  4,   5,  12 STR_DSCP("TABLE_ID6")}, /*DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID6*/
                { 12,  25,   0 STR_DSCP("VRF_IDH")}, /*DS_IPV6_MCAST_ROUTE_KEY_VRF_IDH*/
                {  4,  29,   8 STR_DSCP("VRF_IDL")}, /*DS_IPV6_MCAST_ROUTE_KEY_VRF_IDL*/
};

static fields_t ds_ipv6_ucast_hash_key0_tbl_field[] = {
                { 32,   7,   0 STR_DSCP("KEY_IPDA0")}, /*DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA0*/
                { 32,   5,   0 STR_DSCP("KEY_IPDA1")}, /*DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA1*/
                { 32,   3,   0 STR_DSCP("KEY_IPDA2")}, /*DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA2*/
                { 32,   1,   0 STR_DSCP("KEY_IPDA3")}, /*DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA3*/
                {  3,   6,   0 STR_DSCP("VRFID0")}, /*DS_IPV6_UCAST_HASH_KEY0_VRFID0*/
                {  3,   4,   0 STR_DSCP("VRFID1")}, /*DS_IPV6_UCAST_HASH_KEY0_VRFID1*/
                {  3,   2,   0 STR_DSCP("VRFID2")}, /*DS_IPV6_UCAST_HASH_KEY0_VRFID2*/
                {  3,   0,   0 STR_DSCP("VRFID3")}, /*DS_IPV6_UCAST_HASH_KEY0_VRFID3*/
};

static fields_t ds_ipv6_mcast_hash_key0_tbl_field[] = {
                { 32,   7,   0 STR_DSCP("KEY_IPDA0")}, /*DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA0*/
                { 32,   5,   0 STR_DSCP("KEY_IPDA1")}, /*DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA1*/
                { 32,   3,   0 STR_DSCP("KEY_IPDA2")}, /*DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA2*/
                { 32,   1,   0 STR_DSCP("KEY_IPDA3")}, /*DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA3*/
                {  3,   6,   0 STR_DSCP("VRFID0")}, /*DS_IPV6_MCAST_HASH_KEY0_VRFID0*/
                {  3,   4,   0 STR_DSCP("VRFID1")}, /*DS_IPV6_MCAST_HASH_KEY0_VRFID1*/
                {  3,   2,   0 STR_DSCP("VRFID2")}, /*DS_IPV6_MCAST_HASH_KEY0_VRFID2*/
                {  3,   0,   0 STR_DSCP("VRFID3")}, /*DS_IPV6_MCAST_HASH_KEY0_VRFID3*/
};

static fields_t ds_ipv6_ucast_hash_key1_tbl_field[] = {
                { 32,   7,   0 STR_DSCP("KEY_IPDA0")}, /*DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA0*/
                { 32,   5,   0 STR_DSCP("KEY_IPDA1")}, /*DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA1*/
                { 32,   3,   0 STR_DSCP("KEY_IPDA2")}, /*DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA2*/
                { 32,   1,   0 STR_DSCP("KEY_IPDA3")}, /*DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA3*/
                {  3,   6,   0 STR_DSCP("VRFID0")}, /*DS_IPV6_UCAST_HASH_KEY1_VRFID0*/
                {  3,   4,   0 STR_DSCP("VRFID1")}, /*DS_IPV6_UCAST_HASH_KEY1_VRFID1*/
                {  3,   2,   0 STR_DSCP("VRFID2")}, /*DS_IPV6_UCAST_HASH_KEY1_VRFID2*/
                {  3,   0,   0 STR_DSCP("VRFID3")}, /*DS_IPV6_UCAST_HASH_KEY1_VRFID3*/
};

static fields_t ds_ipv6_mcast_hash_key1_tbl_field[] = {
                { 32,   7,   0 STR_DSCP("KEY_IPDA0")}, /*DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA0*/
                { 32,   5,   0 STR_DSCP("KEY_IPDA1")}, /*DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA1*/
                { 32,   3,   0 STR_DSCP("KEY_IPDA2")}, /*DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA2*/
                { 32,   1,   0 STR_DSCP("KEY_IPDA3")}, /*DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA3*/
                {  3,   6,   0 STR_DSCP("VRFID0")}, /*DS_IPV6_MCAST_HASH_KEY1_VRFID0*/
                {  3,   4,   0 STR_DSCP("VRFID1")}, /*DS_IPV6_MCAST_HASH_KEY1_VRFID1*/
                {  3,   2,   0 STR_DSCP("VRFID2")}, /*DS_IPV6_MCAST_HASH_KEY1_VRFID2*/
                {  3,   0,   0 STR_DSCP("VRFID3")}, /*DS_IPV6_MCAST_HASH_KEY1_VRFID3*/
};

static fields_t ds_user_id_vlan_key_tbl_field[] = {
                { 32,   3,   0 STR_DSCP("CUSTOMER_ID")}, /*DS_USER_ID_VLAN_KEY_CUSTOMER_ID*/
                {  6,   1,   6 STR_DSCP("CVLAN_IDH")}, /*DS_USER_ID_VLAN_KEY_CVLAN_IDH*/
                {  6,   2,  26 STR_DSCP("CVLAN_IDL")}, /*DS_USER_ID_VLAN_KEY_CVLAN_IDL*/
                {  1,   2,  13 STR_DSCP("FROM_SGMAC")}, /*DS_USER_ID_VLAN_KEY_FROM_SGMAC*/
                { 13,   2,   0 STR_DSCP("GLOBAL_SRC_PORT")}, /*DS_USER_ID_VLAN_KEY_GLOBAL_SRC_PORT*/
                { 12,   2,  14 STR_DSCP("SVLAN_ID")}, /*DS_USER_ID_VLAN_KEY_SVLAN_ID*/
                {  4,   1,  12 STR_DSCP("TABLE_ID")}, /*DS_USER_ID_VLAN_KEY_TABLE_ID*/
                {  6,   1,   0 STR_DSCP("USER_ID_LABEL")}, /*DS_USER_ID_VLAN_KEY_USER_ID_LABEL*/
};

static fields_t ds_user_id_mac_key_tbl_field[] = {
                {  1,   5,   8 STR_DSCP("CFI1")}, /*DS_USER_ID_MAC_KEY_CFI1*/
                {  1,   2,  20 STR_DSCP("CFI2")}, /*DS_USER_ID_MAC_KEY_CFI2*/
                {  3,   5,   9 STR_DSCP("COS1")}, /*DS_USER_ID_MAC_KEY_COS1*/
                {  3,   2,  21 STR_DSCP("COS2")}, /*DS_USER_ID_MAC_KEY_COS2*/
                {  1,   1,   8 STR_DSCP("EXP2")}, /*DS_USER_ID_MAC_KEY_EXP2*/
                {  4,   1,   4 STR_DSCP("EXP_SUB_IDX")}, /*DS_USER_ID_MAC_KEY_EXP_SUB_IDX*/
                {  1,   5,   6 STR_DSCP("FROM_SGMAC")}, /*DS_USER_ID_MAC_KEY_FROM_SGMAC*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_USER_ID_MAC_KEY_LAYER2_TYPE*/
                {  4,   6,  28 STR_DSCP("LAYER3_TYPE")}, /*DS_USER_ID_MAC_KEY_LAYER3_TYPE*/
                { 32,   3,   0 STR_DSCP("MAC_DA_LOWER")}, /*DS_USER_ID_MAC_KEY_MAC_DA_LOWER*/
                { 16,   2,   0 STR_DSCP("MAC_DA_UPPER")}, /*DS_USER_ID_MAC_KEY_MAC_DA_UPPER*/
                { 32,   7,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_USER_ID_MAC_KEY_MAC_SA_LOWER*/
                { 16,   6,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_USER_ID_MAC_KEY_MAC_SA_UPPER*/
                {  4,   5,  12 STR_DSCP("TABLE_ID0")}, /*DS_USER_ID_MAC_KEY_TABLE_ID0*/
                {  4,   1,  12 STR_DSCP("TABLE_ID1")}, /*DS_USER_ID_MAC_KEY_TABLE_ID1*/
                {  6,   5,   0 STR_DSCP("USER_ID_LABEL")}, /*DS_USER_ID_MAC_KEY_USER_ID_LABEL*/
                { 12,   6,  16 STR_DSCP("VLAN_ID1")}, /*DS_USER_ID_MAC_KEY_VLAN_ID1*/
                {  8,   2,  24 STR_DSCP("VLAN_ID27TO0")}, /*DS_USER_ID_MAC_KEY_VLAN_ID27TO0*/
                {  4,   1,   0 STR_DSCP("VLAN_ID211TO8")}, /*DS_USER_ID_MAC_KEY_VLAN_ID211TO8*/
};

static fields_t ds_user_id_ipv4_key_tbl_field[] = {
                {  1,   6,  28 STR_DSCP("CTAG_CFI")}, /*DS_USER_ID_IPV4_KEY_CTAG_CFI*/
                {  3,   6,  29 STR_DSCP("CTAG_COS")}, /*DS_USER_ID_IPV4_KEY_CTAG_COS*/
                { 12,   9,   0 STR_DSCP("CVLAN_ID")}, /*DS_USER_ID_IPV4_KEY_CVLAN_ID*/
                {  6,   6,  16 STR_DSCP("DSCP")}, /*DS_USER_ID_IPV4_KEY_DSCP*/
                {  8,   1,   0 STR_DSCP("ETHER_TYPE_LOWER")}, /*DS_USER_ID_IPV4_KEY_ETHER_TYPE_LOWER*/
                {  8,   2,  24 STR_DSCP("ETHER_TYPE_UPPER")}, /*DS_USER_ID_IPV4_KEY_ETHER_TYPE_UPPER*/
                {  1,   5,  10 STR_DSCP("EXP2")}, /*DS_USER_ID_IPV4_KEY_EXP2*/
                {  4,   5,   6 STR_DSCP("EXP_SUB_IDX")}, /*DS_USER_ID_IPV4_KEY_EXP_SUB_IDX*/
                {  2,   6,  22 STR_DSCP("FRAG_INFO")}, /*DS_USER_ID_IPV4_KEY_FRAG_INFO*/
                {  1,  13,   6 STR_DSCP("FROM_SGMAC")}, /*DS_USER_ID_IPV4_KEY_FROM_SGMAC*/
                { 32,  14,   0 STR_DSCP("IP_DA")}, /*DS_USER_ID_IPV4_KEY_IP_DA*/
                {  1,   5,   4 STR_DSCP("IP_HEADER_ERROR")}, /*DS_USER_ID_IPV4_KEY_IP_HEADER_ERROR*/
                {  1,   6,  24 STR_DSCP("IP_OPTIONS")}, /*DS_USER_ID_IPV4_KEY_IP_OPTIONS*/
                { 32,  15,   0 STR_DSCP("IP_SA")}, /*DS_USER_ID_IPV4_KEY_IP_SA*/
                {  1,   6,  25 STR_DSCP("IS_APPLICATION")}, /*DS_USER_ID_IPV4_KEY_IS_APPLICATION*/
                {  1,   6,  27 STR_DSCP("IS_TCP")}, /*DS_USER_ID_IPV4_KEY_IS_TCP*/
                {  1,   6,  26 STR_DSCP("IS_UDP")}, /*DS_USER_ID_IPV4_KEY_IS_UDP*/
                { 16,   7,  16 STR_DSCP("L4DEST_PORT")}, /*DS_USER_ID_IPV4_KEY_L4DEST_PORT*/
                { 16,   6,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_USER_ID_IPV4_KEY_L4INFO_MAPPED*/
                { 16,   7,   0 STR_DSCP("L4SOURCE_PORT")}, /*DS_USER_ID_IPV4_KEY_L4SOURCE_PORT*/
                {  4,   2,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_USER_ID_IPV4_KEY_LAYER2_TYPE*/
                {  4,  10,  28 STR_DSCP("LAYER3_TYPE")}, /*DS_USER_ID_IPV4_KEY_LAYER3_TYPE*/
                { 32,   3,   0 STR_DSCP("MAC_DA_LOWER")}, /*DS_USER_ID_IPV4_KEY_MAC_DA_LOWER*/
                { 16,   2,   0 STR_DSCP("MAC_DA_UPPER")}, /*DS_USER_ID_IPV4_KEY_MAC_DA_UPPER*/
                { 32,  11,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_USER_ID_IPV4_KEY_MAC_SA_LOWER*/
                { 16,  10,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_USER_ID_IPV4_KEY_MAC_SA_UPPER*/
                {  1,   5,   5 STR_DSCP("ROUTED_PACKET")}, /*DS_USER_ID_IPV4_KEY_ROUTED_PACKET*/
                {  1,   2,  20 STR_DSCP("STAG_CFI")}, /*DS_USER_ID_IPV4_KEY_STAG_CFI*/
                {  3,   2,  21 STR_DSCP("STAG_COS")}, /*DS_USER_ID_IPV4_KEY_STAG_COS*/
                { 12,  10,  16 STR_DSCP("SVLAN_ID")}, /*DS_USER_ID_IPV4_KEY_SVLAN_ID*/
                {  4,  13,  12 STR_DSCP("TABLE_ID0")}, /*DS_USER_ID_IPV4_KEY_TABLE_ID0*/
                {  4,   9,  12 STR_DSCP("TABLE_ID1")}, /*DS_USER_ID_IPV4_KEY_TABLE_ID1*/
                {  4,   5,  12 STR_DSCP("TABLE_ID2")}, /*DS_USER_ID_IPV4_KEY_TABLE_ID2*/
                {  4,   1,  12 STR_DSCP("TABLE_ID3")}, /*DS_USER_ID_IPV4_KEY_TABLE_ID3*/
                {  6,  13,   0 STR_DSCP("USER_ID_LABEL")}, /*DS_USER_ID_IPV4_KEY_USER_ID_LABEL*/
};

static fields_t ds_user_id_ipv6_key_tbl_field[] = {
                {  1,  10,  20 STR_DSCP("CTAG_CFI")}, /*DS_USER_ID_IPV6_KEY_CTAG_CFI*/
                {  3,  10,  21 STR_DSCP("CTAG_COS")}, /*DS_USER_ID_IPV6_KEY_CTAG_COS*/
                { 12,  21,   0 STR_DSCP("CVLAN_ID")}, /*DS_USER_ID_IPV6_KEY_CVLAN_ID*/
                {  6,  14,  16 STR_DSCP("DSCP")}, /*DS_USER_ID_IPV6_KEY_DSCP*/
                {  8,  11,   0 STR_DSCP("ETHER_TYPE7TO0")}, /*DS_USER_ID_IPV6_KEY_ETHER_TYPE7TO0*/
                {  8,  18,  24 STR_DSCP("ETHER_TYPE15TO8")}, /*DS_USER_ID_IPV6_KEY_ETHER_TYPE15TO8*/
                {  1,  25,  11 STR_DSCP("EXP2")}, /*DS_USER_ID_IPV6_KEY_EXP2*/
                {  4,  25,   7 STR_DSCP("EXP_SUB_IDX")}, /*DS_USER_ID_IPV6_KEY_EXP_SUB_IDX*/
                {  2,  26,  28 STR_DSCP("FRAG_INFO")}, /*DS_USER_ID_IPV6_KEY_FRAG_INFO*/
                {  1,  25,   6 STR_DSCP("FROM_SGMAC")}, /*DS_USER_ID_IPV6_KEY_FROM_SGMAC*/
                {  8,  13,   0 STR_DSCP("IPV6_EXTERNSION_HEADERS")}, /*DS_USER_ID_IPV6_KEY_IPV6_EXTERNSION_HEADERS*/
                { 20,  11,  12 STR_DSCP("IPV6_FLOW_LABEL")}, /*DS_USER_ID_IPV6_KEY_IPV6_FLOW_LABEL*/
                { 32,   7,   0 STR_DSCP("IP_DA31_TO0")}, /*DS_USER_ID_IPV6_KEY_IP_DA31_TO0*/
                { 32,   6,   0 STR_DSCP("IP_DA63_TO32")}, /*DS_USER_ID_IPV6_KEY_IP_DA63_TO32*/
                {  8,   5,   0 STR_DSCP("IP_DA71_TO64")}, /*DS_USER_ID_IPV6_KEY_IP_DA71_TO64*/
                { 32,   3,   0 STR_DSCP("IP_DA103_TO72")}, /*DS_USER_ID_IPV6_KEY_IP_DA103_TO72*/
                { 24,   2,   0 STR_DSCP("IP_DA127_TO104")}, /*DS_USER_ID_IPV6_KEY_IP_DA127_TO104*/
                {  1,  26,  31 STR_DSCP("IP_HEADER_ERROR")}, /*DS_USER_ID_IPV6_KEY_IP_HEADER_ERROR*/
                {  1,  26,  30 STR_DSCP("IP_OPTIONS")}, /*DS_USER_ID_IPV6_KEY_IP_OPTIONS*/
                { 32,  31,   0 STR_DSCP("IP_SA31_TO0")}, /*DS_USER_ID_IPV6_KEY_IP_SA31_TO0*/
                { 32,  30,   0 STR_DSCP("IP_SA63_TO32")}, /*DS_USER_ID_IPV6_KEY_IP_SA63_TO32*/
                {  8,  29,   0 STR_DSCP("IP_SA71_TO64")}, /*DS_USER_ID_IPV6_KEY_IP_SA71_TO64*/
                { 32,  27,   0 STR_DSCP("IP_SA103_TO72")}, /*DS_USER_ID_IPV6_KEY_IP_SA103_TO72*/
                { 24,  26,   0 STR_DSCP("IP_SA127_TO104")}, /*DS_USER_ID_IPV6_KEY_IP_SA127_TO104*/
                {  1,  14,  22 STR_DSCP("IS_APP")}, /*DS_USER_ID_IPV6_KEY_IS_APP*/
                {  1,  14,  24 STR_DSCP("IS_TCP")}, /*DS_USER_ID_IPV6_KEY_IS_TCP*/
                {  1,  14,  23 STR_DSCP("IS_UDP")}, /*DS_USER_ID_IPV6_KEY_IS_UDP*/
                { 16,  15,  16 STR_DSCP("L4DEST_PORT")}, /*DS_USER_ID_IPV6_KEY_L4DEST_PORT*/
                { 16,  14,   0 STR_DSCP("L4INFO_MAPPED")}, /*DS_USER_ID_IPV6_KEY_L4INFO_MAPPED*/
                { 16,  15,   0 STR_DSCP("L4SOURCE_PORT")}, /*DS_USER_ID_IPV6_KEY_L4SOURCE_PORT*/
                {  4,  18,  16 STR_DSCP("LAYER2_TYPE")}, /*DS_USER_ID_IPV6_KEY_LAYER2_TYPE*/
                {  4,  22,  28 STR_DSCP("LAYER3_TYPE")}, /*DS_USER_ID_IPV6_KEY_LAYER3_TYPE*/
                { 32,  19,   0 STR_DSCP("MAC_DA_LOWER")}, /*DS_USER_ID_IPV6_KEY_MAC_DA_LOWER*/
                { 16,  18,   0 STR_DSCP("MAC_DA_UPPER")}, /*DS_USER_ID_IPV6_KEY_MAC_DA_UPPER*/
                { 32,  23,   0 STR_DSCP("MAC_SA_LOWER")}, /*DS_USER_ID_IPV6_KEY_MAC_SA_LOWER*/
                { 16,  22,   0 STR_DSCP("MAC_SA_UPPER")}, /*DS_USER_ID_IPV6_KEY_MAC_SA_UPPER*/
                {  1,  14,  25 STR_DSCP("ROUTED_PACKET")}, /*DS_USER_ID_IPV6_KEY_ROUTED_PACKET*/
                {  1,  18,  20 STR_DSCP("STAG_CFI")}, /*DS_USER_ID_IPV6_KEY_STAG_CFI*/
                {  3,  18,  21 STR_DSCP("STAG_COS")}, /*DS_USER_ID_IPV6_KEY_STAG_COS*/
                { 12,  22,  16 STR_DSCP("SVLAN_ID")}, /*DS_USER_ID_IPV6_KEY_SVLAN_ID*/
                {  4,  29,  12 STR_DSCP("TABLE_ID0")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID0*/
                {  4,  25,  12 STR_DSCP("TABLE_ID1")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID1*/
                {  4,  21,  12 STR_DSCP("TABLE_ID2")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID2*/
                {  4,  17,  12 STR_DSCP("TABLE_ID3")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID3*/
                {  4,  13,  12 STR_DSCP("TABLE_ID4")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID4*/
                {  4,   9,  12 STR_DSCP("TABLE_ID5")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID5*/
                {  4,   5,  12 STR_DSCP("TABLE_ID6")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID6*/
                {  4,   1,  12 STR_DSCP("TABLE_ID7")}, /*DS_USER_ID_IPV6_KEY_TABLE_ID7*/
                {  6,  25,   0 STR_DSCP("USER_ID_LABEL")}, /*DS_USER_ID_IPV6_KEY_USER_ID_LABEL*/
};

static fields_t ds_eth_oam_key_tbl_field[] = {
                {  1,   2,  31 STR_DSCP("IS_UP")}, /*DS_ETH_OAM_KEY_IS_UP*/
                {  3,   1,   0 STR_DSCP("OAM_LOOKUP_TYPE")}, /*DS_ETH_OAM_KEY_OAM_LOOKUP_TYPE*/
                { 13,   2,   0 STR_DSCP("PORT")}, /*DS_ETH_OAM_KEY_PORT*/
                {  4,   1,  12 STR_DSCP("TABLE_ID")}, /*DS_ETH_OAM_KEY_TABLE_ID*/
                { 16,   3,   0 STR_DSCP("VLAN_PTR")}, /*DS_ETH_OAM_KEY_VLAN_PTR*/
};

static fields_t ds_eth_oam_hash_key0_tbl_field[] = {
                { 13,   1,  16 STR_DSCP("GLOBAL_SRC_PORT0")}, /*DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT0*/
                { 13,   3,  16 STR_DSCP("GLOBAL_SRC_PORT1")}, /*DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT1*/
                { 13,   5,  16 STR_DSCP("GLOBAL_SRC_PORT2")}, /*DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT2*/
                { 13,   7,  16 STR_DSCP("GLOBAL_SRC_PORT3")}, /*DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT3*/
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_ETH_OAM_HASH_KEY0_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_ETH_OAM_HASH_KEY0_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_ETH_OAM_HASH_KEY0_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_ETH_OAM_HASH_KEY0_INVALID3*/
                {  1,   1,  30 STR_DSCP("IS_UP0")}, /*DS_ETH_OAM_HASH_KEY0_IS_UP0*/
                {  1,   3,  30 STR_DSCP("IS_UP1")}, /*DS_ETH_OAM_HASH_KEY0_IS_UP1*/
                {  1,   5,  30 STR_DSCP("IS_UP2")}, /*DS_ETH_OAM_HASH_KEY0_IS_UP2*/
                {  1,   7,  30 STR_DSCP("IS_UP3")}, /*DS_ETH_OAM_HASH_KEY0_IS_UP3*/
                {  3,   0,   0 STR_DSCP("OAM_HASH_TYPE0")}, /*DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_HASH_TYPE1")}, /*DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_HASH_TYPE2")}, /*DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_HASH_TYPE3")}, /*DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE3*/
                { 16,   1,   0 STR_DSCP("VLAN_PTR0")}, /*DS_ETH_OAM_HASH_KEY0_VLAN_PTR0*/
                { 16,   3,   0 STR_DSCP("VLAN_PTR1")}, /*DS_ETH_OAM_HASH_KEY0_VLAN_PTR1*/
                { 16,   5,   0 STR_DSCP("VLAN_PTR2")}, /*DS_ETH_OAM_HASH_KEY0_VLAN_PTR2*/
                { 16,   7,   0 STR_DSCP("VLAN_PTR3")}, /*DS_ETH_OAM_HASH_KEY0_VLAN_PTR3*/
};

static fields_t ds_eth_oam_hash_key1_tbl_field[] = {
                { 13,   1,  16 STR_DSCP("GLOBAL_SRC_PORT0")}, /*DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT0*/
                { 13,   3,  16 STR_DSCP("GLOBAL_SRC_PORT1")}, /*DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT1*/
                { 13,   5,  16 STR_DSCP("GLOBAL_SRC_PORT2")}, /*DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT2*/
                { 13,   7,  16 STR_DSCP("GLOBAL_SRC_PORT3")}, /*DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT3*/
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_ETH_OAM_HASH_KEY1_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_ETH_OAM_HASH_KEY1_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_ETH_OAM_HASH_KEY1_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_ETH_OAM_HASH_KEY1_INVALID3*/
                {  1,   1,  30 STR_DSCP("IS_UP0")}, /*DS_ETH_OAM_HASH_KEY1_IS_UP0*/
                {  1,   3,  30 STR_DSCP("IS_UP1")}, /*DS_ETH_OAM_HASH_KEY1_IS_UP1*/
                {  1,   5,  30 STR_DSCP("IS_UP2")}, /*DS_ETH_OAM_HASH_KEY1_IS_UP2*/
                {  1,   7,  30 STR_DSCP("IS_UP3")}, /*DS_ETH_OAM_HASH_KEY1_IS_UP3*/
                {  3,   0,   0 STR_DSCP("OAM_HASH_TYPE0")}, /*DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_HASH_TYPE1")}, /*DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_HASH_TYPE2")}, /*DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_HASH_TYPE3")}, /*DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE3*/
                { 16,   1,   0 STR_DSCP("VLAN_PTR0")}, /*DS_ETH_OAM_HASH_KEY1_VLAN_PTR0*/
                { 16,   3,   0 STR_DSCP("VLAN_PTR1")}, /*DS_ETH_OAM_HASH_KEY1_VLAN_PTR1*/
                { 16,   5,   0 STR_DSCP("VLAN_PTR2")}, /*DS_ETH_OAM_HASH_KEY1_VLAN_PTR2*/
                { 16,   7,   0 STR_DSCP("VLAN_PTR3")}, /*DS_ETH_OAM_HASH_KEY1_VLAN_PTR3*/
};

static fields_t ds_pbt_oam_key_tbl_field[] = {
                { 13,   3,   0 STR_DSCP("ESP_ID")}, /*DS_PBT_OAM_KEY_ESP_ID*/
                {  3,   1,   0 STR_DSCP("OAM_LOOKUP_TYPE")}, /*DS_PBT_OAM_KEY_OAM_LOOKUP_TYPE*/
                { 12,   3,  16 STR_DSCP("PBT_OAM_PORT")}, /*DS_PBT_OAM_KEY_PBT_OAM_PORT*/
                {  4,   1,  12 STR_DSCP("TABLE_ID")}, /*DS_PBT_OAM_KEY_TABLE_ID*/
};

static fields_t ds_pbt_oam_hash_key0_tbl_field[] = {
                { 16,   1,   0 STR_DSCP("ESP_ID0")}, /*DS_PBT_OAM_HASH_KEY0_ESP_ID0*/
                { 16,   3,   0 STR_DSCP("ESP_ID1")}, /*DS_PBT_OAM_HASH_KEY0_ESP_ID1*/
                { 16,   5,   0 STR_DSCP("ESP_ID2")}, /*DS_PBT_OAM_HASH_KEY0_ESP_ID2*/
                { 16,   7,   0 STR_DSCP("ESP_ID3")}, /*DS_PBT_OAM_HASH_KEY0_ESP_ID3*/
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_PBT_OAM_HASH_KEY0_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_PBT_OAM_HASH_KEY0_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_PBT_OAM_HASH_KEY0_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_PBT_OAM_HASH_KEY0_INVALID3*/
                {  3,   0,   0 STR_DSCP("OAM_LOOKUP_TYPE0")}, /*DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_LOOKUP_TYPE1")}, /*DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_LOOKUP_TYPE2")}, /*DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_LOOKUP_TYPE3")}, /*DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE3*/
                { 15,   1,  16 STR_DSCP("PBT_OAM_PORT0")}, /*DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT0*/
                { 15,   3,  16 STR_DSCP("PBT_OAM_PORT1")}, /*DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT1*/
                { 15,   5,  16 STR_DSCP("PBT_OAM_PORT2")}, /*DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT2*/
                { 15,   7,  16 STR_DSCP("PBT_OAM_PORT3")}, /*DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT3*/
};

static fields_t ds_pbt_oam_hash_key1_tbl_field[] = {
                { 16,   1,   0 STR_DSCP("ESP_ID0")}, /*DS_PBT_OAM_HASH_KEY1_ESP_ID0*/
                { 16,   3,   0 STR_DSCP("ESP_ID1")}, /*DS_PBT_OAM_HASH_KEY1_ESP_ID1*/
                { 16,   5,   0 STR_DSCP("ESP_ID2")}, /*DS_PBT_OAM_HASH_KEY1_ESP_ID2*/
                { 16,   7,   0 STR_DSCP("ESP_ID3")}, /*DS_PBT_OAM_HASH_KEY1_ESP_ID3*/
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_PBT_OAM_HASH_KEY1_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_PBT_OAM_HASH_KEY1_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_PBT_OAM_HASH_KEY1_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_PBT_OAM_HASH_KEY1_INVALID3*/
                {  3,   0,   0 STR_DSCP("OAM_LOOKUP_TYPE0")}, /*DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_LOOKUP_TYPE1")}, /*DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_LOOKUP_TYPE2")}, /*DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_LOOKUP_TYPE3")}, /*DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE3*/
                { 15,   1,  16 STR_DSCP("PBT_OAM_PORT0")}, /*DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT0*/
                { 15,   3,  16 STR_DSCP("PBT_OAM_PORT1")}, /*DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT1*/
                { 15,   5,  16 STR_DSCP("PBT_OAM_PORT2")}, /*DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT2*/
                { 15,   7,  16 STR_DSCP("PBT_OAM_PORT3")}, /*DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT3*/
};

static fields_t ds_mpls_oam_label_key_tbl_field[] = {
                { 20,   3,   0 STR_DSCP("MPLS_LABLE")}, /*DS_MPLS_OAM_LABEL_KEY_MPLS_LABLE*/
                {  3,   1,   0 STR_DSCP("OAM_LOOKUP_TYPE")}, /*DS_MPLS_OAM_LABEL_KEY_OAM_LOOKUP_TYPE*/
                {  4,   1,  12 STR_DSCP("TABLE_ID")}, /*DS_MPLS_OAM_LABEL_KEY_TABLE_ID*/
};

static fields_t ds_mpls_oam_label_hash_key0_tbl_field[] = {
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID3*/
                { 20,   1,   0 STR_DSCP("MPLS_LABEL0")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL0*/
                { 20,   3,   0 STR_DSCP("MPLS_LABEL1")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL1*/
                { 20,   5,   0 STR_DSCP("MPLS_LABEL2")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL2*/
                { 20,   7,   0 STR_DSCP("MPLS_LABEL3")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL3*/
                {  3,   0,   0 STR_DSCP("OAM_LOOK_UP_TYPE0")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_LOOK_UP_TYPE1")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_LOOK_UP_TYPE2")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_LOOK_UP_TYPE3")}, /*DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE3*/
};

static fields_t ds_mpls_oam_label_hash_key1_tbl_field[] = {
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID3*/
                { 20,   1,   0 STR_DSCP("MPLS_LABEL0")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL0*/
                { 20,   3,   0 STR_DSCP("MPLS_LABEL1")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL1*/
                { 20,   5,   0 STR_DSCP("MPLS_LABEL2")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL2*/
                { 20,   7,   0 STR_DSCP("MPLS_LABEL3")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL3*/
                {  3,   0,   0 STR_DSCP("OAM_LOOK_UP_TYPE0")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_LOOK_UP_TYPE1")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_LOOK_UP_TYPE2")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_LOOK_UP_TYPE3")}, /*DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE3*/
};

static fields_t ds_mpls_oam_ipv4_ttsi_key_tbl_field[] = {
                { 32,   2,   0 STR_DSCP("LSP_ID")}, /*DS_MPLS_OAM_IPV4_TTSI_KEY_LSP_ID*/
                { 32,   3,   0 STR_DSCP("LSR_ID")}, /*DS_MPLS_OAM_IPV4_TTSI_KEY_LSR_ID*/
                {  3,   1,   0 STR_DSCP("OAM_LOOKUP_TYPE")}, /*DS_MPLS_OAM_IPV4_TTSI_KEY_OAM_LOOKUP_TYPE*/
                {  4,   1,  12 STR_DSCP("TABLE_ID")}, /*DS_MPLS_OAM_IPV4_TTSI_KEY_TABLE_ID*/
};

static fields_t ds_mpls_oam_ipv4_ttsi_hash_key0_tbl_field[] = {
                {  1,   2,   0 STR_DSCP("INVALID0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_INVALID0*/
                {  1,   6,   0 STR_DSCP("INVALID1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_INVALID1*/
                { 32,   1,   0 STR_DSCP("LSP_ID0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSP_ID0*/
                { 32,   5,   0 STR_DSCP("LSP_ID1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSP_ID1*/
                { 32,   3,   0 STR_DSCP("LSR_ID0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSR_ID0*/
                { 32,   7,   0 STR_DSCP("LSR_ID1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSR_ID1*/
                {  3,   0,   0 STR_DSCP("OAM_LOOKUP_TYPE0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_OAM_LOOKUP_TYPE0*/
                {  3,   4,   0 STR_DSCP("OAM_LOOKUP_TYPE1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_OAM_LOOKUP_TYPE1*/
};

static fields_t ds_mpls_oam_ipv4_ttsi_hash_key1_tbl_field[] = {
                {  1,   2,   0 STR_DSCP("INVALID0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_INVALID0*/
                {  1,   6,   0 STR_DSCP("INVALID1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_INVALID1*/
                { 32,   1,   0 STR_DSCP("LSP_ID0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSP_ID0*/
                { 32,   5,   0 STR_DSCP("LSP_ID1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSP_ID1*/
                { 32,   3,   0 STR_DSCP("LSR_ID0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSR_ID0*/
                { 32,   7,   0 STR_DSCP("LSR_ID1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSR_ID1*/
                {  3,   0,   0 STR_DSCP("OAM_LOOKUP_TYPE0")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_OAM_LOOKUP_TYPE0*/
                {  3,   4,   0 STR_DSCP("OAM_LOOKUP_TYPE1")}, /*DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_OAM_LOOKUP_TYPE1*/
};

static fields_t ds_eth_oam_rmep_key_tbl_field[] = {
                { 16,   3,   0 STR_DSCP("MEP_INDEX")}, /*DS_ETH_OAM_RMEP_KEY_MEP_INDEX*/
                {  3,   1,   0 STR_DSCP("OAM_LOOKUP_TYPE")}, /*DS_ETH_OAM_RMEP_KEY_OAM_LOOKUP_TYPE*/
                { 13,   3,  16 STR_DSCP("RMEP_ID")}, /*DS_ETH_OAM_RMEP_KEY_RMEP_ID*/
                {  4,   1,  12 STR_DSCP("TABLE_ID")}, /*DS_ETH_OAM_RMEP_KEY_TABLE_ID*/
};

static fields_t ds_eth_oam_rmep_hash_key0_tbl_field[] = {
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_INVALID3*/
                { 15,   1,   0 STR_DSCP("MEP_INDEX0")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX0*/
                { 15,   3,   0 STR_DSCP("MEP_INDEX1")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX1*/
                { 15,   5,   0 STR_DSCP("MEP_INDEX2")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX2*/
                { 15,   7,   0 STR_DSCP("MEP_INDEX3")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX3*/
                {  3,   0,   0 STR_DSCP("OAM_LOOKUP_TYPE0")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_LOOKUP_TYPE1")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_LOOKUP_TYPE2")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_LOOKUP_TYPE3")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE3*/
                { 13,   1,  16 STR_DSCP("RMEP_ID0")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID0*/
                { 13,   3,  16 STR_DSCP("RMEP_ID1")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID1*/
                { 13,   5,  16 STR_DSCP("RMEP_ID2")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID2*/
                { 13,   7,  16 STR_DSCP("RMEP_ID3")}, /*DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID3*/
};

static fields_t ds_eth_oam_rmep_hash_key1_tbl_field[] = {
                {  1,   1,  31 STR_DSCP("INVALID0")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_INVALID0*/
                {  1,   3,  31 STR_DSCP("INVALID1")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_INVALID1*/
                {  1,   5,  31 STR_DSCP("INVALID2")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_INVALID2*/
                {  1,   7,  31 STR_DSCP("INVALID3")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_INVALID3*/
                { 15,   1,   0 STR_DSCP("MEP_INDEX0")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX0*/
                { 15,   3,   0 STR_DSCP("MEP_INDEX1")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX1*/
                { 15,   5,   0 STR_DSCP("MEP_INDEX2")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX2*/
                { 15,   7,   0 STR_DSCP("MEP_INDEX3")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX3*/
                {  3,   0,   0 STR_DSCP("OAM_LOOKUP_TYPE0")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE0*/
                {  3,   2,   0 STR_DSCP("OAM_LOOKUP_TYPE1")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE1*/
                {  3,   4,   0 STR_DSCP("OAM_LOOKUP_TYPE2")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE2*/
                {  3,   6,   0 STR_DSCP("OAM_LOOKUP_TYPE3")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE3*/
                { 13,   1,  16 STR_DSCP("RMEP_ID0")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID0*/
                { 13,   3,  16 STR_DSCP("RMEP_ID1")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID1*/
                { 13,   5,  16 STR_DSCP("RMEP_ID2")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID2*/
                { 13,   7,  16 STR_DSCP("RMEP_ID3")}, /*DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID3*/
};

/**
 @brief humber driver register process
*/
int32
drv_humber_register(void)
{
    DRV_IF_ERROR_RETURN(drv_reg_register(
                NL9K_CTL_REG_LTR,
                NL9K_CTL_REG_LTR_OFFSET,
                NL9K_CTL_REG_LTR_MAX_INDEX,
                NL9K_CTL_REG_LTR_ENTRY_SIZE,
                NUM_OF(nl9k_ctl_reg_ltr_field),
                nl9k_ctl_reg_ltr_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
				NL9K_CTL_REG_BCR,
				NL9K_CTL_REG_BCR_OFFSET,
				NL9K_CTL_REG_BCR_MAX_INDEX,
				NL9K_CTL_REG_BCR_ENTRY_SIZE,
				NUM_OF(nl9k_ctl_reg_bcr_field),
				nl9k_ctl_reg_bcr_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
				NL9K_CTL_REG_BMR0,
				NL9K_CTL_REG_BMR0_OFFSET,
				NL9K_CTL_REG_BMR0_MAX_INDEX,
				NL9K_CTL_REG_BMR_ENTRY_SIZE,
				NUM_OF(nl9k_ctl_reg_bmr_field),
				nl9k_ctl_reg_bmr_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
				NL9K_CTL_REG_BMR1,
				NL9K_CTL_REG_BMR1_OFFSET,
				NL9K_CTL_REG_BMR1_MAX_INDEX,
				NL9K_CTL_REG_BMR_ENTRY_SIZE,
				NUM_OF(nl9k_ctl_reg_bmr_field),
				nl9k_ctl_reg_bmr_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_CONFIG,
				BUF_RETRV_CONFIG_OFFSET,
				BUF_RETRV_CONFIG_MAX_INDEX,
				BUF_RETRV_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_config_reg_field),
				buf_retrv_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_STATE,
				BUF_RETRV_STATE_OFFSET,
				BUF_RETRV_STATE_MAX_INDEX,
				BUF_RETRV_STATE_ENTRY_SIZE,
				NUM_OF(buf_retrv_state_reg_field),
				buf_retrv_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_BUF_PTR_INTF_CONFIG,
				BUF_RETRV_BUF_PTR_INTF_CONFIG_OFFSET,
				BUF_RETRV_BUF_PTR_INTF_CONFIG_MAX_INDEX,
				BUF_RETRV_BUF_PTR_INTF_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_buf_ptr_intf_config_reg_field),
				buf_retrv_buf_ptr_intf_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_CREDIT_MODULE_CONFIG,
				BUF_RETRV_CREDIT_MODULE_CONFIG_OFFSET,
				BUF_RETRV_CREDIT_MODULE_CONFIG_MAX_INDEX,
				BUF_RETRV_CREDIT_MODULE_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_credit_module_config_reg_field),
				buf_retrv_credit_module_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_DEBUG_STATS,
				BUF_RETRV_DEBUG_STATS_OFFSET,
				BUF_RETRV_DEBUG_STATS_MAX_INDEX,
				BUF_RETRV_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(buf_retrv_debug_stats_reg_field),
				buf_retrv_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_INTERRUPT_FATAL,
				BUF_RETRV_INTERRUPT_FATAL_OFFSET,
				BUF_RETRV_INTERRUPT_FATAL_MAX_INDEX,
				BUF_RETRV_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(buf_retrv_interrupt_fatal_reg_field),
				buf_retrv_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_OVERRUN_PORT,
				BUF_RETRV_OVERRUN_PORT_OFFSET,
				BUF_RETRV_OVERRUN_PORT_MAX_INDEX,
				BUF_RETRV_OVERRUN_PORT_ENTRY_SIZE,
				NUM_OF(buf_retrv_overrun_port_reg_field),
				buf_retrv_overrun_port_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_FABRIC_THRESHOLD,
				BUF_RETRV_FABRIC_THRESHOLD_OFFSET,
				BUF_RETRV_FABRIC_THRESHOLD_MAX_INDEX,
				BUF_RETRV_FABRIC_THRESHOLD_ENTRY_SIZE,
				NUM_OF(buf_retrv_fabric_threshold_reg_field),
				buf_retrv_fabric_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_FABRIC_MIN_MAX,
				BUF_RETRV_FABRIC_MIN_MAX_OFFSET,
				BUF_RETRV_FABRIC_MIN_MAX_MAX_INDEX,
				BUF_RETRV_FABRIC_MIN_MAX_ENTRY_SIZE,
				NUM_OF(buf_retrv_fabric_min_max_reg_field),
				buf_retrv_fabric_min_max_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_FABRIC_COUNT,
				BUF_RETRV_FABRIC_COUNT_OFFSET,
				BUF_RETRV_FABRIC_COUNT_MAX_INDEX,
				BUF_RETRV_FABRIC_COUNT_ENTRY_SIZE,
				NUM_OF(buf_retrv_fabric_count_reg_field),
				buf_retrv_fabric_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_FABRIC_TOTAL_COUNT,
				BUF_RETRV_FABRIC_TOTAL_COUNT_OFFSET,
				BUF_RETRV_FABRIC_TOTAL_COUNT_MAX_INDEX,
				BUF_RETRV_FABRIC_TOTAL_COUNT_ENTRY_SIZE,
				NUM_OF(buf_retrv_fabric_total_count_reg_field),
				buf_retrv_fabric_total_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_CREDIT_CONFIG,
				BUF_RETRV_CREDIT_CONFIG_OFFSET,
				BUF_RETRV_CREDIT_CONFIG_MAX_INDEX,
				BUF_RETRV_CREDIT_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_credit_config_reg_field),
				buf_retrv_credit_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_BUF_CREDIT_CONFIG,
				BUF_RETRV_BUF_CREDIT_CONFIG_OFFSET,
				BUF_RETRV_BUF_CREDIT_CONFIG_MAX_INDEX,
				BUF_RETRV_BUF_CREDIT_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_buf_credit_config_reg_field),
				buf_retrv_buf_credit_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_FL_CTRL_INFO,
				BUF_RETRV_FL_CTRL_INFO_OFFSET,
				BUF_RETRV_FL_CTRL_INFO_MAX_INDEX,
				BUF_RETRV_FL_CTRL_INFO_ENTRY_SIZE,
				NUM_OF(buf_retrv_fl_ctrl_info_reg_field),
				buf_retrv_fl_ctrl_info_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_PKT_BUF_INTF_CONFIG,
				BUF_RETRV_PKT_BUF_INTF_CONFIG_OFFSET,
				BUF_RETRV_PKT_BUF_INTF_CONFIG_MAX_INDEX,
				BUF_RETRV_PKT_BUF_INTF_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_pkt_buf_intf_config_reg_field),
				buf_retrv_pkt_buf_intf_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_BUF_PTR_CONFIG,
				BUF_RETRV_BUF_PTR_CONFIG_OFFSET,
				BUF_RETRV_BUF_PTR_CONFIG_MAX_INDEX,
				BUF_RETRV_BUF_PTR_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_buf_ptr_config_reg_field),
				buf_retrv_buf_ptr_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_INTF_FIFO_CTL,
				BUF_RETRV_INTF_FIFO_CTL_OFFSET,
				BUF_RETRV_INTF_FIFO_CTL_MAX_INDEX,
				BUF_RETRV_INTF_FIFO_CTL_ENTRY_SIZE,
				NUM_OF(buf_retrv_intf_fifo_ctl_reg_field),
				buf_retrv_intf_fifo_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_INIT_CTL,
				BUF_RETRV_INIT_CTL_OFFSET,
				BUF_RETRV_INIT_CTL_MAX_INDEX,
				BUF_RETRV_INIT_CTL_ENTRY_SIZE,
				NUM_OF(buf_retrv_init_ctl_reg_field),
				buf_retrv_init_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_INTF_FIFO_CREDIT,
				BUF_RETRV_INTF_FIFO_CREDIT_OFFSET,
				BUF_RETRV_INTF_FIFO_CREDIT_MAX_INDEX,
				BUF_RETRV_INTF_FIFO_CREDIT_ENTRY_SIZE,
				NUM_OF(buf_retrv_intf_fifo_credit_reg_field),
				buf_retrv_intf_fifo_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_INTF_MEM_CONFIG,
				BUF_RETRV_INTF_MEM_CONFIG_OFFSET,
				BUF_RETRV_INTF_MEM_CONFIG_MAX_INDEX,
				BUF_RETRV_INTF_MEM_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_intf_mem_config_reg_field),
				buf_retrv_intf_mem_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_INTF_MEM_STATUS,
				BUF_RETRV_INTF_MEM_STATUS_OFFSET,
				BUF_RETRV_INTF_MEM_STATUS_MAX_INDEX,
				BUF_RETRV_INTF_MEM_STATUS_ENTRY_SIZE,
				NUM_OF(buf_retrv_intf_mem_status_reg_field),
				buf_retrv_intf_mem_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUFFER_RETRIEVE_CTL,
				BUFFER_RETRIEVE_CTL_OFFSET,
				BUFFER_RETRIEVE_CTL_MAX_INDEX,
				BUFFER_RETRIEVE_CTL_ENTRY_SIZE,
				NUM_OF(buffer_retrieve_ctl_reg_field),
				buffer_retrieve_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUFFER_RETRIEVE_HEADER_VERSION,
				BUFFER_RETRIEVE_HEADER_VERSION_OFFSET,
				BUFFER_RETRIEVE_HEADER_VERSION_MAX_INDEX,
				BUFFER_RETRIEVE_HEADER_VERSION_ENTRY_SIZE,
				NUM_OF(buffer_retrieve_header_version_reg_field),
				buffer_retrieve_header_version_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_RCD_CREDIT_DEBUG,
				BUF_RETRV_RCD_CREDIT_DEBUG_OFFSET,
				BUF_RETRV_RCD_CREDIT_DEBUG_MAX_INDEX,
				BUF_RETRV_RCD_CREDIT_DEBUG_ENTRY_SIZE,
				NUM_OF(buf_retrv_rcd_credit_debug_reg_field),
				buf_retrv_rcd_credit_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_PKT_PTR_WT_CONFIG,
				BUF_RETRV_PKT_PTR_WT_CONFIG_OFFSET,
				BUF_RETRV_PKT_PTR_WT_CONFIG_MAX_INDEX,
				BUF_RETRV_PKT_PTR_WT_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_pkt_ptr_wt_config_reg_field),
				buf_retrv_pkt_ptr_wt_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_BUF_PTR_WT_CONFIG,
				BUF_RETRV_BUF_PTR_WT_CONFIG_OFFSET,
				BUF_RETRV_BUF_PTR_WT_CONFIG_MAX_INDEX,
				BUF_RETRV_BUF_PTR_WT_CONFIG_ENTRY_SIZE,
				NUM_OF(buf_retrv_buf_ptr_wt_config_reg_field),
				buf_retrv_buf_ptr_wt_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_RETRV_NET_MAX_CREDIT_DEBUG,
				BUF_RETRV_NET_MAX_CREDIT_DEBUG_OFFSET,
				BUF_RETRV_NET_MAX_CREDIT_DEBUG_MAX_INDEX,
				BUF_RETRV_NET_MAX_CREDIT_DEBUG_ENTRY_SIZE,
				NUM_OF(buf_retrv_net_max_credit_debug_reg_field),
				buf_retrv_net_max_credit_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_SHARE_RESRC_INFO,
				BUF_STORE_SHARE_RESRC_INFO_OFFSET,
				BUF_STORE_SHARE_RESRC_INFO_MAX_INDEX,
				BUF_STORE_SHARE_RESRC_INFO_ENTRY_SIZE,
				NUM_OF(buf_store_share_resrc_info_reg_field),
				buf_store_share_resrc_info_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_CTRL,
				BUF_STORE_CTRL_OFFSET,
				BUF_STORE_CTRL_MAX_INDEX,
				BUF_STORE_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_ctrl_reg_field),
				buf_store_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_CHANNEL_INFO_CTRL,
				BUF_STORE_CHANNEL_INFO_CTRL_OFFSET,
				BUF_STORE_CHANNEL_INFO_CTRL_MAX_INDEX,
				BUF_STORE_CHANNEL_INFO_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_channel_info_ctrl_reg_field),
				buf_store_channel_info_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_RESRC_THRESHOLD_RAM_CTRL,
				BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_OFFSET,
				BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_MAX_INDEX,
				BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_resrc_threshold_ram_ctrl_reg_field),
				buf_store_resrc_threshold_ram_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_RESRC_CNT_CTRL,
				BUF_STORE_RESRC_CNT_CTRL_OFFSET,
				BUF_STORE_RESRC_CNT_CTRL_MAX_INDEX,
				BUF_STORE_RESRC_CNT_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_resrc_cnt_ctrl_reg_field),
				buf_store_resrc_cnt_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_STALL_THRESHOLD_RAM_CTRL,
				BUF_STORE_STALL_THRESHOLD_RAM_CTRL_OFFSET,
				BUF_STORE_STALL_THRESHOLD_RAM_CTRL_MAX_INDEX,
				BUF_STORE_STALL_THRESHOLD_RAM_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_stall_threshold_ram_ctrl_reg_field),
				buf_store_stall_threshold_ram_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_FORCE_LOCAL_CTRL,
				BUF_STORE_FORCE_LOCAL_CTRL_OFFSET,
				BUF_STORE_FORCE_LOCAL_CTRL_MAX_INDEX,
				BUF_STORE_FORCE_LOCAL_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_force_local_ctrl_reg_field),
				buf_store_force_local_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_FREE_LIST_CONTROL,
				BUF_STORE_FREE_LIST_CONTROL_OFFSET,
				BUF_STORE_FREE_LIST_CONTROL_MAX_INDEX,
				BUF_STORE_FREE_LIST_CONTROL_ENTRY_SIZE,
				NUM_OF(buf_store_free_list_control_reg_field),
				buf_store_free_list_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_LINK_LIST_TABLE_CTRL,
				BUF_STORE_LINK_LIST_TABLE_CTRL_OFFSET,
				BUF_STORE_LINK_LIST_TABLE_CTRL_MAX_INDEX,
				BUF_STORE_LINK_LIST_TABLE_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_link_list_table_ctrl_reg_field),
				buf_store_link_list_table_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_GMAC_STALL_CTRL,
				BUF_STORE_GMAC_STALL_CTRL_OFFSET,
				BUF_STORE_GMAC_STALL_CTRL_MAX_INDEX,
				BUF_STORE_GMAC_STALL_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_gmac_stall_ctrl_reg_field),
				buf_store_gmac_stall_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_STALL_STATUS,
				BUF_STORE_STALL_STATUS_OFFSET,
				BUF_STORE_STALL_STATUS_MAX_INDEX,
				BUF_STORE_STALL_STATUS_ENTRY_SIZE,
				NUM_OF(buf_store_stall_status_reg_field),
				buf_store_stall_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_CREDIT,
				BUF_STORE_CREDIT_OFFSET,
				BUF_STORE_CREDIT_MAX_INDEX,
				BUF_STORE_CREDIT_ENTRY_SIZE,
				NUM_OF(buf_store_credit_reg_field),
				buf_store_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_XGMAC_STALL_CTRL,
				BUF_STORE_XGMAC_STALL_CTRL_OFFSET,
				BUF_STORE_XGMAC_STALL_CTRL_MAX_INDEX,
				BUF_STORE_XGMAC_STALL_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_xgmac_stall_ctrl_reg_field),
				buf_store_xgmac_stall_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_CPU_MAC_STALL_CTRL,
				BUF_STORE_CPU_MAC_STALL_CTRL_OFFSET,
				BUF_STORE_CPU_MAC_STALL_CTRL_MAX_INDEX,
				BUF_STORE_CPU_MAC_STALL_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_cpu_mac_stall_ctrl_reg_field),
				buf_store_cpu_mac_stall_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_FABRIC_STALL_CTRL,
				BUF_STORE_FABRIC_STALL_CTRL_OFFSET,
				BUF_STORE_FABRIC_STALL_CTRL_MAX_INDEX,
				BUF_STORE_FABRIC_STALL_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_fabric_stall_ctrl_reg_field),
				buf_store_fabric_stall_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_MET_FIFO_STALL_CTRL,
				BUF_STORE_MET_FIFO_STALL_CTRL_OFFSET,
				BUF_STORE_MET_FIFO_STALL_CTRL_MAX_INDEX,
				BUF_STORE_MET_FIFO_STALL_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_met_fifo_stall_ctrl_reg_field),
				buf_store_met_fifo_stall_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_MISC_CTRL,
				BUF_STORE_MISC_CTRL_OFFSET,
				BUF_STORE_MISC_CTRL_MAX_INDEX,
				BUF_STORE_MISC_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_misc_ctrl_reg_field),
				buf_store_misc_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_LINK_LIST_SLOT,
				BUF_STORE_LINK_LIST_SLOT_OFFSET,
				BUF_STORE_LINK_LIST_SLOT_MAX_INDEX,
				BUF_STORE_LINK_LIST_SLOT_ENTRY_SIZE,
				NUM_OF(buf_store_link_list_slot_reg_field),
				buf_store_link_list_slot_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_FIFO_CTRL,
				BUF_STORE_FIFO_CTRL_OFFSET,
				BUF_STORE_FIFO_CTRL_MAX_INDEX,
				BUF_STORE_FIFO_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_fifo_ctrl_reg_field),
				buf_store_fifo_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_MSG_OUT_DROP_CTL,
				BUF_STORE_MSG_OUT_DROP_CTL_OFFSET,
				BUF_STORE_MSG_OUT_DROP_CTL_MAX_INDEX,
				BUF_STORE_MSG_OUT_DROP_CTL_ENTRY_SIZE,
				NUM_OF(buf_store_msg_out_drop_ctl_reg_field),
				buf_store_msg_out_drop_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_MSG_OUT_DROP_THRD_SEL,
				BUF_STORE_MSG_OUT_DROP_THRD_SEL_OFFSET,
				BUF_STORE_MSG_OUT_DROP_THRD_SEL_MAX_INDEX,
				BUF_STORE_MSG_OUT_DROP_THRD_SEL_ENTRY_SIZE,
				NUM_OF(buf_store_msg_out_drop_thrd_sel_reg_field),
				buf_store_msg_out_drop_thrd_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_INPUT_STATS,
				BUF_STORE_INPUT_STATS_OFFSET,
				BUF_STORE_INPUT_STATS_MAX_INDEX,
				BUF_STORE_INPUT_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_input_stats_reg_field),
				buf_store_input_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_STATS_CTRL,
				BUF_STORE_STATS_CTRL_OFFSET,
				BUF_STORE_STATS_CTRL_MAX_INDEX,
				BUF_STORE_STATS_CTRL_ENTRY_SIZE,
				NUM_OF(buf_store_stats_ctrl_reg_field),
				buf_store_stats_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_SILENT_DROP_STATS,
				BUF_STORE_SILENT_DROP_STATS_OFFSET,
				BUF_STORE_SILENT_DROP_STATS_MAX_INDEX,
				BUF_STORE_SILENT_DROP_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_silent_drop_stats_reg_field),
				buf_store_silent_drop_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_ABORT_STATS,
				BUF_STORE_ABORT_STATS_OFFSET,
				BUF_STORE_ABORT_STATS_MAX_INDEX,
				BUF_STORE_ABORT_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_abort_stats_reg_field),
				buf_store_abort_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_IPE_SOP_ABORT_STATS,
				BUF_STORE_IPE_SOP_ABORT_STATS_OFFSET,
				BUF_STORE_IPE_SOP_ABORT_STATS_MAX_INDEX,
				BUF_STORE_IPE_SOP_ABORT_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_ipe_sop_abort_stats_reg_field),
				buf_store_ipe_sop_abort_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_STALL_DROP_STATS,
				BUF_STORE_STALL_DROP_STATS_OFFSET,
				BUF_STORE_STALL_DROP_STATS_MAX_INDEX,
				BUF_STORE_STALL_DROP_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_stall_drop_stats_reg_field),
				buf_store_stall_drop_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_OUTPUT_STATS,
				BUF_STORE_OUTPUT_STATS_OFFSET,
				BUF_STORE_OUTPUT_STATS_MAX_INDEX,
				BUF_STORE_OUTPUT_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_output_stats_reg_field),
				buf_store_output_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_INPUT_FIFO_WRR_WEIGHT,
				BUF_STORE_INPUT_FIFO_WRR_WEIGHT_OFFSET,
				BUF_STORE_INPUT_FIFO_WRR_WEIGHT_MAX_INDEX,
				BUF_STORE_INPUT_FIFO_WRR_WEIGHT_ENTRY_SIZE,
				NUM_OF(buf_store_input_fifo_wrr_weight_reg_field),
				buf_store_input_fifo_wrr_weight_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_INTERRUPT,
				BUF_STORE_INTERRUPT_OFFSET,
				BUF_STORE_INTERRUPT_MAX_INDEX,
				BUF_STORE_INTERRUPT_ENTRY_SIZE,
				NUM_OF(buf_store_interrupt_reg_field),
				buf_store_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_PB_CTL_CREDIT_USED,
				BUF_STORE_PB_CTL_CREDIT_USED_OFFSET,
				BUF_STORE_PB_CTL_CREDIT_USED_MAX_INDEX,
				BUF_STORE_PB_CTL_CREDIT_USED_ENTRY_SIZE,
				NUM_OF(buf_store_pb_ctl_credit_used_reg_field),
				buf_store_pb_ctl_credit_used_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT,
				BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_OFFSET,
				BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_MAX_INDEX,
				BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_ENTRY_SIZE,
				NUM_OF(buf_store_pb_ctl_credit_run_out_cnt_reg_field),
				buf_store_pb_ctl_credit_run_out_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_ECC_CTL,
				BUF_STORE_ECC_CTL_OFFSET,
				BUF_STORE_ECC_CTL_MAX_INDEX,
				BUF_STORE_ECC_CTL_ENTRY_SIZE,
				NUM_OF(buf_store_ecc_ctl_reg_field),
				buf_store_ecc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_ECC_ERROR_STATS,
				BUF_STORE_ECC_ERROR_STATS_OFFSET,
				BUF_STORE_ECC_ERROR_STATS_MAX_INDEX,
				BUF_STORE_ECC_ERROR_STATS_ENTRY_SIZE,
				NUM_OF(buf_store_ecc_error_stats_reg_field),
				buf_store_ecc_error_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_CTL,
				CPU_MAC_CTL_OFFSET,
				CPU_MAC_CTL_MAX_INDEX,
				CPU_MAC_CTL_ENTRY_SIZE,
				NUM_OF(cpu_mac_ctl_reg_field),
				cpu_mac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_DRAIN_ENABLE,
				CPU_MAC_DRAIN_ENABLE_OFFSET,
				CPU_MAC_DRAIN_ENABLE_MAX_INDEX,
				CPU_MAC_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(cpu_mac_drain_enable_reg_field),
				cpu_mac_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_PAUSE_CTRL,
				CPU_MAC_PAUSE_CTRL_OFFSET,
				CPU_MAC_PAUSE_CTRL_MAX_INDEX,
				CPU_MAC_PAUSE_CTRL_ENTRY_SIZE,
				NUM_OF(cpu_mac_pause_ctrl_reg_field),
				cpu_mac_pause_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_CPU_CHANNEL,
				CPU_MAC_CPU_CHANNEL_OFFSET,
				CPU_MAC_CPU_CHANNEL_MAX_INDEX,
				CPU_MAC_CPU_CHANNEL_ENTRY_SIZE,
				NUM_OF(cpu_mac_cpu_channel_reg_field),
				cpu_mac_cpu_channel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_TYPE,
				CPU_MAC_TYPE_OFFSET,
				CPU_MAC_TYPE_MAX_INDEX,
				CPU_MAC_TYPE_ENTRY_SIZE,
				NUM_OF(cpu_mac_type_reg_field),
				cpu_mac_type_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CLEAR_CNT_ON_READ,
				CLEAR_CNT_ON_READ_OFFSET,
				CLEAR_CNT_ON_READ_MAX_INDEX,
				CLEAR_CNT_ON_READ_ENTRY_SIZE,
				NUM_OF(clear_cnt_on_read_reg_field),
				clear_cnt_on_read_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_SA,
				CPU_MAC_SA_OFFSET,
				CPU_MAC_SA_MAX_INDEX,
				CPU_MAC_SA_ENTRY_SIZE,
				NUM_OF(cpu_mac_sa_reg_field),
				cpu_mac_sa_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_DA,
				CPU_MAC_DA_OFFSET,
				CPU_MAC_DA_MAX_INDEX,
				CPU_MAC_DA_ENTRY_SIZE,
				NUM_OF(cpu_mac_da_reg_field),
				cpu_mac_da_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_DEBUG_STATS,
				CPU_MAC_DEBUG_STATS_OFFSET,
				CPU_MAC_DEBUG_STATS_MAX_INDEX,
				CPU_MAC_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(cpu_mac_debug_stats_reg_field),
				cpu_mac_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_MAC_MODE,
				CPUMAC_GMAC_MAC_MODE_OFFSET,
				CPUMAC_GMAC_MAC_MODE_MAX_INDEX,
				CPUMAC_GMAC_MAC_MODE_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_mac_mode_reg_field),
				cpumac_gmac_mac_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_TX_CTRL,
				CPUMAC_GMAC_TX_CTRL_OFFSET,
				CPUMAC_GMAC_TX_CTRL_MAX_INDEX,
				CPUMAC_GMAC_TX_CTRL_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_tx_ctrl_reg_field),
				cpumac_gmac_tx_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_RX_CTRL,
				CPUMAC_GMAC_RX_CTRL_OFFSET,
				CPUMAC_GMAC_RX_CTRL_MAX_INDEX,
				CPUMAC_GMAC_RX_CTRL_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_rx_ctrl_reg_field),
				cpumac_gmac_rx_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_PRE_LENGTH,
				CPUMAC_GMAC_PRE_LENGTH_OFFSET,
				CPUMAC_GMAC_PRE_LENGTH_MAX_INDEX,
				CPUMAC_GMAC_PRE_LENGTH_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_pre_length_reg_field),
				cpumac_gmac_pre_length_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_PKT_LENGTH,
				CPUMAC_GMAC_PKT_LENGTH_OFFSET,
				CPUMAC_GMAC_PKT_LENGTH_MAX_INDEX,
				CPUMAC_GMAC_PKT_LENGTH_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_pkt_length_reg_field),
				cpumac_gmac_pkt_length_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_INTERRUPT,
				CPUMAC_GMAC_INTERRUPT_OFFSET,
				CPUMAC_GMAC_INTERRUPT_MAX_INDEX,
				CPUMAC_GMAC_INTERRUPT_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_interrupt_reg_field),
				cpumac_gmac_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_PAUSE_CTRL,
				CPUMAC_GMAC_PAUSE_CTRL_OFFSET,
				CPUMAC_GMAC_PAUSE_CTRL_MAX_INDEX,
				CPUMAC_GMAC_PAUSE_CTRL_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_pause_ctrl_reg_field),
				cpumac_gmac_pause_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPUMAC_GMAC_VLAN_TYPE,
				CPUMAC_GMAC_VLAN_TYPE_OFFSET,
				CPUMAC_GMAC_VLAN_TYPE_MAX_INDEX,
				CPUMAC_GMAC_VLAN_TYPE_ENTRY_SIZE,
				NUM_OF(cpumac_gmac_vlan_type_reg_field),
				cpumac_gmac_vlan_type_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_PACKET_LEN_MTU1,
				CPU_MAC_PACKET_LEN_MTU1_OFFSET,
				CPU_MAC_PACKET_LEN_MTU1_MAX_INDEX,
				CPU_MAC_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(cpu_mac_packet_len_mtu1_reg_field),
				cpu_mac_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_PACKET_LEN_MTU2,
				CPU_MAC_PACKET_LEN_MTU2_OFFSET,
				CPU_MAC_PACKET_LEN_MTU2_MAX_INDEX,
				CPU_MAC_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(cpu_mac_packet_len_mtu2_reg_field),
				cpu_mac_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_DOT1Q_DELTA_BYTES,
				CPU_MAC_DOT1Q_DELTA_BYTES_OFFSET,
				CPU_MAC_DOT1Q_DELTA_BYTES_MAX_INDEX,
				CPU_MAC_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(cpu_mac_dot1q_delta_bytes_reg_field),
				cpu_mac_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_INIT,
				CPU_MAC_INIT_OFFSET,
				CPU_MAC_INIT_MAX_INDEX,
				CPU_MAC_INIT_ENTRY_SIZE,
				NUM_OF(cpu_mac_init_reg_field),
				cpu_mac_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_INIT_DONE,
				CPU_MAC_INIT_DONE_OFFSET,
				CPU_MAC_INIT_DONE_MAX_INDEX,
				CPU_MAC_INIT_DONE_ENTRY_SIZE,
				NUM_OF(cpu_mac_init_done_reg_field),
				cpu_mac_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_STATS_UPDATE_CTRL,
				CPU_MAC_STATS_UPDATE_CTRL_OFFSET,
				CPU_MAC_STATS_UPDATE_CTRL_MAX_INDEX,
				CPU_MAC_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(cpu_mac_stats_update_ctrl_reg_field),
				cpu_mac_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_PARITY_ENABLE,
				CPU_MAC_PARITY_ENABLE_OFFSET,
				CPU_MAC_PARITY_ENABLE_MAX_INDEX,
				CPU_MAC_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(cpu_mac_parity_enable_reg_field),
				cpu_mac_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_STATUS_OVER_WRITE,
				CPU_MAC_STATUS_OVER_WRITE_OFFSET,
				CPU_MAC_STATUS_OVER_WRITE_MAX_INDEX,
				CPU_MAC_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(cpu_mac_status_over_write_reg_field),
				cpu_mac_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP,
				CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(cpu_mac_status_over_write_old_snap_reg_field),
				cpu_mac_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP,
				CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(cpu_mac_status_over_write_new_snap_reg_field),
				cpu_mac_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_MAX_INIT_CNT,
				CPU_MAC_MAX_INIT_CNT_OFFSET,
				CPU_MAC_MAX_INIT_CNT_MAX_INDEX,
				CPU_MAC_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(cpu_mac_max_init_cnt_reg_field),
				cpu_mac_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR,
				CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_OFFSET,
				CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_MAX_INDEX,
				CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_ENTRY_SIZE,
				NUM_OF(cpu_mac_stats_ram_parity_error_addr_reg_field),
				cpu_mac_stats_ram_parity_error_addr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CPU_MAC_PAUSE_OFF_ENABLE,
				CPU_MAC_PAUSE_OFF_ENABLE_OFFSET,
				CPU_MAC_PAUSE_OFF_ENABLE_MAX_INDEX,
				CPU_MAC_PAUSE_OFF_ENABLE_ENTRY_SIZE,
				NUM_OF(cpu_mac_pause_off_enable_reg_field),
				cpu_mac_pause_off_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				E_LOOP_CTL,
				E_LOOP_CTL_OFFSET,
				E_LOOP_CTL_MAX_INDEX,
				E_LOOP_CTL_ENTRY_SIZE,
				NUM_OF(e_loop_ctl_reg_field),
				e_loop_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				E_LOOP_DRAIN_ENABLE,
				E_LOOP_DRAIN_ENABLE_OFFSET,
				E_LOOP_DRAIN_ENABLE_MAX_INDEX,
				E_LOOP_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(e_loop_drain_enable_reg_field),
				e_loop_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				E_LOOP_INTERRUPT_FATAL,
				E_LOOP_INTERRUPT_FATAL_OFFSET,
				E_LOOP_INTERRUPT_FATAL_MAX_INDEX,
				E_LOOP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(e_loop_interrupt_fatal_reg_field),
				e_loop_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				E_LOOP_DEBUG_STATS,
				E_LOOP_DEBUG_STATS_OFFSET,
				E_LOOP_DEBUG_STATS_MAX_INDEX,
				E_LOOP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(e_loop_debug_stats_reg_field),
				e_loop_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				E_LOOP_CREDIT_STATE,
				E_LOOP_CREDIT_STATE_OFFSET,
				E_LOOP_CREDIT_STATE_MAX_INDEX,
				E_LOOP_CREDIT_STATE_ENTRY_SIZE,
				NUM_OF(e_loop_credit_state_reg_field),
				e_loop_credit_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				E_LOOP_PARITY_FAIL_RECORD,
				E_LOOP_PARITY_FAIL_RECORD_OFFSET,
				E_LOOP_PARITY_FAIL_RECORD_MAX_INDEX,
				E_LOOP_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(e_loop_parity_fail_record_reg_field),
				e_loop_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_ACL_QOS_CTL,
				EPE_ACL_QOS_CTL_OFFSET,
				EPE_ACL_QOS_CTL_MAX_INDEX,
				EPE_ACL_QOS_CTL_ENTRY_SIZE,
				NUM_OF(epe_acl_qos_ctl_reg_field),
				epe_acl_qos_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_ACL_QOS_COUNT,
				EPE_ACL_QOS_COUNT_OFFSET,
				EPE_ACL_QOS_COUNT_MAX_INDEX,
				EPE_ACL_QOS_COUNT_ENTRY_SIZE,
				NUM_OF(epe_acl_qos_count_reg_field),
				epe_acl_qos_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_ACL_QOS_DEBUG,
				EPE_ACL_QOS_DEBUG_OFFSET,
				EPE_ACL_QOS_DEBUG_MAX_INDEX,
				EPE_ACL_QOS_DEBUG_ENTRY_SIZE,
				NUM_OF(epe_acl_qos_debug_reg_field),
				epe_acl_qos_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_ACL_QOS_LFSR,
				EPE_ACL_QOS_LFSR_OFFSET,
				EPE_ACL_QOS_LFSR_MAX_INDEX,
				EPE_ACL_QOS_LFSR_ENTRY_SIZE,
				NUM_OF(epe_acl_qos_lfsr_reg_field),
				epe_acl_qos_lfsr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTR_VALUE_SET,
				INTR_VALUE_SET_OFFSET,
				INTR_VALUE_SET_MAX_INDEX,
				INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(intr_value_set_reg_field),
				intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTR_VALUE_RESET,
				INTR_VALUE_RESET_OFFSET,
				INTR_VALUE_RESET_MAX_INDEX,
				INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(intr_value_reset_reg_field),
				intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTR_MASK_SET,
				INTR_MASK_SET_OFFSET,
				INTR_MASK_SET_MAX_INDEX,
				INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(intr_mask_set_reg_field),
				intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTR_MASK_RESET,
				INTR_MASK_RESET_OFFSET,
				INTR_MASK_RESET_MAX_INDEX,
				INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(intr_mask_reset_reg_field),
				intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_INFO_CREDIT_VALUE,
				EPE_CLASSIFICATION_INFO_CREDIT_VALUE_OFFSET,
				EPE_CLASSIFICATION_INFO_CREDIT_VALUE_MAX_INDEX,
				EPE_CLASSIFICATION_INFO_CREDIT_VALUE_ENTRY_SIZE,
				NUM_OF(epe_classification_info_credit_value_reg_field),
				epe_classification_info_credit_value_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_COUNT0,
				EPE_CLASSIFICATION_COUNT0_OFFSET,
				EPE_CLASSIFICATION_COUNT0_MAX_INDEX,
				EPE_CLASSIFICATION_COUNT0_ENTRY_SIZE,
				NUM_OF(epe_classification_count0_reg_field),
				epe_classification_count0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_COUNT1,
				EPE_CLASSIFICATION_COUNT1_OFFSET,
				EPE_CLASSIFICATION_COUNT1_MAX_INDEX,
				EPE_CLASSIFICATION_COUNT1_ENTRY_SIZE,
				NUM_OF(epe_classification_count1_reg_field),
				epe_classification_count1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_COUNT2,
				EPE_CLASSIFICATION_COUNT2_OFFSET,
				EPE_CLASSIFICATION_COUNT2_MAX_INDEX,
				EPE_CLASSIFICATION_COUNT2_ENTRY_SIZE,
				NUM_OF(epe_classification_count2_reg_field),
				epe_classification_count2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_INTERRUPT_FATAL,
				EPE_CLASSIFICATION_INTERRUPT_FATAL_OFFSET,
				EPE_CLASSIFICATION_INTERRUPT_FATAL_MAX_INDEX,
				EPE_CLASSIFICATION_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(epe_classification_interrupt_fatal_reg_field),
				epe_classification_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_IPG_CTL,
				EPE_IPG_CTL_OFFSET,
				EPE_IPG_CTL_MAX_INDEX,
				EPE_IPG_CTL_ENTRY_SIZE,
				NUM_OF(epe_ipg_ctl_reg_field),
				epe_ipg_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_DEBUG,
				EPE_CLASSIFICATION_DEBUG_OFFSET,
				EPE_CLASSIFICATION_DEBUG_MAX_INDEX,
				EPE_CLASSIFICATION_DEBUG_ENTRY_SIZE,
				NUM_OF(epe_classification_debug_reg_field),
				epe_classification_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_DRAIN_ENABLE,
				EPE_CLASSIFICATION_DRAIN_ENABLE_OFFSET,
				EPE_CLASSIFICATION_DRAIN_ENABLE_MAX_INDEX,
				EPE_CLASSIFICATION_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(epe_classification_drain_enable_reg_field),
				epe_classification_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_CLASSIFICATION_CTL,
				EPE_CLASSIFICATION_CTL_OFFSET,
				EPE_CLASSIFICATION_CTL_MAX_INDEX,
				EPE_CLASSIFICATION_CTL_ENTRY_SIZE,
				NUM_OF(epe_classification_ctl_reg_field),
				epe_classification_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_CTL,
				EPE_HDR_ADJUST_CTL_OFFSET,
				EPE_HDR_ADJUST_CTL_MAX_INDEX,
				EPE_HDR_ADJUST_CTL_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_ctl_reg_field),
				epe_hdr_adjust_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_SGMAC_CTL,
				EPE_HDR_ADJUST_SGMAC_CTL_OFFSET,
				EPE_HDR_ADJUST_SGMAC_CTL_MAX_INDEX,
				EPE_HDR_ADJUST_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_sgmac_ctl_reg_field),
				epe_hdr_adjust_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_MISC_CTL,
				EPE_HDR_ADJUST_MISC_CTL_OFFSET,
				EPE_HDR_ADJUST_MISC_CTL_MAX_INDEX,
				EPE_HDR_ADJUST_MISC_CTL_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_misc_ctl_reg_field),
				epe_hdr_adjust_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_DRAIN_ENABLE,
				EPE_HDR_ADJUST_DRAIN_ENABLE_OFFSET,
				EPE_HDR_ADJUST_DRAIN_ENABLE_MAX_INDEX,
				EPE_HDR_ADJUST_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_drain_enable_reg_field),
				epe_hdr_adjust_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_INTERRUPT,
				EPE_HDR_ADJUST_INTERRUPT_OFFSET,
				EPE_HDR_ADJUST_INTERRUPT_MAX_INDEX,
				EPE_HDR_ADJUST_INTERRUPT_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_interrupt_reg_field),
				epe_hdr_adjust_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_STALL_INFO,
				EPE_HDR_ADJUST_STALL_INFO_OFFSET,
				EPE_HDR_ADJUST_STALL_INFO_MAX_INDEX,
				EPE_HDR_ADJUST_STALL_INFO_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_stall_info_reg_field),
				epe_hdr_adjust_stall_info_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_FSM_STATE,
				EPE_HDR_ADJUST_FSM_STATE_OFFSET,
				EPE_HDR_ADJUST_FSM_STATE_MAX_INDEX,
				EPE_HDR_ADJUST_FSM_STATE_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_fsm_state_reg_field),
				epe_hdr_adjust_fsm_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_DEBUG_STATS,
				EPE_HDR_ADJUST_DEBUG_STATS_OFFSET,
				EPE_HDR_ADJUST_DEBUG_STATS_MAX_INDEX,
				EPE_HDR_ADJUST_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_debug_stats_reg_field),
				epe_hdr_adjust_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_RANDOM_SEED_LOAD,
				EPE_HDR_ADJUST_RANDOM_SEED_LOAD_OFFSET,
				EPE_HDR_ADJUST_RANDOM_SEED_LOAD_MAX_INDEX,
				EPE_HDR_ADJUST_RANDOM_SEED_LOAD_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_random_seed_load_reg_field),
				epe_hdr_adjust_random_seed_load_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_PARITY_FAIL_RECORD,
				EPE_HDR_ADJUST_PARITY_FAIL_RECORD_OFFSET,
				EPE_HDR_ADJUST_PARITY_FAIL_RECORD_MAX_INDEX,
				EPE_HDR_ADJUST_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_parity_fail_record_reg_field),
				epe_hdr_adjust_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_ADJUST_DISABLE_CRC_CHK,
				EPE_HDR_ADJUST_DISABLE_CRC_CHK_OFFSET,
				EPE_HDR_ADJUST_DISABLE_CRC_CHK_MAX_INDEX,
				EPE_HDR_ADJUST_DISABLE_CRC_CHK_ENTRY_SIZE,
				NUM_OF(epe_hdr_adjust_disable_crc_chk_reg_field),
				epe_hdr_adjust_disable_crc_chk_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_CTL,
				EPE_HDR_EDIT_CTL_OFFSET,
				EPE_HDR_EDIT_CTL_MAX_INDEX,
				EPE_HDR_EDIT_CTL_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_ctl_reg_field),
				epe_hdr_edit_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_INTERRUPT_FATAL,
				EPE_HDR_EDIT_INTERRUPT_FATAL_OFFSET,
				EPE_HDR_EDIT_INTERRUPT_FATAL_MAX_INDEX,
				EPE_HDR_EDIT_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_interrupt_fatal_reg_field),
				epe_hdr_edit_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_DEBUG,
				EPE_HDR_EDIT_DEBUG_OFFSET,
				EPE_HDR_EDIT_DEBUG_MAX_INDEX,
				EPE_HDR_EDIT_DEBUG_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_debug_reg_field),
				epe_hdr_edit_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_DRAIN_ENABLE,
				EPE_HDR_EDIT_DRAIN_ENABLE_OFFSET,
				EPE_HDR_EDIT_DRAIN_ENABLE_MAX_INDEX,
				EPE_HDR_EDIT_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_drain_enable_reg_field),
				epe_hdr_edit_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_STATS,
				EPE_HDR_EDIT_STATS_OFFSET,
				EPE_HDR_EDIT_STATS_MAX_INDEX,
				EPE_HDR_EDIT_STATS_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_stats_reg_field),
				epe_hdr_edit_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_MISC_CTL,
				EPE_HDR_EDIT_MISC_CTL_OFFSET,
				EPE_HDR_EDIT_MISC_CTL_MAX_INDEX,
				EPE_HDR_EDIT_MISC_CTL_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_misc_ctl_reg_field),
				epe_hdr_edit_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_PARITY_FAIL_RECORD,
				EPE_HDR_EDIT_PARITY_FAIL_RECORD_OFFSET,
				EPE_HDR_EDIT_PARITY_FAIL_RECORD_MAX_INDEX,
				EPE_HDR_EDIT_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_parity_fail_record_reg_field),
				epe_hdr_edit_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_EDIT_STATE,
				EPE_HDR_EDIT_STATE_OFFSET,
				EPE_HDR_EDIT_STATE_MAX_INDEX,
				EPE_HDR_EDIT_STATE_ENTRY_SIZE,
				NUM_OF(epe_hdr_edit_state_reg_field),
				epe_hdr_edit_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_L2_ETHER_TYPE,
				EPE_L2_ETHER_TYPE_OFFSET,
				EPE_L2_ETHER_TYPE_MAX_INDEX,
				EPE_L2_ETHER_TYPE_ENTRY_SIZE,
				NUM_OF(epe_l2_ether_type_reg_field),
				epe_l2_ether_type_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_L2_ROUTER_MAC_SA,
				EPE_L2_ROUTER_MAC_SA_OFFSET,
				EPE_L2_ROUTER_MAC_SA_MAX_INDEX,
				EPE_L2_ROUTER_MAC_SA_ENTRY_SIZE,
				NUM_OF(epe_l2_router_mac_sa_reg_field),
				epe_l2_router_mac_sa_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_L2_SNAP_CTL,
				EPE_L2_SNAP_CTL_OFFSET,
				EPE_L2_SNAP_CTL_MAX_INDEX,
				EPE_L2_SNAP_CTL_ENTRY_SIZE,
				NUM_OF(epe_l2_snap_ctl_reg_field),
				epe_l2_snap_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_L3_IP_IDENTIFICATION,
				EPE_L3_IP_IDENTIFICATION_OFFSET,
				EPE_L3_IP_IDENTIFICATION_MAX_INDEX,
				EPE_L3_IP_IDENTIFICATION_ENTRY_SIZE,
				NUM_OF(epe_l3_ip_identification_reg_field),
				epe_l3_ip_identification_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_DEBUG,
				EPE_HDR_PROC_DEBUG_OFFSET,
				EPE_HDR_PROC_DEBUG_MAX_INDEX,
				EPE_HDR_PROC_DEBUG_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_debug_reg_field),
				epe_hdr_proc_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_CNT,
				EPE_HDR_PROC_CNT_OFFSET,
				EPE_HDR_PROC_CNT_MAX_INDEX,
				EPE_HDR_PROC_CNT_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_cnt_reg_field),
				epe_hdr_proc_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_INTR_VALUE_SET,
				EPE_HDR_PROC_INTR_VALUE_SET_OFFSET,
				EPE_HDR_PROC_INTR_VALUE_SET_MAX_INDEX,
				EPE_HDR_PROC_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_intr_value_set_reg_field),
				epe_hdr_proc_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_INTR_VALUE_RESET,
				EPE_HDR_PROC_INTR_VALUE_RESET_OFFSET,
				EPE_HDR_PROC_INTR_VALUE_RESET_MAX_INDEX,
				EPE_HDR_PROC_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_intr_value_reset_reg_field),
				epe_hdr_proc_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_INTR_MASK_SET,
				EPE_HDR_PROC_INTR_MASK_SET_OFFSET,
				EPE_HDR_PROC_INTR_MASK_SET_MAX_INDEX,
				EPE_HDR_PROC_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_intr_mask_set_reg_field),
				epe_hdr_proc_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_INTR_MASK_RESET,
				EPE_HDR_PROC_INTR_MASK_RESET_OFFSET,
				EPE_HDR_PROC_INTR_MASK_RESET_MAX_INDEX,
				EPE_HDR_PROC_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_intr_mask_reset_reg_field),
				epe_hdr_proc_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_DRAIN_ENABLE,
				EPE_HDR_PROC_DRAIN_ENABLE_OFFSET,
				EPE_HDR_PROC_DRAIN_ENABLE_MAX_INDEX,
				EPE_HDR_PROC_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_drain_enable_reg_field),
				epe_hdr_proc_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_PKT_PROC_CTL,
				EPE_PKT_PROC_CTL_OFFSET,
				EPE_PKT_PROC_CTL_MAX_INDEX,
				EPE_PKT_PROC_CTL_ENTRY_SIZE,
				NUM_OF(epe_pkt_proc_ctl_reg_field),
				epe_pkt_proc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_STALL,
				EPE_HDR_PROC_STALL_OFFSET,
				EPE_HDR_PROC_STALL_MAX_INDEX,
				EPE_HDR_PROC_STALL_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_stall_reg_field),
				epe_hdr_proc_stall_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_HDR_PROC_STATE,
				EPE_HDR_PROC_STATE_OFFSET,
				EPE_HDR_PROC_STATE_MAX_INDEX,
				EPE_HDR_PROC_STATE_ENTRY_SIZE,
				NUM_OF(epe_hdr_proc_state_reg_field),
				epe_hdr_proc_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_L2_TPID_CTL,
				EPE_L2_TPID_CTL_OFFSET,
				EPE_L2_TPID_CTL_MAX_INDEX,
				EPE_L2_TPID_CTL_ENTRY_SIZE,
				NUM_OF(epe_l2_tpid_ctl_reg_field),
				epe_l2_tpid_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_L3_MPLS_SEQ_NUM,
				EPE_L3_MPLS_SEQ_NUM_OFFSET,
				EPE_L3_MPLS_SEQ_NUM_MAX_INDEX,
				EPE_L3_MPLS_SEQ_NUM_ENTRY_SIZE,
				NUM_OF(epe_l3_mpls_seq_num_reg_field),
				epe_l3_mpls_seq_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_PBB_CTL,
				EPE_PBB_CTL_OFFSET,
				EPE_PBB_CTL_MAX_INDEX,
				EPE_PBB_CTL_ENTRY_SIZE,
				NUM_OF(epe_pbb_ctl_reg_field),
				epe_pbb_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL,
				DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_OFFSET,
				DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_MAX_INDEX,
				DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_ENTRY_SIZE,
				NUM_OF(ds_l3_edit_mpls_seq_num_mem_ctrl_reg_field),
				ds_l3_edit_mpls_seq_num_mem_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL,
				DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_OFFSET,
				DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_MAX_INDEX,
				DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_ENTRY_SIZE,
				NUM_OF(ds_l3_edit_tunnel_v6_ip_mem_parity_ctl_reg_field),
				ds_l3_edit_tunnel_v6_ip_mem_parity_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL,
				DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_OFFSET,
				DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_MAX_INDEX,
				DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_ENTRY_SIZE,
				NUM_OF(ds_l3_edit_tunnel_v4_ip_sa_parity_ctl_reg_field),
				ds_l3_edit_tunnel_v4_ip_sa_parity_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_MIRROR_ESCAPE_CAM,
				EPE_MIRROR_ESCAPE_CAM_OFFSET,
				EPE_MIRROR_ESCAPE_CAM_MAX_INDEX,
				EPE_MIRROR_ESCAPE_CAM_ENTRY_SIZE,
				NUM_OF(epe_mirror_escape_cam_reg_field),
				epe_mirror_escape_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_NEXT_HOP_CONFIG,
				EPE_NEXT_HOP_CONFIG_OFFSET,
				EPE_NEXT_HOP_CONFIG_MAX_INDEX,
				EPE_NEXT_HOP_CONFIG_ENTRY_SIZE,
				NUM_OF(epe_next_hop_config_reg_field),
				epe_next_hop_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_NEXT_HOP_DEBUG,
				EPE_NEXT_HOP_DEBUG_OFFSET,
				EPE_NEXT_HOP_DEBUG_MAX_INDEX,
				EPE_NEXT_HOP_DEBUG_ENTRY_SIZE,
				NUM_OF(epe_next_hop_debug_reg_field),
				epe_next_hop_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_NEXT_HOP_CTL,
				EPE_NEXT_HOP_CTL_OFFSET,
				EPE_NEXT_HOP_CTL_MAX_INDEX,
				EPE_NEXT_HOP_CTL_ENTRY_SIZE,
				NUM_OF(epe_next_hop_ctl_reg_field),
				epe_next_hop_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NEXT_HOP_INTR_VALUE_SET,
				NEXT_HOP_INTR_VALUE_SET_OFFSET,
				NEXT_HOP_INTR_VALUE_SET_MAX_INDEX,
				NEXT_HOP_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(next_hop_intr_value_set_reg_field),
				next_hop_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NEXT_HOP_INTR_VALUE_RESET,
				NEXT_HOP_INTR_VALUE_RESET_OFFSET,
				NEXT_HOP_INTR_VALUE_RESET_MAX_INDEX,
				NEXT_HOP_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(next_hop_intr_value_reset_reg_field),
				next_hop_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NEXT_HOP_INTR_MASK_SET,
				NEXT_HOP_INTR_MASK_SET_OFFSET,
				NEXT_HOP_INTR_MASK_SET_MAX_INDEX,
				NEXT_HOP_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(next_hop_intr_mask_set_reg_field),
				next_hop_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NEXT_HOP_INTR_MASK_RESET,
				NEXT_HOP_INTR_MASK_RESET_OFFSET,
				NEXT_HOP_INTR_MASK_RESET_MAX_INDEX,
				NEXT_HOP_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(next_hop_intr_mask_reset_reg_field),
				next_hop_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DRAIN_ENABLE,
				DRAIN_ENABLE_OFFSET,
				DRAIN_ENABLE_MAX_INDEX,
				DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(drain_enable_reg_field),
				drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				RUNNING_CREDIT,
				RUNNING_CREDIT_OFFSET,
				RUNNING_CREDIT_MAX_INDEX,
				RUNNING_CREDIT_ENTRY_SIZE,
				NUM_OF(running_credit_reg_field),
				running_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARITY_CHECK_EN,
				PARITY_CHECK_EN_OFFSET,
				PARITY_CHECK_EN_MAX_INDEX,
				PARITY_CHECK_EN_ENTRY_SIZE,
				NUM_OF(parity_check_en_reg_field),
				parity_check_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARITY_FAIL_RECORD,
				PARITY_FAIL_RECORD_OFFSET,
				PARITY_FAIL_RECORD_MAX_INDEX,
				PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(parity_fail_record_reg_field),
				parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_CTL_EPE_PHB_INTF,
				EPE_STATS_CTL_EPE_PHB_INTF_OFFSET,
				EPE_STATS_CTL_EPE_PHB_INTF_MAX_INDEX,
				EPE_STATS_CTL_EPE_PHB_INTF_ENTRY_SIZE,
				NUM_OF(epe_stats_ctl_epe_phb_intf_reg_field),
				epe_stats_ctl_epe_phb_intf_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INIT_EPE_PHB_INTF,
				EPE_STATS_INIT_EPE_PHB_INTF_OFFSET,
				EPE_STATS_INIT_EPE_PHB_INTF_MAX_INDEX,
				EPE_STATS_INIT_EPE_PHB_INTF_ENTRY_SIZE,
				NUM_OF(epe_stats_init_epe_phb_intf_reg_field),
				epe_stats_init_epe_phb_intf_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INIT_DONE_EPE_PHB_INTF,
				EPE_STATS_INIT_DONE_EPE_PHB_INTF_OFFSET,
				EPE_STATS_INIT_DONE_EPE_PHB_INTF_MAX_INDEX,
				EPE_STATS_INIT_DONE_EPE_PHB_INTF_ENTRY_SIZE,
				NUM_OF(epe_stats_init_done_epe_phb_intf_reg_field),
				epe_stats_init_done_epe_phb_intf_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_CTL_EPE_OVERALL_FWD,
				EPE_STATS_CTL_EPE_OVERALL_FWD_OFFSET,
				EPE_STATS_CTL_EPE_OVERALL_FWD_MAX_INDEX,
				EPE_STATS_CTL_EPE_OVERALL_FWD_ENTRY_SIZE,
				NUM_OF(epe_stats_ctl_epe_overall_fwd_reg_field),
				epe_stats_ctl_epe_overall_fwd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INIT_EPE_OVERALL_FWD,
				EPE_STATS_INIT_EPE_OVERALL_FWD_OFFSET,
				EPE_STATS_INIT_EPE_OVERALL_FWD_MAX_INDEX,
				EPE_STATS_INIT_EPE_OVERALL_FWD_ENTRY_SIZE,
				NUM_OF(epe_stats_init_epe_overall_fwd_reg_field),
				epe_stats_init_epe_overall_fwd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INIT_DONE_EPE_OVERALL_FWD,
				EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_OFFSET,
				EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_MAX_INDEX,
				EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_ENTRY_SIZE,
				NUM_OF(epe_stats_init_done_epe_overall_fwd_reg_field),
				epe_stats_init_done_epe_overall_fwd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INTR_VALUE_SET,
				EPE_STATS_INTR_VALUE_SET_OFFSET,
				EPE_STATS_INTR_VALUE_SET_MAX_INDEX,
				EPE_STATS_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(epe_stats_intr_value_set_reg_field),
				epe_stats_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INTR_VALUE_RESET,
				EPE_STATS_INTR_VALUE_RESET_OFFSET,
				EPE_STATS_INTR_VALUE_RESET_MAX_INDEX,
				EPE_STATS_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(epe_stats_intr_value_reset_reg_field),
				epe_stats_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INTR_MASK_SET,
				EPE_STATS_INTR_MASK_SET_OFFSET,
				EPE_STATS_INTR_MASK_SET_MAX_INDEX,
				EPE_STATS_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(epe_stats_intr_mask_set_reg_field),
				epe_stats_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INTR_MASK_RESET,
				EPE_STATS_INTR_MASK_RESET_OFFSET,
				EPE_STATS_INTR_MASK_RESET_MAX_INDEX,
				EPE_STATS_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(epe_stats_intr_mask_reset_reg_field),
				epe_stats_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_DEBUG_STATS,
				EPE_STATS_DEBUG_STATS_OFFSET,
				EPE_STATS_DEBUG_STATS_MAX_INDEX,
				EPE_STATS_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(epe_stats_debug_stats_reg_field),
				epe_stats_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_CTL_EPE_PORT_LOG,
				EPE_STATS_CTL_EPE_PORT_LOG_OFFSET,
				EPE_STATS_CTL_EPE_PORT_LOG_MAX_INDEX,
				EPE_STATS_CTL_EPE_PORT_LOG_ENTRY_SIZE,
				NUM_OF(epe_stats_ctl_epe_port_log_reg_field),
				epe_stats_ctl_epe_port_log_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INIT_EPE_PORT_LOG,
				EPE_STATS_INIT_EPE_PORT_LOG_OFFSET,
				EPE_STATS_INIT_EPE_PORT_LOG_MAX_INDEX,
				EPE_STATS_INIT_EPE_PORT_LOG_ENTRY_SIZE,
				NUM_OF(epe_stats_init_epe_port_log_reg_field),
				epe_stats_init_epe_port_log_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				EPE_STATS_INIT_DONE_EPE_PORT_LOG,
				EPE_STATS_INIT_DONE_EPE_PORT_LOG_OFFSET,
				EPE_STATS_INIT_DONE_EPE_PORT_LOG_MAX_INDEX,
				EPE_STATS_INIT_DONE_EPE_PORT_LOG_ENTRY_SIZE,
				NUM_OF(epe_stats_init_done_epe_port_log_reg_field),
				epe_stats_init_done_epe_port_log_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_INTR_RAM,
				FABRIC_CAS_INTR_RAM_OFFSET,
				FABRIC_CAS_INTR_RAM_MAX_INDEX,
				FABRIC_CAS_INTR_RAM_ENTRY_SIZE,
				NUM_OF(fabric_cas_intr_ram_reg_field),
				fabric_cas_intr_ram_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_CTL,
				FABRIC_CAS_CTL_OFFSET,
				FABRIC_CAS_CTL_MAX_INDEX,
				FABRIC_CAS_CTL_ENTRY_SIZE,
				NUM_OF(fabric_cas_ctl_reg_field),
				fabric_cas_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_LINK_STALL_SELECT,
				FABRIC_CAS_LINK_STALL_SELECT_OFFSET,
				FABRIC_CAS_LINK_STALL_SELECT_MAX_INDEX,
				FABRIC_CAS_LINK_STALL_SELECT_ENTRY_SIZE,
				NUM_OF(fabric_cas_link_stall_select_reg_field),
				fabric_cas_link_stall_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				BUF_STORE_STALL,
				BUF_STORE_STALL_OFFSET,
				BUF_STORE_STALL_MAX_INDEX,
				BUF_STORE_STALL_ENTRY_SIZE,
				NUM_OF(buf_store_stall_reg_field),
				buf_store_stall_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_CELL_PTR_DEBUG,
				FABRIC_CAS_CELL_PTR_DEBUG_OFFSET,
				FABRIC_CAS_CELL_PTR_DEBUG_MAX_INDEX,
				FABRIC_CAS_CELL_PTR_DEBUG_ENTRY_SIZE,
				NUM_OF(fabric_cas_cell_ptr_debug_reg_field),
				fabric_cas_cell_ptr_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_MISC_CTL,
				FABRIC_CAS_MISC_CTL_OFFSET,
				FABRIC_CAS_MISC_CTL_MAX_INDEX,
				FABRIC_CAS_MISC_CTL_ENTRY_SIZE,
				NUM_OF(fabric_cas_misc_ctl_reg_field),
				fabric_cas_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_INTERRUPT,
				FABRIC_CAS_INTERRUPT_OFFSET,
				FABRIC_CAS_INTERRUPT_MAX_INDEX,
				FABRIC_CAS_INTERRUPT_ENTRY_SIZE,
				NUM_OF(fabric_cas_interrupt_reg_field),
				fabric_cas_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_RXQ_STALL,
				FABRIC_CAS_RXQ_STALL_OFFSET,
				FABRIC_CAS_RXQ_STALL_MAX_INDEX,
				FABRIC_CAS_RXQ_STALL_ENTRY_SIZE,
				NUM_OF(fabric_cas_rxq_stall_reg_field),
				fabric_cas_rxq_stall_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_CELL_STALL_CFG,
				FABRIC_CAS_CELL_STALL_CFG_OFFSET,
				FABRIC_CAS_CELL_STALL_CFG_MAX_INDEX,
				FABRIC_CAS_CELL_STALL_CFG_ENTRY_SIZE,
				NUM_OF(fabric_cas_cell_stall_cfg_reg_field),
				fabric_cas_cell_stall_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CAS_STALL_STATS,
				FABRIC_CAS_STALL_STATS_OFFSET,
				FABRIC_CAS_STALL_STATS_MAX_INDEX,
				FABRIC_CAS_STALL_STATS_ENTRY_SIZE,
				NUM_OF(fabric_cas_stall_stats_reg_field),
				fabric_cas_stall_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_CTL,
				FABRIC_CRB_CTL_OFFSET,
				FABRIC_CRB_CTL_MAX_INDEX,
				FABRIC_CRB_CTL_ENTRY_SIZE,
				NUM_OF(fabric_crb_ctl_reg_field),
				fabric_crb_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_INPUT_STATS,
				FABRIC_CRB_INPUT_STATS_OFFSET,
				FABRIC_CRB_INPUT_STATS_MAX_INDEX,
				FABRIC_CRB_INPUT_STATS_ENTRY_SIZE,
				NUM_OF(fabric_crb_input_stats_reg_field),
				fabric_crb_input_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_OUTPUT_STATS,
				FABRIC_CRB_OUTPUT_STATS_OFFSET,
				FABRIC_CRB_OUTPUT_STATS_MAX_INDEX,
				FABRIC_CRB_OUTPUT_STATS_ENTRY_SIZE,
				NUM_OF(fabric_crb_output_stats_reg_field),
				fabric_crb_output_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_INPUT_SOC_CNT,
				FABRIC_CRB_INPUT_SOC_CNT_OFFSET,
				FABRIC_CRB_INPUT_SOC_CNT_MAX_INDEX,
				FABRIC_CRB_INPUT_SOC_CNT_ENTRY_SIZE,
				NUM_OF(fabric_crb_input_soc_cnt_reg_field),
				fabric_crb_input_soc_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_INPUT_EOC_CNT,
				FABRIC_CRB_INPUT_EOC_CNT_OFFSET,
				FABRIC_CRB_INPUT_EOC_CNT_MAX_INDEX,
				FABRIC_CRB_INPUT_EOC_CNT_ENTRY_SIZE,
				NUM_OF(fabric_crb_input_eoc_cnt_reg_field),
				fabric_crb_input_eoc_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_OUTPUT_SOC_CNT,
				FABRIC_CRB_OUTPUT_SOC_CNT_OFFSET,
				FABRIC_CRB_OUTPUT_SOC_CNT_MAX_INDEX,
				FABRIC_CRB_OUTPUT_SOC_CNT_ENTRY_SIZE,
				NUM_OF(fabric_crb_output_soc_cnt_reg_field),
				fabric_crb_output_soc_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_OUTPUT_EOC_CNT,
				FABRIC_CRB_OUTPUT_EOC_CNT_OFFSET,
				FABRIC_CRB_OUTPUT_EOC_CNT_MAX_INDEX,
				FABRIC_CRB_OUTPUT_EOC_CNT_ENTRY_SIZE,
				NUM_OF(fabric_crb_output_eoc_cnt_reg_field),
				fabric_crb_output_eoc_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_INPUT_SLICE_CNT,
				FABRIC_CRB_INPUT_SLICE_CNT_OFFSET,
				FABRIC_CRB_INPUT_SLICE_CNT_MAX_INDEX,
				FABRIC_CRB_INPUT_SLICE_CNT_ENTRY_SIZE,
				NUM_OF(fabric_crb_input_slice_cnt_reg_field),
				fabric_crb_input_slice_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_INTERRUPT,
				FABRIC_CRB_INTERRUPT_OFFSET,
				FABRIC_CRB_INTERRUPT_MAX_INDEX,
				FABRIC_CRB_INTERRUPT_ENTRY_SIZE,
				NUM_OF(fabric_crb_interrupt_reg_field),
				fabric_crb_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_OUTPUT_SLICE_CNT,
				FABRIC_CRB_OUTPUT_SLICE_CNT_OFFSET,
				FABRIC_CRB_OUTPUT_SLICE_CNT_MAX_INDEX,
				FABRIC_CRB_OUTPUT_SLICE_CNT_ENTRY_SIZE,
				NUM_OF(fabric_crb_output_slice_cnt_reg_field),
				fabric_crb_output_slice_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_CRB_STATE,
				FABRIC_CRB_STATE_OFFSET,
				FABRIC_CRB_STATE_MAX_INDEX,
				FABRIC_CRB_STATE_ENTRY_SIZE,
				NUM_OF(fabric_crb_state_reg_field),
				fabric_crb_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_DSF_LINK_CTRL,
				FABRIC_DSF_LINK_CTRL_OFFSET,
				FABRIC_DSF_LINK_CTRL_MAX_INDEX,
				FABRIC_DSF_LINK_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_dsf_link_ctrl_reg_field),
				fabric_dsf_link_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_DSF_MISC_CTRL,
				FABRIC_DSF_MISC_CTRL_OFFSET,
				FABRIC_DSF_MISC_CTRL_MAX_INDEX,
				FABRIC_DSF_MISC_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_dsf_misc_ctrl_reg_field),
				fabric_dsf_misc_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_DSF_INTERRUPT,
				FABRIC_DSF_INTERRUPT_OFFSET,
				FABRIC_DSF_INTERRUPT_MAX_INDEX,
				FABRIC_DSF_INTERRUPT_ENTRY_SIZE,
				NUM_OF(fabric_dsf_interrupt_reg_field),
				fabric_dsf_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_DSF_CELL_STATS,
				FABRIC_DSF_CELL_STATS_OFFSET,
				FABRIC_DSF_CELL_STATS_MAX_INDEX,
				FABRIC_DSF_CELL_STATS_ENTRY_SIZE,
				NUM_OF(fabric_dsf_cell_stats_reg_field),
				fabric_dsf_cell_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_DSF_STATE,
				FABRIC_DSF_STATE_OFFSET,
				FABRIC_DSF_STATE_MAX_INDEX,
				FABRIC_DSF_STATE_ENTRY_SIZE,
				NUM_OF(fabric_dsf_state_reg_field),
				fabric_dsf_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE,
				FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_OFFSET,
				FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_MAX_INDEX,
				FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_dsf_src_link_num_chg_enable_reg_field),
				fabric_dsf_src_link_num_chg_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INTR_RAM,
				FABRIC_GTS_INTR_RAM_OFFSET,
				FABRIC_GTS_INTR_RAM_MAX_INDEX,
				FABRIC_GTS_INTR_RAM_ENTRY_SIZE,
				NUM_OF(fabric_gts_intr_ram_reg_field),
				fabric_gts_intr_ram_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_CTL,
				FABRIC_GTS_CTL_OFFSET,
				FABRIC_GTS_CTL_MAX_INDEX,
				FABRIC_GTS_CTL_ENTRY_SIZE,
				NUM_OF(fabric_gts_ctl_reg_field),
				fabric_gts_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INIT,
				FABRIC_GTS_INIT_OFFSET,
				FABRIC_GTS_INIT_MAX_INDEX,
				FABRIC_GTS_INIT_ENTRY_SIZE,
				NUM_OF(fabric_gts_init_reg_field),
				fabric_gts_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INIT_DONE,
				FABRIC_GTS_INIT_DONE_OFFSET,
				FABRIC_GTS_INIT_DONE_MAX_INDEX,
				FABRIC_GTS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(fabric_gts_init_done_reg_field),
				fabric_gts_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INTR_VALUE_SET,
				FABRIC_GTS_INTR_VALUE_SET_OFFSET,
				FABRIC_GTS_INTR_VALUE_SET_MAX_INDEX,
				FABRIC_GTS_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(fabric_gts_intr_value_set_reg_field),
				fabric_gts_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INTR_VALUE_RESET,
				FABRIC_GTS_INTR_VALUE_RESET_OFFSET,
				FABRIC_GTS_INTR_VALUE_RESET_MAX_INDEX,
				FABRIC_GTS_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(fabric_gts_intr_value_reset_reg_field),
				fabric_gts_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INTR_MASK_SET,
				FABRIC_GTS_INTR_MASK_SET_OFFSET,
				FABRIC_GTS_INTR_MASK_SET_MAX_INDEX,
				FABRIC_GTS_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(fabric_gts_intr_mask_set_reg_field),
				fabric_gts_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INTR_MASK_RESET,
				FABRIC_GTS_INTR_MASK_RESET_OFFSET,
				FABRIC_GTS_INTR_MASK_RESET_MAX_INDEX,
				FABRIC_GTS_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(fabric_gts_intr_mask_reset_reg_field),
				fabric_gts_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_INTR_STATUS,
				FABRIC_GTS_INTR_STATUS_OFFSET,
				FABRIC_GTS_INTR_STATUS_MAX_INDEX,
				FABRIC_GTS_INTR_STATUS_ENTRY_SIZE,
				NUM_OF(fabric_gts_intr_status_reg_field),
				fabric_gts_intr_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_TIME_OUT_FLAG,
				FABRIC_GTS_TIME_OUT_FLAG_OFFSET,
				FABRIC_GTS_TIME_OUT_FLAG_MAX_INDEX,
				FABRIC_GTS_TIME_OUT_FLAG_ENTRY_SIZE,
				NUM_OF(fabric_gts_time_out_flag_reg_field),
				fabric_gts_time_out_flag_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_GTS_STATS,
				FABRIC_GTS_STATS_OFFSET,
				FABRIC_GTS_STATS_MAX_INDEX,
				FABRIC_GTS_STATS_ENTRY_SIZE,
				NUM_OF(fabric_gts_stats_reg_field),
				fabric_gts_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_CHAN_CTRL,
				FABRIC_RTS_CHAN_CTRL_OFFSET,
				FABRIC_RTS_CHAN_CTRL_MAX_INDEX,
				FABRIC_RTS_CHAN_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_rts_chan_ctrl_reg_field),
				fabric_rts_chan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_WEIGHT_CTRL,
				FABRIC_RTS_WEIGHT_CTRL_OFFSET,
				FABRIC_RTS_WEIGHT_CTRL_MAX_INDEX,
				FABRIC_RTS_WEIGHT_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_rts_weight_ctrl_reg_field),
				fabric_rts_weight_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_BOTH_RTS_VALID,
				FABRIC_RTS_BOTH_RTS_VALID_OFFSET,
				FABRIC_RTS_BOTH_RTS_VALID_MAX_INDEX,
				FABRIC_RTS_BOTH_RTS_VALID_ENTRY_SIZE,
				NUM_OF(fabric_rts_both_rts_valid_reg_field),
				fabric_rts_both_rts_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_LOOPBACK_MODE,
				FABRIC_RTS_LOOPBACK_MODE_OFFSET,
				FABRIC_RTS_LOOPBACK_MODE_MAX_INDEX,
				FABRIC_RTS_LOOPBACK_MODE_ENTRY_SIZE,
				NUM_OF(fabric_rts_loopback_mode_reg_field),
				fabric_rts_loopback_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_RANDOM_SEED,
				FABRIC_RTS_RANDOM_SEED_OFFSET,
				FABRIC_RTS_RANDOM_SEED_MAX_INDEX,
				FABRIC_RTS_RANDOM_SEED_ENTRY_SIZE,
				NUM_OF(fabric_rts_random_seed_reg_field),
				fabric_rts_random_seed_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_CFG_WSP_TYPE,
				FABRIC_RTS_CFG_WSP_TYPE_OFFSET,
				FABRIC_RTS_CFG_WSP_TYPE_MAX_INDEX,
				FABRIC_RTS_CFG_WSP_TYPE_ENTRY_SIZE,
				NUM_OF(fabric_rts_cfg_wsp_type_reg_field),
				fabric_rts_cfg_wsp_type_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_INTERRUPT_FATAL,
				FABRIC_RTS_INTERRUPT_FATAL_OFFSET,
				FABRIC_RTS_INTERRUPT_FATAL_MAX_INDEX,
				FABRIC_RTS_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(fabric_rts_interrupt_fatal_reg_field),
				fabric_rts_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RTS_DRAIN_ENABLE,
				FABRIC_RTS_DRAIN_ENABLE_OFFSET,
				FABRIC_RTS_DRAIN_ENABLE_MAX_INDEX,
				FABRIC_RTS_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_rts_drain_enable_reg_field),
				fabric_rts_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_CHAN_CTRL,
				FABRIC_RXQ_CHAN_CTRL_OFFSET,
				FABRIC_RXQ_CHAN_CTRL_MAX_INDEX,
				FABRIC_RXQ_CHAN_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_rxq_chan_ctrl_reg_field),
				fabric_rxq_chan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_CELL_STATS,
				FABRIC_RXQ_CELL_STATS_OFFSET,
				FABRIC_RXQ_CELL_STATS_MAX_INDEX,
				FABRIC_RXQ_CELL_STATS_ENTRY_SIZE,
				NUM_OF(fabric_rxq_cell_stats_reg_field),
				fabric_rxq_cell_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_PKT_STATS,
				FABRIC_RXQ_PKT_STATS_OFFSET,
				FABRIC_RXQ_PKT_STATS_MAX_INDEX,
				FABRIC_RXQ_PKT_STATS_ENTRY_SIZE,
				NUM_OF(fabric_rxq_pkt_stats_reg_field),
				fabric_rxq_pkt_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_INTERRUPT_FATAL,
				FABRIC_RXQ_INTERRUPT_FATAL_OFFSET,
				FABRIC_RXQ_INTERRUPT_FATAL_MAX_INDEX,
				FABRIC_RXQ_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(fabric_rxq_interrupt_fatal_reg_field),
				fabric_rxq_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_MISC_CTRL,
				FABRIC_RXQ_MISC_CTRL_OFFSET,
				FABRIC_RXQ_MISC_CTRL_MAX_INDEX,
				FABRIC_RXQ_MISC_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_rxq_misc_ctrl_reg_field),
				fabric_rxq_misc_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL,
				FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_OFFSET,
				FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_MAX_INDEX,
				FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_rxq_wr_ctrl_res_word_mem_ctrl_reg_field),
				fabric_rxq_wr_ctrl_res_word_mem_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_RXQ_PARITY_FAIL_RECORD,
				FABRIC_RXQ_PARITY_FAIL_RECORD_OFFSET,
				FABRIC_RXQ_PARITY_FAIL_RECORD_MAX_INDEX,
				FABRIC_RXQ_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(fabric_rxq_parity_fail_record_reg_field),
				fabric_rxq_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_LINK_ENABLE,
				FABRIC_SER_LTX_LINK_ENABLE_OFFSET,
				FABRIC_SER_LTX_LINK_ENABLE_MAX_INDEX,
				FABRIC_SER_LTX_LINK_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_link_enable_reg_field),
				fabric_ser_ltx_link_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_PRBS_ENABLE,
				FABRIC_SER_LTX_PRBS_ENABLE_OFFSET,
				FABRIC_SER_LTX_PRBS_ENABLE_MAX_INDEX,
				FABRIC_SER_LTX_PRBS_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_prbs_enable_reg_field),
				fabric_ser_ltx_prbs_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_PRBS_RST,
				FABRIC_SER_LTX_PRBS_RST_OFFSET,
				FABRIC_SER_LTX_PRBS_RST_MAX_INDEX,
				FABRIC_SER_LTX_PRBS_RST_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_prbs_rst_reg_field),
				fabric_ser_ltx_prbs_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_FRAME_SYNC_SYMBOL,
				FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_OFFSET,
				FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_MAX_INDEX,
				FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_frame_sync_symbol_reg_field),
				fabric_ser_ltx_frame_sync_symbol_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_IDLE_SYMBOL1,
				FABRIC_SER_LTX_IDLE_SYMBOL1_OFFSET,
				FABRIC_SER_LTX_IDLE_SYMBOL1_MAX_INDEX,
				FABRIC_SER_LTX_IDLE_SYMBOL1_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_idle_symbol1_reg_field),
				fabric_ser_ltx_idle_symbol1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_FIFO_THRESHOLD,
				FABRIC_SER_LTX_FIFO_THRESHOLD_OFFSET,
				FABRIC_SER_LTX_FIFO_THRESHOLD_MAX_INDEX,
				FABRIC_SER_LTX_FIFO_THRESHOLD_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_fifo_threshold_reg_field),
				fabric_ser_ltx_fifo_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_LINK_ENABLE,
				FABRIC_SER_LRX_LINK_ENABLE_OFFSET,
				FABRIC_SER_LRX_LINK_ENABLE_MAX_INDEX,
				FABRIC_SER_LRX_LINK_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_link_enable_reg_field),
				fabric_ser_lrx_link_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_LOOPBACK,
				FABRIC_SER_LRX_LOOPBACK_OFFSET,
				FABRIC_SER_LRX_LOOPBACK_MAX_INDEX,
				FABRIC_SER_LRX_LOOPBACK_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_loopback_reg_field),
				fabric_ser_lrx_loopback_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_CRC_CHECK_DISABLE,
				FABRIC_SER_LRX_CRC_CHECK_DISABLE_OFFSET,
				FABRIC_SER_LRX_CRC_CHECK_DISABLE_MAX_INDEX,
				FABRIC_SER_LRX_CRC_CHECK_DISABLE_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_crc_check_disable_reg_field),
				fabric_ser_lrx_crc_check_disable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_RESET_PRBS,
				FABRIC_SER_LRX_RESET_PRBS_OFFSET,
				FABRIC_SER_LRX_RESET_PRBS_MAX_INDEX,
				FABRIC_SER_LRX_RESET_PRBS_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_reset_prbs_reg_field),
				fabric_ser_lrx_reset_prbs_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_BIT_ORDER_INVERT,
				FABRIC_SER_LRX_BIT_ORDER_INVERT_OFFSET,
				FABRIC_SER_LRX_BIT_ORDER_INVERT_MAX_INDEX,
				FABRIC_SER_LRX_BIT_ORDER_INVERT_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_bit_order_invert_reg_field),
				fabric_ser_lrx_bit_order_invert_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_FORCE_SYNC,
				FABRIC_SER_LRX_FORCE_SYNC_OFFSET,
				FABRIC_SER_LRX_FORCE_SYNC_MAX_INDEX,
				FABRIC_SER_LRX_FORCE_SYNC_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_force_sync_reg_field),
				fabric_ser_lrx_force_sync_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_BIT_POLARITY_INVERT,
				FABRIC_SER_LRX_BIT_POLARITY_INVERT_OFFSET,
				FABRIC_SER_LRX_BIT_POLARITY_INVERT_MAX_INDEX,
				FABRIC_SER_LRX_BIT_POLARITY_INVERT_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_bit_polarity_invert_reg_field),
				fabric_ser_lrx_bit_polarity_invert_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT,
				FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_OFFSET,
				FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_MAX_INDEX,
				FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_frame_boundary_idle_cnt_reg_field),
				fabric_ser_lrx_frame_boundary_idle_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_PRBS_ENABLE,
				FABRIC_SER_LRX_PRBS_ENABLE_OFFSET,
				FABRIC_SER_LRX_PRBS_ENABLE_MAX_INDEX,
				FABRIC_SER_LRX_PRBS_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_prbs_enable_reg_field),
				fabric_ser_lrx_prbs_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_PRBS_ERR_COUNT,
				FABRIC_SER_LRX_PRBS_ERR_COUNT_OFFSET,
				FABRIC_SER_LRX_PRBS_ERR_COUNT_MAX_INDEX,
				FABRIC_SER_LRX_PRBS_ERR_COUNT_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_prbs_err_count_reg_field),
				fabric_ser_lrx_prbs_err_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER,
				FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_OFFSET,
				FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_MAX_INDEX,
				FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_sync_pulse_gen_timer_reg_field),
				fabric_ser_syn_sync_pulse_gen_timer_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_SYNC_MASK_TIMER,
				FABRIC_SER_SYN_SYNC_MASK_TIMER_OFFSET,
				FABRIC_SER_SYN_SYNC_MASK_TIMER_MAX_INDEX,
				FABRIC_SER_SYN_SYNC_MASK_TIMER_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_sync_mask_timer_reg_field),
				fabric_ser_syn_sync_mask_timer_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_MAXIMUM_SLICE_NUM,
				FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_OFFSET,
				FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_MAX_INDEX,
				FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_maximum_slice_num_reg_field),
				fabric_ser_syn_maximum_slice_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT,
				FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_OFFSET,
				FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_MAX_INDEX,
				FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_cell_slot_cycle_count_reg_field),
				fabric_ser_syn_cell_slot_cycle_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER,
				FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_OFFSET,
				FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_MAX_INDEX,
				FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_cpu_auto_sync_pulse_timer_reg_field),
				fabric_ser_syn_cpu_auto_sync_pulse_timer_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE,
				FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_OFFSET,
				FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_MAX_INDEX,
				FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_cpu_sync_pulse_enable_reg_field),
				fabric_ser_syn_cpu_sync_pulse_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP,
				FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_OFFSET,
				FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_MAX_INDEX,
				FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_cpu_sync_pulse_step_reg_field),
				fabric_ser_syn_cpu_sync_pulse_step_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_MASTER_MODE,
				FABRIC_SER_SYN_MASTER_MODE_OFFSET,
				FABRIC_SER_SYN_MASTER_MODE_MAX_INDEX,
				FABRIC_SER_SYN_MASTER_MODE_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_master_mode_reg_field),
				fabric_ser_syn_master_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_FORCE_FIRST_SYNC,
				FABRIC_SER_SYN_FORCE_FIRST_SYNC_OFFSET,
				FABRIC_SER_SYN_FORCE_FIRST_SYNC_MAX_INDEX,
				FABRIC_SER_SYN_FORCE_FIRST_SYNC_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_force_first_sync_reg_field),
				fabric_ser_syn_force_first_sync_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_FORCE_SIGNAL_DETECT,
				FABRIC_SER_FORCE_SIGNAL_DETECT_OFFSET,
				FABRIC_SER_FORCE_SIGNAL_DETECT_MAX_INDEX,
				FABRIC_SER_FORCE_SIGNAL_DETECT_ENTRY_SIZE,
				NUM_OF(fabric_ser_force_signal_detect_reg_field),
				fabric_ser_force_signal_detect_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SOFT_RESET_LTX,
				FABRIC_SER_SOFT_RESET_LTX_OFFSET,
				FABRIC_SER_SOFT_RESET_LTX_MAX_INDEX,
				FABRIC_SER_SOFT_RESET_LTX_ENTRY_SIZE,
				NUM_OF(fabric_ser_soft_reset_ltx_reg_field),
				fabric_ser_soft_reset_ltx_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SOFT_RESET_LRX,
				FABRIC_SER_SOFT_RESET_LRX_OFFSET,
				FABRIC_SER_SOFT_RESET_LRX_MAX_INDEX,
				FABRIC_SER_SOFT_RESET_LRX_ENTRY_SIZE,
				NUM_OF(fabric_ser_soft_reset_lrx_reg_field),
				fabric_ser_soft_reset_lrx_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SOFT_RESET_SYN,
				FABRIC_SER_SOFT_RESET_SYN_OFFSET,
				FABRIC_SER_SOFT_RESET_SYN_MAX_INDEX,
				FABRIC_SER_SOFT_RESET_SYN_ENTRY_SIZE,
				NUM_OF(fabric_ser_soft_reset_syn_reg_field),
				fabric_ser_soft_reset_syn_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_POP_THRESHOLD,
				FABRIC_SER_LTX_POP_THRESHOLD_OFFSET,
				FABRIC_SER_LTX_POP_THRESHOLD_MAX_INDEX,
				FABRIC_SER_LTX_POP_THRESHOLD_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_pop_threshold_reg_field),
				fabric_ser_ltx_pop_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_IDLE_SYMBOL2,
				FABRIC_SER_LTX_IDLE_SYMBOL2_OFFSET,
				FABRIC_SER_LTX_IDLE_SYMBOL2_MAX_INDEX,
				FABRIC_SER_LTX_IDLE_SYMBOL2_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_idle_symbol2_reg_field),
				fabric_ser_ltx_idle_symbol2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_USE_PRBS7,
				FABRIC_SER_LTX_USE_PRBS7_OFFSET,
				FABRIC_SER_LTX_USE_PRBS7_MAX_INDEX,
				FABRIC_SER_LTX_USE_PRBS7_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_use_prbs7_reg_field),
				fabric_ser_ltx_use_prbs7_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_TEST_PATTERN,
				FABRIC_SER_LTX_TEST_PATTERN_OFFSET,
				FABRIC_SER_LTX_TEST_PATTERN_MAX_INDEX,
				FABRIC_SER_LTX_TEST_PATTERN_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_test_pattern_reg_field),
				fabric_ser_ltx_test_pattern_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT,
				FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_OFFSET,
				FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_MAX_INDEX,
				FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_cell_boundary_idle_cnt_reg_field),
				fabric_ser_lrx_cell_boundary_idle_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE,
				FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_OFFSET,
				FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_MAX_INDEX,
				FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_sig_det_active_value_reg_field),
				fabric_ser_lrx_sig_det_active_value_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LTX_FSM_STATE,
				FABRIC_SER_LTX_FSM_STATE_OFFSET,
				FABRIC_SER_LTX_FSM_STATE_MAX_INDEX,
				FABRIC_SER_LTX_FSM_STATE_ENTRY_SIZE,
				NUM_OF(fabric_ser_ltx_fsm_state_reg_field),
				fabric_ser_ltx_fsm_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_LRX_FSM_STATE,
				FABRIC_SER_LRX_FSM_STATE_OFFSET,
				FABRIC_SER_LRX_FSM_STATE_MAX_INDEX,
				FABRIC_SER_LRX_FSM_STATE_ENTRY_SIZE,
				NUM_OF(fabric_ser_lrx_fsm_state_reg_field),
				fabric_ser_lrx_fsm_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_INTERRUPT,
				FABRIC_SER_INTERRUPT_OFFSET,
				FABRIC_SER_INTERRUPT_MAX_INDEX,
				FABRIC_SER_INTERRUPT_ENTRY_SIZE,
				NUM_OF(fabric_ser_interrupt_reg_field),
				fabric_ser_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SER_SYN_RECEIVED_COUNT,
				FABRIC_SER_SYN_RECEIVED_COUNT_OFFSET,
				FABRIC_SER_SYN_RECEIVED_COUNT_MAX_INDEX,
				FABRIC_SER_SYN_RECEIVED_COUNT_ENTRY_SIZE,
				NUM_OF(fabric_ser_syn_received_count_reg_field),
				fabric_ser_syn_received_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TO_DSF_LINK_STATUS,
				TO_DSF_LINK_STATUS_OFFSET,
				TO_DSF_LINK_STATUS_MAX_INDEX,
				TO_DSF_LINK_STATUS_ENTRY_SIZE,
				NUM_OF(to_dsf_link_status_reg_field),
				to_dsf_link_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_CHAN_CTRL,
				FABRIC_VOQ_CHAN_CTRL_OFFSET,
				FABRIC_VOQ_CHAN_CTRL_MAX_INDEX,
				FABRIC_VOQ_CHAN_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_voq_chan_ctrl_reg_field),
				fabric_voq_chan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_FREE_CELL_CTRL,
				FABRIC_VOQ_FREE_CELL_CTRL_OFFSET,
				FABRIC_VOQ_FREE_CELL_CTRL_MAX_INDEX,
				FABRIC_VOQ_FREE_CELL_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_voq_free_cell_ctrl_reg_field),
				fabric_voq_free_cell_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_CELL_TABLE_CTRL,
				FABRIC_VOQ_CELL_TABLE_CTRL_OFFSET,
				FABRIC_VOQ_CELL_TABLE_CTRL_MAX_INDEX,
				FABRIC_VOQ_CELL_TABLE_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_voq_cell_table_ctrl_reg_field),
				fabric_voq_cell_table_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_CELL_BUFFER_CTRL,
				FABRIC_VOQ_CELL_BUFFER_CTRL_OFFSET,
				FABRIC_VOQ_CELL_BUFFER_CTRL_MAX_INDEX,
				FABRIC_VOQ_CELL_BUFFER_CTRL_ENTRY_SIZE,
				NUM_OF(fabric_voq_cell_buffer_ctrl_reg_field),
				fabric_voq_cell_buffer_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_CELL_STATS,
				FABRIC_VOQ_CELL_STATS_OFFSET,
				FABRIC_VOQ_CELL_STATS_MAX_INDEX,
				FABRIC_VOQ_CELL_STATS_ENTRY_SIZE,
				NUM_OF(fabric_voq_cell_stats_reg_field),
				fabric_voq_cell_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_PKT_STATS,
				FABRIC_VOQ_PKT_STATS_OFFSET,
				FABRIC_VOQ_PKT_STATS_MAX_INDEX,
				FABRIC_VOQ_PKT_STATS_ENTRY_SIZE,
				NUM_OF(fabric_voq_pkt_stats_reg_field),
				fabric_voq_pkt_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_VOQ_INTERRUPT,
				FABRIC_VOQ_INTERRUPT_OFFSET,
				FABRIC_VOQ_INTERRUPT_MAX_INDEX,
				FABRIC_VOQ_INTERRUPT_ENTRY_SIZE,
				NUM_OF(fabric_voq_interrupt_reg_field),
				fabric_voq_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC0_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_mac_mode_reg_field),
                gmac0_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC0_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac0_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC0_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac0_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_pre_length_reg_field),
                gmac0_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_pkt_length_reg_field),
                gmac0_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC0_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_interrupt_reg_field),
                gmac0_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac0_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac0_gmacwrapper_gmac_vlan_type_reg_field),
                gmac0_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PCS_CONFIG1,
                GMAC0_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC0_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_pcs_config1_reg_field),
                gmac0_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PCS_CONFIG2,
                GMAC0_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC0_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_pcs_config2_reg_field),
                gmac0_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PRBS_CFG,
                GMAC0_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC0_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_prbs_cfg_reg_field),
                gmac0_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PRBS_ERR_CNT,
                GMAC0_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC0_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_prbs_err_cnt_reg_field),
                gmac0_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_8_B10B_ERR_CNT,
                GMAC0_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC0_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_8_b10b_err_cnt_reg_field),
                gmac0_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PCS_STATUS,
                GMAC0_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC0_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_pcs_status_reg_field),
                gmac0_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PCS_SOFT_RST,
                GMAC0_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC0_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_pcs_soft_rst_reg_field),
                gmac0_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_CLK_DIVIDER,
                GMAC0_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC0_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_clk_divider_reg_field),
                gmac0_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_OAM_TEST_MASTER_CFG,
                GMAC0_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC0_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_oam_test_master_cfg_reg_field),
                gmac0_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC0_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC0_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_oam_test_slave_cfg_reg_field),
                gmac0_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PTP_EN,
                GMAC0_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC0_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_ptp_en_reg_field),
                gmac0_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC0_GMAC_PTP_STATUS,
                GMAC0_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC0_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac0_gmac_ptp_status_reg_field),
                gmac0_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC1_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_mac_mode_reg_field),
                gmac1_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC1_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac1_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC1_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac1_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_pre_length_reg_field),
                gmac1_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_pkt_length_reg_field),
                gmac1_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC1_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_interrupt_reg_field),
                gmac1_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac1_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac1_gmacwrapper_gmac_vlan_type_reg_field),
                gmac1_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PCS_CONFIG1,
                GMAC1_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC1_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_pcs_config1_reg_field),
                gmac1_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PCS_CONFIG2,
                GMAC1_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC1_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_pcs_config2_reg_field),
                gmac1_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PRBS_CFG,
                GMAC1_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC1_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_prbs_cfg_reg_field),
                gmac1_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PRBS_ERR_CNT,
                GMAC1_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC1_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_prbs_err_cnt_reg_field),
                gmac1_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_8_B10B_ERR_CNT,
                GMAC1_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC1_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_8_b10b_err_cnt_reg_field),
                gmac1_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PCS_STATUS,
                GMAC1_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC1_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_pcs_status_reg_field),
                gmac1_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PCS_SOFT_RST,
                GMAC1_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC1_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_pcs_soft_rst_reg_field),
                gmac1_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_CLK_DIVIDER,
                GMAC1_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC1_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_clk_divider_reg_field),
                gmac1_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_OAM_TEST_MASTER_CFG,
                GMAC1_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC1_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_oam_test_master_cfg_reg_field),
                gmac1_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC1_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC1_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_oam_test_slave_cfg_reg_field),
                gmac1_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PTP_EN,
                GMAC1_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC1_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_ptp_en_reg_field),
                gmac1_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC1_GMAC_PTP_STATUS,
                GMAC1_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC1_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac1_gmac_ptp_status_reg_field),
                gmac1_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC2_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_mac_mode_reg_field),
                gmac2_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC2_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac2_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC2_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac2_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_pre_length_reg_field),
                gmac2_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_pkt_length_reg_field),
                gmac2_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC2_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_interrupt_reg_field),
                gmac2_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac2_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac2_gmacwrapper_gmac_vlan_type_reg_field),
                gmac2_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PCS_CONFIG1,
                GMAC2_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC2_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_pcs_config1_reg_field),
                gmac2_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PCS_CONFIG2,
                GMAC2_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC2_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_pcs_config2_reg_field),
                gmac2_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PRBS_CFG,
                GMAC2_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC2_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_prbs_cfg_reg_field),
                gmac2_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PRBS_ERR_CNT,
                GMAC2_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC2_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_prbs_err_cnt_reg_field),
                gmac2_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_8_B10B_ERR_CNT,
                GMAC2_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC2_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_8_b10b_err_cnt_reg_field),
                gmac2_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PCS_STATUS,
                GMAC2_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC2_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_pcs_status_reg_field),
                gmac2_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PCS_SOFT_RST,
                GMAC2_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC2_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_pcs_soft_rst_reg_field),
                gmac2_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_CLK_DIVIDER,
                GMAC2_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC2_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_clk_divider_reg_field),
                gmac2_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_OAM_TEST_MASTER_CFG,
                GMAC2_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC2_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_oam_test_master_cfg_reg_field),
                gmac2_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC2_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC2_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_oam_test_slave_cfg_reg_field),
                gmac2_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PTP_EN,
                GMAC2_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC2_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_ptp_en_reg_field),
                gmac2_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC2_GMAC_PTP_STATUS,
                GMAC2_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC2_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac2_gmac_ptp_status_reg_field),
                gmac2_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC3_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_mac_mode_reg_field),
                gmac3_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC3_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac3_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC3_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac3_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_pre_length_reg_field),
                gmac3_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_pkt_length_reg_field),
                gmac3_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC3_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_interrupt_reg_field),
                gmac3_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac3_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac3_gmacwrapper_gmac_vlan_type_reg_field),
                gmac3_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PCS_CONFIG1,
                GMAC3_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC3_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_pcs_config1_reg_field),
                gmac3_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PCS_CONFIG2,
                GMAC3_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC3_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_pcs_config2_reg_field),
                gmac3_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PRBS_CFG,
                GMAC3_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC3_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_prbs_cfg_reg_field),
                gmac3_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PRBS_ERR_CNT,
                GMAC3_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC3_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_prbs_err_cnt_reg_field),
                gmac3_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_8_B10B_ERR_CNT,
                GMAC3_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC3_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_8_b10b_err_cnt_reg_field),
                gmac3_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PCS_STATUS,
                GMAC3_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC3_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_pcs_status_reg_field),
                gmac3_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PCS_SOFT_RST,
                GMAC3_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC3_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_pcs_soft_rst_reg_field),
                gmac3_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_CLK_DIVIDER,
                GMAC3_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC3_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_clk_divider_reg_field),
                gmac3_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_OAM_TEST_MASTER_CFG,
                GMAC3_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC3_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_oam_test_master_cfg_reg_field),
                gmac3_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC3_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC3_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_oam_test_slave_cfg_reg_field),
                gmac3_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PTP_EN,
                GMAC3_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC3_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_ptp_en_reg_field),
                gmac3_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC3_GMAC_PTP_STATUS,
                GMAC3_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC3_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac3_gmac_ptp_status_reg_field),
                gmac3_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC4_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_mac_mode_reg_field),
                gmac4_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC4_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac4_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC4_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac4_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_pre_length_reg_field),
                gmac4_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_pkt_length_reg_field),
                gmac4_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC4_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_interrupt_reg_field),
                gmac4_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac4_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac4_gmacwrapper_gmac_vlan_type_reg_field),
                gmac4_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PCS_CONFIG1,
                GMAC4_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC4_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_pcs_config1_reg_field),
                gmac4_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PCS_CONFIG2,
                GMAC4_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC4_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_pcs_config2_reg_field),
                gmac4_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PRBS_CFG,
                GMAC4_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC4_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_prbs_cfg_reg_field),
                gmac4_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PRBS_ERR_CNT,
                GMAC4_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC4_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_prbs_err_cnt_reg_field),
                gmac4_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_8_B10B_ERR_CNT,
                GMAC4_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC4_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_8_b10b_err_cnt_reg_field),
                gmac4_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PCS_STATUS,
                GMAC4_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC4_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_pcs_status_reg_field),
                gmac4_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PCS_SOFT_RST,
                GMAC4_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC4_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_pcs_soft_rst_reg_field),
                gmac4_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_CLK_DIVIDER,
                GMAC4_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC4_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_clk_divider_reg_field),
                gmac4_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_OAM_TEST_MASTER_CFG,
                GMAC4_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC4_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_oam_test_master_cfg_reg_field),
                gmac4_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC4_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC4_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_oam_test_slave_cfg_reg_field),
                gmac4_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PTP_EN,
                GMAC4_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC4_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_ptp_en_reg_field),
                gmac4_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC4_GMAC_PTP_STATUS,
                GMAC4_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC4_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac4_gmac_ptp_status_reg_field),
                gmac4_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC5_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_mac_mode_reg_field),
                gmac5_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC5_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac5_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC5_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac5_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_pre_length_reg_field),
                gmac5_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_pkt_length_reg_field),
                gmac5_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC5_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_interrupt_reg_field),
                gmac5_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac5_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac5_gmacwrapper_gmac_vlan_type_reg_field),
                gmac5_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PCS_CONFIG1,
                GMAC5_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC5_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_pcs_config1_reg_field),
                gmac5_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PCS_CONFIG2,
                GMAC5_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC5_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_pcs_config2_reg_field),
                gmac5_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PRBS_CFG,
                GMAC5_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC5_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_prbs_cfg_reg_field),
                gmac5_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PRBS_ERR_CNT,
                GMAC5_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC5_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_prbs_err_cnt_reg_field),
                gmac5_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_8_B10B_ERR_CNT,
                GMAC5_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC5_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_8_b10b_err_cnt_reg_field),
                gmac5_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PCS_STATUS,
                GMAC5_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC5_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_pcs_status_reg_field),
                gmac5_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PCS_SOFT_RST,
                GMAC5_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC5_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_pcs_soft_rst_reg_field),
                gmac5_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_CLK_DIVIDER,
                GMAC5_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC5_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_clk_divider_reg_field),
                gmac5_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_OAM_TEST_MASTER_CFG,
                GMAC5_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC5_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_oam_test_master_cfg_reg_field),
                gmac5_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC5_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC5_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_oam_test_slave_cfg_reg_field),
                gmac5_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PTP_EN,
                GMAC5_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC5_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_ptp_en_reg_field),
                gmac5_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC5_GMAC_PTP_STATUS,
                GMAC5_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC5_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac5_gmac_ptp_status_reg_field),
                gmac5_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC6_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_mac_mode_reg_field),
                gmac6_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC6_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac6_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC6_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac6_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_pre_length_reg_field),
                gmac6_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_pkt_length_reg_field),
                gmac6_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC6_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_interrupt_reg_field),
                gmac6_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac6_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac6_gmacwrapper_gmac_vlan_type_reg_field),
                gmac6_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PCS_CONFIG1,
                GMAC6_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC6_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_pcs_config1_reg_field),
                gmac6_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PCS_CONFIG2,
                GMAC6_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC6_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_pcs_config2_reg_field),
                gmac6_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PRBS_CFG,
                GMAC6_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC6_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_prbs_cfg_reg_field),
                gmac6_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PRBS_ERR_CNT,
                GMAC6_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC6_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_prbs_err_cnt_reg_field),
                gmac6_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_8_B10B_ERR_CNT,
                GMAC6_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC6_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_8_b10b_err_cnt_reg_field),
                gmac6_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PCS_STATUS,
                GMAC6_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC6_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_pcs_status_reg_field),
                gmac6_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PCS_SOFT_RST,
                GMAC6_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC6_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_pcs_soft_rst_reg_field),
                gmac6_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_CLK_DIVIDER,
                GMAC6_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC6_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_clk_divider_reg_field),
                gmac6_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_OAM_TEST_MASTER_CFG,
                GMAC6_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC6_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_oam_test_master_cfg_reg_field),
                gmac6_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC6_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC6_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_oam_test_slave_cfg_reg_field),
                gmac6_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PTP_EN,
                GMAC6_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC6_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_ptp_en_reg_field),
                gmac6_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC6_GMAC_PTP_STATUS,
                GMAC6_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC6_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac6_gmac_ptp_status_reg_field),
                gmac6_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC7_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_mac_mode_reg_field),
                gmac7_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC7_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac7_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC7_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac7_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_pre_length_reg_field),
                gmac7_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_pkt_length_reg_field),
                gmac7_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC7_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_interrupt_reg_field),
                gmac7_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac7_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac7_gmacwrapper_gmac_vlan_type_reg_field),
                gmac7_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PCS_CONFIG1,
                GMAC7_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC7_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_pcs_config1_reg_field),
                gmac7_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PCS_CONFIG2,
                GMAC7_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC7_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_pcs_config2_reg_field),
                gmac7_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PRBS_CFG,
                GMAC7_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC7_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_prbs_cfg_reg_field),
                gmac7_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PRBS_ERR_CNT,
                GMAC7_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC7_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_prbs_err_cnt_reg_field),
                gmac7_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_8_B10B_ERR_CNT,
                GMAC7_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC7_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_8_b10b_err_cnt_reg_field),
                gmac7_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PCS_STATUS,
                GMAC7_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC7_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_pcs_status_reg_field),
                gmac7_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PCS_SOFT_RST,
                GMAC7_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC7_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_pcs_soft_rst_reg_field),
                gmac7_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_CLK_DIVIDER,
                GMAC7_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC7_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_clk_divider_reg_field),
                gmac7_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_OAM_TEST_MASTER_CFG,
                GMAC7_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC7_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_oam_test_master_cfg_reg_field),
                gmac7_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC7_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC7_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_oam_test_slave_cfg_reg_field),
                gmac7_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PTP_EN,
                GMAC7_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC7_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_ptp_en_reg_field),
                gmac7_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC7_GMAC_PTP_STATUS,
                GMAC7_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC7_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac7_gmac_ptp_status_reg_field),
                gmac7_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC8_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_mac_mode_reg_field),
                gmac8_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC8_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac8_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC8_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac8_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_pre_length_reg_field),
                gmac8_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_pkt_length_reg_field),
                gmac8_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC8_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_interrupt_reg_field),
                gmac8_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac8_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac8_gmacwrapper_gmac_vlan_type_reg_field),
                gmac8_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PCS_CONFIG1,
                GMAC8_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC8_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_pcs_config1_reg_field),
                gmac8_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PCS_CONFIG2,
                GMAC8_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC8_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_pcs_config2_reg_field),
                gmac8_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PRBS_CFG,
                GMAC8_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC8_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_prbs_cfg_reg_field),
                gmac8_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PRBS_ERR_CNT,
                GMAC8_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC8_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_prbs_err_cnt_reg_field),
                gmac8_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_8_B10B_ERR_CNT,
                GMAC8_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC8_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_8_b10b_err_cnt_reg_field),
                gmac8_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PCS_STATUS,
                GMAC8_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC8_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_pcs_status_reg_field),
                gmac8_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PCS_SOFT_RST,
                GMAC8_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC8_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_pcs_soft_rst_reg_field),
                gmac8_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_CLK_DIVIDER,
                GMAC8_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC8_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_clk_divider_reg_field),
                gmac8_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_OAM_TEST_MASTER_CFG,
                GMAC8_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC8_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_oam_test_master_cfg_reg_field),
                gmac8_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC8_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC8_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_oam_test_slave_cfg_reg_field),
                gmac8_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PTP_EN,
                GMAC8_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC8_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_ptp_en_reg_field),
                gmac8_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC8_GMAC_PTP_STATUS,
                GMAC8_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC8_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac8_gmac_ptp_status_reg_field),
                gmac8_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC9_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_mac_mode_reg_field),
                gmac9_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC9_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac9_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC9_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac9_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_pre_length_reg_field),
                gmac9_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_pkt_length_reg_field),
                gmac9_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC9_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_interrupt_reg_field),
                gmac9_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac9_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac9_gmacwrapper_gmac_vlan_type_reg_field),
                gmac9_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PCS_CONFIG1,
                GMAC9_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC9_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_pcs_config1_reg_field),
                gmac9_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PCS_CONFIG2,
                GMAC9_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC9_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_pcs_config2_reg_field),
                gmac9_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PRBS_CFG,
                GMAC9_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC9_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_prbs_cfg_reg_field),
                gmac9_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PRBS_ERR_CNT,
                GMAC9_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC9_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_prbs_err_cnt_reg_field),
                gmac9_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_8_B10B_ERR_CNT,
                GMAC9_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC9_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_8_b10b_err_cnt_reg_field),
                gmac9_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PCS_STATUS,
                GMAC9_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC9_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_pcs_status_reg_field),
                gmac9_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PCS_SOFT_RST,
                GMAC9_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC9_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_pcs_soft_rst_reg_field),
                gmac9_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_CLK_DIVIDER,
                GMAC9_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC9_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_clk_divider_reg_field),
                gmac9_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_OAM_TEST_MASTER_CFG,
                GMAC9_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC9_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_oam_test_master_cfg_reg_field),
                gmac9_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC9_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC9_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_oam_test_slave_cfg_reg_field),
                gmac9_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PTP_EN,
                GMAC9_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC9_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_ptp_en_reg_field),
                gmac9_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC9_GMAC_PTP_STATUS,
                GMAC9_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC9_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac9_gmac_ptp_status_reg_field),
                gmac9_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC10_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_mac_mode_reg_field),
                gmac10_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC10_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac10_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC10_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac10_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_pre_length_reg_field),
                gmac10_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_pkt_length_reg_field),
                gmac10_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC10_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_interrupt_reg_field),
                gmac10_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac10_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac10_gmacwrapper_gmac_vlan_type_reg_field),
                gmac10_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PCS_CONFIG1,
                GMAC10_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC10_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_pcs_config1_reg_field),
                gmac10_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PCS_CONFIG2,
                GMAC10_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC10_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_pcs_config2_reg_field),
                gmac10_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PRBS_CFG,
                GMAC10_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC10_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_prbs_cfg_reg_field),
                gmac10_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PRBS_ERR_CNT,
                GMAC10_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC10_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_prbs_err_cnt_reg_field),
                gmac10_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_8_B10B_ERR_CNT,
                GMAC10_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC10_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_8_b10b_err_cnt_reg_field),
                gmac10_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PCS_STATUS,
                GMAC10_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC10_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_pcs_status_reg_field),
                gmac10_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PCS_SOFT_RST,
                GMAC10_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC10_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_pcs_soft_rst_reg_field),
                gmac10_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_CLK_DIVIDER,
                GMAC10_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC10_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_clk_divider_reg_field),
                gmac10_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_OAM_TEST_MASTER_CFG,
                GMAC10_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC10_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_oam_test_master_cfg_reg_field),
                gmac10_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC10_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC10_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_oam_test_slave_cfg_reg_field),
                gmac10_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PTP_EN,
                GMAC10_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC10_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_ptp_en_reg_field),
                gmac10_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC10_GMAC_PTP_STATUS,
                GMAC10_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC10_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac10_gmac_ptp_status_reg_field),
                gmac10_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC11_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_mac_mode_reg_field),
                gmac11_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC11_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac11_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC11_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac11_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_pre_length_reg_field),
                gmac11_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_pkt_length_reg_field),
                gmac11_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC11_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_interrupt_reg_field),
                gmac11_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac11_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac11_gmacwrapper_gmac_vlan_type_reg_field),
                gmac11_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PCS_CONFIG1,
                GMAC11_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC11_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_pcs_config1_reg_field),
                gmac11_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PCS_CONFIG2,
                GMAC11_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC11_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_pcs_config2_reg_field),
                gmac11_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PRBS_CFG,
                GMAC11_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC11_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_prbs_cfg_reg_field),
                gmac11_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PRBS_ERR_CNT,
                GMAC11_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC11_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_prbs_err_cnt_reg_field),
                gmac11_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_8_B10B_ERR_CNT,
                GMAC11_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC11_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_8_b10b_err_cnt_reg_field),
                gmac11_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PCS_STATUS,
                GMAC11_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC11_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_pcs_status_reg_field),
                gmac11_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PCS_SOFT_RST,
                GMAC11_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC11_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_pcs_soft_rst_reg_field),
                gmac11_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_CLK_DIVIDER,
                GMAC11_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC11_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_clk_divider_reg_field),
                gmac11_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_OAM_TEST_MASTER_CFG,
                GMAC11_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC11_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_oam_test_master_cfg_reg_field),
                gmac11_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC11_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC11_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_oam_test_slave_cfg_reg_field),
                gmac11_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PTP_EN,
                GMAC11_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC11_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_ptp_en_reg_field),
                gmac11_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC11_GMAC_PTP_STATUS,
                GMAC11_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC11_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac11_gmac_ptp_status_reg_field),
                gmac11_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC12_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_mac_mode_reg_field),
                gmac12_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC12_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac12_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC12_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac12_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_pre_length_reg_field),
                gmac12_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_pkt_length_reg_field),
                gmac12_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC12_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_interrupt_reg_field),
                gmac12_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac12_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac12_gmacwrapper_gmac_vlan_type_reg_field),
                gmac12_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PCS_CONFIG1,
                GMAC12_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC12_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_pcs_config1_reg_field),
                gmac12_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PCS_CONFIG2,
                GMAC12_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC12_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_pcs_config2_reg_field),
                gmac12_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PRBS_CFG,
                GMAC12_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC12_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_prbs_cfg_reg_field),
                gmac12_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PRBS_ERR_CNT,
                GMAC12_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC12_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_prbs_err_cnt_reg_field),
                gmac12_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_8_B10B_ERR_CNT,
                GMAC12_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC12_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_8_b10b_err_cnt_reg_field),
                gmac12_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PCS_STATUS,
                GMAC12_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC12_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_pcs_status_reg_field),
                gmac12_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PCS_SOFT_RST,
                GMAC12_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC12_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_pcs_soft_rst_reg_field),
                gmac12_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_CLK_DIVIDER,
                GMAC12_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC12_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_clk_divider_reg_field),
                gmac12_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_OAM_TEST_MASTER_CFG,
                GMAC12_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC12_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_oam_test_master_cfg_reg_field),
                gmac12_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC12_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC12_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_oam_test_slave_cfg_reg_field),
                gmac12_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PTP_EN,
                GMAC12_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC12_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_ptp_en_reg_field),
                gmac12_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC12_GMAC_PTP_STATUS,
                GMAC12_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC12_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac12_gmac_ptp_status_reg_field),
                gmac12_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC13_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_mac_mode_reg_field),
                gmac13_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC13_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac13_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC13_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac13_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_pre_length_reg_field),
                gmac13_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_pkt_length_reg_field),
                gmac13_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC13_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_interrupt_reg_field),
                gmac13_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac13_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac13_gmacwrapper_gmac_vlan_type_reg_field),
                gmac13_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PCS_CONFIG1,
                GMAC13_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC13_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_pcs_config1_reg_field),
                gmac13_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PCS_CONFIG2,
                GMAC13_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC13_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_pcs_config2_reg_field),
                gmac13_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PRBS_CFG,
                GMAC13_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC13_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_prbs_cfg_reg_field),
                gmac13_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PRBS_ERR_CNT,
                GMAC13_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC13_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_prbs_err_cnt_reg_field),
                gmac13_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_8_B10B_ERR_CNT,
                GMAC13_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC13_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_8_b10b_err_cnt_reg_field),
                gmac13_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PCS_STATUS,
                GMAC13_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC13_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_pcs_status_reg_field),
                gmac13_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PCS_SOFT_RST,
                GMAC13_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC13_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_pcs_soft_rst_reg_field),
                gmac13_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_CLK_DIVIDER,
                GMAC13_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC13_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_clk_divider_reg_field),
                gmac13_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_OAM_TEST_MASTER_CFG,
                GMAC13_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC13_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_oam_test_master_cfg_reg_field),
                gmac13_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC13_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC13_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_oam_test_slave_cfg_reg_field),
                gmac13_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PTP_EN,
                GMAC13_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC13_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_ptp_en_reg_field),
                gmac13_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC13_GMAC_PTP_STATUS,
                GMAC13_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC13_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac13_gmac_ptp_status_reg_field),
                gmac13_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC14_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_mac_mode_reg_field),
                gmac14_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC14_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac14_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC14_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac14_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_pre_length_reg_field),
                gmac14_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_pkt_length_reg_field),
                gmac14_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC14_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_interrupt_reg_field),
                gmac14_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac14_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac14_gmacwrapper_gmac_vlan_type_reg_field),
                gmac14_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PCS_CONFIG1,
                GMAC14_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC14_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_pcs_config1_reg_field),
                gmac14_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PCS_CONFIG2,
                GMAC14_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC14_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_pcs_config2_reg_field),
                gmac14_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PRBS_CFG,
                GMAC14_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC14_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_prbs_cfg_reg_field),
                gmac14_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PRBS_ERR_CNT,
                GMAC14_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC14_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_prbs_err_cnt_reg_field),
                gmac14_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_8_B10B_ERR_CNT,
                GMAC14_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC14_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_8_b10b_err_cnt_reg_field),
                gmac14_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PCS_STATUS,
                GMAC14_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC14_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_pcs_status_reg_field),
                gmac14_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PCS_SOFT_RST,
                GMAC14_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC14_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_pcs_soft_rst_reg_field),
                gmac14_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_CLK_DIVIDER,
                GMAC14_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC14_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_clk_divider_reg_field),
                gmac14_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_OAM_TEST_MASTER_CFG,
                GMAC14_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC14_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_oam_test_master_cfg_reg_field),
                gmac14_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC14_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC14_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_oam_test_slave_cfg_reg_field),
                gmac14_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PTP_EN,
                GMAC14_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC14_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_ptp_en_reg_field),
                gmac14_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC14_GMAC_PTP_STATUS,
                GMAC14_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC14_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac14_gmac_ptp_status_reg_field),
                gmac14_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC15_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_mac_mode_reg_field),
                gmac15_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC15_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac15_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC15_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac15_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_pre_length_reg_field),
                gmac15_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_pkt_length_reg_field),
                gmac15_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC15_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_interrupt_reg_field),
                gmac15_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac15_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac15_gmacwrapper_gmac_vlan_type_reg_field),
                gmac15_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PCS_CONFIG1,
                GMAC15_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC15_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_pcs_config1_reg_field),
                gmac15_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PCS_CONFIG2,
                GMAC15_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC15_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_pcs_config2_reg_field),
                gmac15_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PRBS_CFG,
                GMAC15_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC15_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_prbs_cfg_reg_field),
                gmac15_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PRBS_ERR_CNT,
                GMAC15_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC15_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_prbs_err_cnt_reg_field),
                gmac15_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_8_B10B_ERR_CNT,
                GMAC15_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC15_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_8_b10b_err_cnt_reg_field),
                gmac15_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PCS_STATUS,
                GMAC15_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC15_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_pcs_status_reg_field),
                gmac15_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PCS_SOFT_RST,
                GMAC15_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC15_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_pcs_soft_rst_reg_field),
                gmac15_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_CLK_DIVIDER,
                GMAC15_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC15_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_clk_divider_reg_field),
                gmac15_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_OAM_TEST_MASTER_CFG,
                GMAC15_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC15_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_oam_test_master_cfg_reg_field),
                gmac15_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC15_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC15_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_oam_test_slave_cfg_reg_field),
                gmac15_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PTP_EN,
                GMAC15_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC15_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_ptp_en_reg_field),
                gmac15_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC15_GMAC_PTP_STATUS,
                GMAC15_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC15_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac15_gmac_ptp_status_reg_field),
                gmac15_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC16_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_mac_mode_reg_field),
                gmac16_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC16_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac16_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC16_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac16_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_pre_length_reg_field),
                gmac16_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_pkt_length_reg_field),
                gmac16_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC16_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_interrupt_reg_field),
                gmac16_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac16_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac16_gmacwrapper_gmac_vlan_type_reg_field),
                gmac16_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PCS_CONFIG1,
                GMAC16_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC16_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_pcs_config1_reg_field),
                gmac16_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PCS_CONFIG2,
                GMAC16_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC16_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_pcs_config2_reg_field),
                gmac16_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PRBS_CFG,
                GMAC16_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC16_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_prbs_cfg_reg_field),
                gmac16_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PRBS_ERR_CNT,
                GMAC16_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC16_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_prbs_err_cnt_reg_field),
                gmac16_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_8_B10B_ERR_CNT,
                GMAC16_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC16_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_8_b10b_err_cnt_reg_field),
                gmac16_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PCS_STATUS,
                GMAC16_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC16_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_pcs_status_reg_field),
                gmac16_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PCS_SOFT_RST,
                GMAC16_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC16_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_pcs_soft_rst_reg_field),
                gmac16_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_CLK_DIVIDER,
                GMAC16_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC16_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_clk_divider_reg_field),
                gmac16_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_OAM_TEST_MASTER_CFG,
                GMAC16_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC16_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_oam_test_master_cfg_reg_field),
                gmac16_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC16_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC16_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_oam_test_slave_cfg_reg_field),
                gmac16_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PTP_EN,
                GMAC16_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC16_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_ptp_en_reg_field),
                gmac16_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC16_GMAC_PTP_STATUS,
                GMAC16_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC16_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac16_gmac_ptp_status_reg_field),
                gmac16_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC17_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_mac_mode_reg_field),
                gmac17_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC17_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac17_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC17_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac17_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_pre_length_reg_field),
                gmac17_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_pkt_length_reg_field),
                gmac17_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC17_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_interrupt_reg_field),
                gmac17_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac17_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac17_gmacwrapper_gmac_vlan_type_reg_field),
                gmac17_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PCS_CONFIG1,
                GMAC17_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC17_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_pcs_config1_reg_field),
                gmac17_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PCS_CONFIG2,
                GMAC17_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC17_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_pcs_config2_reg_field),
                gmac17_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PRBS_CFG,
                GMAC17_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC17_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_prbs_cfg_reg_field),
                gmac17_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PRBS_ERR_CNT,
                GMAC17_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC17_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_prbs_err_cnt_reg_field),
                gmac17_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_8_B10B_ERR_CNT,
                GMAC17_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC17_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_8_b10b_err_cnt_reg_field),
                gmac17_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PCS_STATUS,
                GMAC17_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC17_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_pcs_status_reg_field),
                gmac17_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PCS_SOFT_RST,
                GMAC17_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC17_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_pcs_soft_rst_reg_field),
                gmac17_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_CLK_DIVIDER,
                GMAC17_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC17_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_clk_divider_reg_field),
                gmac17_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_OAM_TEST_MASTER_CFG,
                GMAC17_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC17_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_oam_test_master_cfg_reg_field),
                gmac17_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC17_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC17_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_oam_test_slave_cfg_reg_field),
                gmac17_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PTP_EN,
                GMAC17_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC17_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_ptp_en_reg_field),
                gmac17_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC17_GMAC_PTP_STATUS,
                GMAC17_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC17_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac17_gmac_ptp_status_reg_field),
                gmac17_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC18_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_mac_mode_reg_field),
                gmac18_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC18_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac18_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC18_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac18_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_pre_length_reg_field),
                gmac18_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_pkt_length_reg_field),
                gmac18_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC18_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_interrupt_reg_field),
                gmac18_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac18_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac18_gmacwrapper_gmac_vlan_type_reg_field),
                gmac18_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PCS_CONFIG1,
                GMAC18_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC18_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_pcs_config1_reg_field),
                gmac18_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PCS_CONFIG2,
                GMAC18_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC18_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_pcs_config2_reg_field),
                gmac18_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PRBS_CFG,
                GMAC18_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC18_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_prbs_cfg_reg_field),
                gmac18_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PRBS_ERR_CNT,
                GMAC18_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC18_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_prbs_err_cnt_reg_field),
                gmac18_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_8_B10B_ERR_CNT,
                GMAC18_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC18_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_8_b10b_err_cnt_reg_field),
                gmac18_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PCS_STATUS,
                GMAC18_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC18_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_pcs_status_reg_field),
                gmac18_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PCS_SOFT_RST,
                GMAC18_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC18_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_pcs_soft_rst_reg_field),
                gmac18_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_CLK_DIVIDER,
                GMAC18_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC18_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_clk_divider_reg_field),
                gmac18_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_OAM_TEST_MASTER_CFG,
                GMAC18_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC18_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_oam_test_master_cfg_reg_field),
                gmac18_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC18_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC18_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_oam_test_slave_cfg_reg_field),
                gmac18_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PTP_EN,
                GMAC18_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC18_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_ptp_en_reg_field),
                gmac18_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC18_GMAC_PTP_STATUS,
                GMAC18_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC18_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac18_gmac_ptp_status_reg_field),
                gmac18_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC19_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_mac_mode_reg_field),
                gmac19_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC19_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac19_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC19_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac19_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_pre_length_reg_field),
                gmac19_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_pkt_length_reg_field),
                gmac19_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC19_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_interrupt_reg_field),
                gmac19_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac19_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac19_gmacwrapper_gmac_vlan_type_reg_field),
                gmac19_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PCS_CONFIG1,
                GMAC19_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC19_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_pcs_config1_reg_field),
                gmac19_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PCS_CONFIG2,
                GMAC19_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC19_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_pcs_config2_reg_field),
                gmac19_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PRBS_CFG,
                GMAC19_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC19_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_prbs_cfg_reg_field),
                gmac19_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PRBS_ERR_CNT,
                GMAC19_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC19_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_prbs_err_cnt_reg_field),
                gmac19_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_8_B10B_ERR_CNT,
                GMAC19_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC19_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_8_b10b_err_cnt_reg_field),
                gmac19_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PCS_STATUS,
                GMAC19_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC19_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_pcs_status_reg_field),
                gmac19_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PCS_SOFT_RST,
                GMAC19_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC19_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_pcs_soft_rst_reg_field),
                gmac19_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_CLK_DIVIDER,
                GMAC19_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC19_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_clk_divider_reg_field),
                gmac19_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_OAM_TEST_MASTER_CFG,
                GMAC19_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC19_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_oam_test_master_cfg_reg_field),
                gmac19_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC19_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC19_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_oam_test_slave_cfg_reg_field),
                gmac19_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PTP_EN,
                GMAC19_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC19_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_ptp_en_reg_field),
                gmac19_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC19_GMAC_PTP_STATUS,
                GMAC19_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC19_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac19_gmac_ptp_status_reg_field),
                gmac19_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC20_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_mac_mode_reg_field),
                gmac20_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC20_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac20_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC20_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac20_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_pre_length_reg_field),
                gmac20_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_pkt_length_reg_field),
                gmac20_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC20_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_interrupt_reg_field),
                gmac20_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac20_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac20_gmacwrapper_gmac_vlan_type_reg_field),
                gmac20_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PCS_CONFIG1,
                GMAC20_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC20_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_pcs_config1_reg_field),
                gmac20_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PCS_CONFIG2,
                GMAC20_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC20_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_pcs_config2_reg_field),
                gmac20_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PRBS_CFG,
                GMAC20_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC20_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_prbs_cfg_reg_field),
                gmac20_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PRBS_ERR_CNT,
                GMAC20_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC20_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_prbs_err_cnt_reg_field),
                gmac20_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_8_B10B_ERR_CNT,
                GMAC20_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC20_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_8_b10b_err_cnt_reg_field),
                gmac20_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PCS_STATUS,
                GMAC20_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC20_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_pcs_status_reg_field),
                gmac20_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PCS_SOFT_RST,
                GMAC20_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC20_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_pcs_soft_rst_reg_field),
                gmac20_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_CLK_DIVIDER,
                GMAC20_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC20_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_clk_divider_reg_field),
                gmac20_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_OAM_TEST_MASTER_CFG,
                GMAC20_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC20_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_oam_test_master_cfg_reg_field),
                gmac20_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC20_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC20_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_oam_test_slave_cfg_reg_field),
                gmac20_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PTP_EN,
                GMAC20_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC20_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_ptp_en_reg_field),
                gmac20_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC20_GMAC_PTP_STATUS,
                GMAC20_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC20_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac20_gmac_ptp_status_reg_field),
                gmac20_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC21_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_mac_mode_reg_field),
                gmac21_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC21_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac21_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC21_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac21_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_pre_length_reg_field),
                gmac21_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_pkt_length_reg_field),
                gmac21_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC21_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_interrupt_reg_field),
                gmac21_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac21_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac21_gmacwrapper_gmac_vlan_type_reg_field),
                gmac21_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PCS_CONFIG1,
                GMAC21_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC21_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_pcs_config1_reg_field),
                gmac21_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PCS_CONFIG2,
                GMAC21_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC21_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_pcs_config2_reg_field),
                gmac21_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PRBS_CFG,
                GMAC21_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC21_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_prbs_cfg_reg_field),
                gmac21_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PRBS_ERR_CNT,
                GMAC21_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC21_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_prbs_err_cnt_reg_field),
                gmac21_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_8_B10B_ERR_CNT,
                GMAC21_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC21_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_8_b10b_err_cnt_reg_field),
                gmac21_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PCS_STATUS,
                GMAC21_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC21_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_pcs_status_reg_field),
                gmac21_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PCS_SOFT_RST,
                GMAC21_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC21_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_pcs_soft_rst_reg_field),
                gmac21_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_CLK_DIVIDER,
                GMAC21_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC21_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_clk_divider_reg_field),
                gmac21_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_OAM_TEST_MASTER_CFG,
                GMAC21_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC21_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_oam_test_master_cfg_reg_field),
                gmac21_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC21_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC21_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_oam_test_slave_cfg_reg_field),
                gmac21_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PTP_EN,
                GMAC21_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC21_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_ptp_en_reg_field),
                gmac21_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC21_GMAC_PTP_STATUS,
                GMAC21_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC21_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac21_gmac_ptp_status_reg_field),
                gmac21_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC22_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_mac_mode_reg_field),
                gmac22_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC22_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac22_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC22_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac22_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_pre_length_reg_field),
                gmac22_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_pkt_length_reg_field),
                gmac22_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC22_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_interrupt_reg_field),
                gmac22_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac22_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac22_gmacwrapper_gmac_vlan_type_reg_field),
                gmac22_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PCS_CONFIG1,
                GMAC22_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC22_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_pcs_config1_reg_field),
                gmac22_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PCS_CONFIG2,
                GMAC22_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC22_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_pcs_config2_reg_field),
                gmac22_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PRBS_CFG,
                GMAC22_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC22_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_prbs_cfg_reg_field),
                gmac22_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PRBS_ERR_CNT,
                GMAC22_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC22_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_prbs_err_cnt_reg_field),
                gmac22_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_8_B10B_ERR_CNT,
                GMAC22_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC22_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_8_b10b_err_cnt_reg_field),
                gmac22_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PCS_STATUS,
                GMAC22_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC22_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_pcs_status_reg_field),
                gmac22_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PCS_SOFT_RST,
                GMAC22_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC22_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_pcs_soft_rst_reg_field),
                gmac22_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_CLK_DIVIDER,
                GMAC22_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC22_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_clk_divider_reg_field),
                gmac22_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_OAM_TEST_MASTER_CFG,
                GMAC22_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC22_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_oam_test_master_cfg_reg_field),
                gmac22_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC22_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC22_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_oam_test_slave_cfg_reg_field),
                gmac22_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PTP_EN,
                GMAC22_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC22_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_ptp_en_reg_field),
                gmac22_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC22_GMAC_PTP_STATUS,
                GMAC22_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC22_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac22_gmac_ptp_status_reg_field),
                gmac22_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC23_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_mac_mode_reg_field),
                gmac23_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC23_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac23_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC23_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac23_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_pre_length_reg_field),
                gmac23_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_pkt_length_reg_field),
                gmac23_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC23_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_interrupt_reg_field),
                gmac23_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac23_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac23_gmacwrapper_gmac_vlan_type_reg_field),
                gmac23_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PCS_CONFIG1,
                GMAC23_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC23_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_pcs_config1_reg_field),
                gmac23_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PCS_CONFIG2,
                GMAC23_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC23_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_pcs_config2_reg_field),
                gmac23_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PRBS_CFG,
                GMAC23_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC23_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_prbs_cfg_reg_field),
                gmac23_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PRBS_ERR_CNT,
                GMAC23_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC23_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_prbs_err_cnt_reg_field),
                gmac23_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_8_B10B_ERR_CNT,
                GMAC23_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC23_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_8_b10b_err_cnt_reg_field),
                gmac23_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PCS_STATUS,
                GMAC23_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC23_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_pcs_status_reg_field),
                gmac23_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PCS_SOFT_RST,
                GMAC23_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC23_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_pcs_soft_rst_reg_field),
                gmac23_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_CLK_DIVIDER,
                GMAC23_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC23_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_clk_divider_reg_field),
                gmac23_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_OAM_TEST_MASTER_CFG,
                GMAC23_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC23_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_oam_test_master_cfg_reg_field),
                gmac23_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC23_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC23_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_oam_test_slave_cfg_reg_field),
                gmac23_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PTP_EN,
                GMAC23_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC23_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_ptp_en_reg_field),
                gmac23_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC23_GMAC_PTP_STATUS,
                GMAC23_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC23_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac23_gmac_ptp_status_reg_field),
                gmac23_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC24_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_mac_mode_reg_field),
                gmac24_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC24_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac24_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC24_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac24_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_pre_length_reg_field),
                gmac24_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_pkt_length_reg_field),
                gmac24_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC24_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_interrupt_reg_field),
                gmac24_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac24_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac24_gmacwrapper_gmac_vlan_type_reg_field),
                gmac24_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PCS_CONFIG1,
                GMAC24_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC24_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_pcs_config1_reg_field),
                gmac24_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PCS_CONFIG2,
                GMAC24_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC24_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_pcs_config2_reg_field),
                gmac24_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PRBS_CFG,
                GMAC24_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC24_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_prbs_cfg_reg_field),
                gmac24_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PRBS_ERR_CNT,
                GMAC24_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC24_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_prbs_err_cnt_reg_field),
                gmac24_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_8_B10B_ERR_CNT,
                GMAC24_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC24_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_8_b10b_err_cnt_reg_field),
                gmac24_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PCS_STATUS,
                GMAC24_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC24_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_pcs_status_reg_field),
                gmac24_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PCS_SOFT_RST,
                GMAC24_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC24_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_pcs_soft_rst_reg_field),
                gmac24_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_CLK_DIVIDER,
                GMAC24_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC24_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_clk_divider_reg_field),
                gmac24_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_OAM_TEST_MASTER_CFG,
                GMAC24_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC24_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_oam_test_master_cfg_reg_field),
                gmac24_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC24_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC24_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_oam_test_slave_cfg_reg_field),
                gmac24_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PTP_EN,
                GMAC24_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC24_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_ptp_en_reg_field),
                gmac24_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC24_GMAC_PTP_STATUS,
                GMAC24_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC24_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac24_gmac_ptp_status_reg_field),
                gmac24_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC25_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_mac_mode_reg_field),
                gmac25_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC25_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac25_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC25_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac25_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_pre_length_reg_field),
                gmac25_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_pkt_length_reg_field),
                gmac25_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC25_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_interrupt_reg_field),
                gmac25_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac25_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac25_gmacwrapper_gmac_vlan_type_reg_field),
                gmac25_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PCS_CONFIG1,
                GMAC25_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC25_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_pcs_config1_reg_field),
                gmac25_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PCS_CONFIG2,
                GMAC25_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC25_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_pcs_config2_reg_field),
                gmac25_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PRBS_CFG,
                GMAC25_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC25_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_prbs_cfg_reg_field),
                gmac25_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PRBS_ERR_CNT,
                GMAC25_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC25_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_prbs_err_cnt_reg_field),
                gmac25_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_8_B10B_ERR_CNT,
                GMAC25_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC25_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_8_b10b_err_cnt_reg_field),
                gmac25_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PCS_STATUS,
                GMAC25_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC25_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_pcs_status_reg_field),
                gmac25_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PCS_SOFT_RST,
                GMAC25_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC25_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_pcs_soft_rst_reg_field),
                gmac25_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_CLK_DIVIDER,
                GMAC25_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC25_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_clk_divider_reg_field),
                gmac25_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_OAM_TEST_MASTER_CFG,
                GMAC25_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC25_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_oam_test_master_cfg_reg_field),
                gmac25_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC25_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC25_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_oam_test_slave_cfg_reg_field),
                gmac25_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PTP_EN,
                GMAC25_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC25_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_ptp_en_reg_field),
                gmac25_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC25_GMAC_PTP_STATUS,
                GMAC25_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC25_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac25_gmac_ptp_status_reg_field),
                gmac25_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC26_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_mac_mode_reg_field),
                gmac26_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC26_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac26_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC26_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac26_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_pre_length_reg_field),
                gmac26_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_pkt_length_reg_field),
                gmac26_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC26_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_interrupt_reg_field),
                gmac26_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac26_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac26_gmacwrapper_gmac_vlan_type_reg_field),
                gmac26_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PCS_CONFIG1,
                GMAC26_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC26_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_pcs_config1_reg_field),
                gmac26_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PCS_CONFIG2,
                GMAC26_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC26_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_pcs_config2_reg_field),
                gmac26_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PRBS_CFG,
                GMAC26_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC26_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_prbs_cfg_reg_field),
                gmac26_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PRBS_ERR_CNT,
                GMAC26_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC26_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_prbs_err_cnt_reg_field),
                gmac26_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_8_B10B_ERR_CNT,
                GMAC26_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC26_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_8_b10b_err_cnt_reg_field),
                gmac26_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PCS_STATUS,
                GMAC26_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC26_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_pcs_status_reg_field),
                gmac26_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PCS_SOFT_RST,
                GMAC26_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC26_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_pcs_soft_rst_reg_field),
                gmac26_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_CLK_DIVIDER,
                GMAC26_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC26_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_clk_divider_reg_field),
                gmac26_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_OAM_TEST_MASTER_CFG,
                GMAC26_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC26_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_oam_test_master_cfg_reg_field),
                gmac26_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC26_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC26_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_oam_test_slave_cfg_reg_field),
                gmac26_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PTP_EN,
                GMAC26_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC26_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_ptp_en_reg_field),
                gmac26_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC26_GMAC_PTP_STATUS,
                GMAC26_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC26_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac26_gmac_ptp_status_reg_field),
                gmac26_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC27_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_mac_mode_reg_field),
                gmac27_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC27_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac27_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC27_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac27_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_pre_length_reg_field),
                gmac27_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_pkt_length_reg_field),
                gmac27_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC27_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_interrupt_reg_field),
                gmac27_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac27_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac27_gmacwrapper_gmac_vlan_type_reg_field),
                gmac27_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PCS_CONFIG1,
                GMAC27_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC27_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_pcs_config1_reg_field),
                gmac27_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PCS_CONFIG2,
                GMAC27_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC27_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_pcs_config2_reg_field),
                gmac27_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PRBS_CFG,
                GMAC27_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC27_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_prbs_cfg_reg_field),
                gmac27_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PRBS_ERR_CNT,
                GMAC27_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC27_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_prbs_err_cnt_reg_field),
                gmac27_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_8_B10B_ERR_CNT,
                GMAC27_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC27_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_8_b10b_err_cnt_reg_field),
                gmac27_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PCS_STATUS,
                GMAC27_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC27_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_pcs_status_reg_field),
                gmac27_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PCS_SOFT_RST,
                GMAC27_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC27_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_pcs_soft_rst_reg_field),
                gmac27_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_CLK_DIVIDER,
                GMAC27_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC27_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_clk_divider_reg_field),
                gmac27_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_OAM_TEST_MASTER_CFG,
                GMAC27_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC27_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_oam_test_master_cfg_reg_field),
                gmac27_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC27_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC27_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_oam_test_slave_cfg_reg_field),
                gmac27_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PTP_EN,
                GMAC27_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC27_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_ptp_en_reg_field),
                gmac27_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC27_GMAC_PTP_STATUS,
                GMAC27_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC27_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac27_gmac_ptp_status_reg_field),
                gmac27_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC28_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_mac_mode_reg_field),
                gmac28_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC28_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac28_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC28_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac28_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_pre_length_reg_field),
                gmac28_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_pkt_length_reg_field),
                gmac28_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC28_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_interrupt_reg_field),
                gmac28_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac28_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac28_gmacwrapper_gmac_vlan_type_reg_field),
                gmac28_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PCS_CONFIG1,
                GMAC28_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC28_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_pcs_config1_reg_field),
                gmac28_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PCS_CONFIG2,
                GMAC28_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC28_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_pcs_config2_reg_field),
                gmac28_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PRBS_CFG,
                GMAC28_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC28_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_prbs_cfg_reg_field),
                gmac28_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PRBS_ERR_CNT,
                GMAC28_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC28_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_prbs_err_cnt_reg_field),
                gmac28_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_8_B10B_ERR_CNT,
                GMAC28_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC28_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_8_b10b_err_cnt_reg_field),
                gmac28_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PCS_STATUS,
                GMAC28_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC28_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_pcs_status_reg_field),
                gmac28_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PCS_SOFT_RST,
                GMAC28_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC28_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_pcs_soft_rst_reg_field),
                gmac28_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_CLK_DIVIDER,
                GMAC28_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC28_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_clk_divider_reg_field),
                gmac28_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_OAM_TEST_MASTER_CFG,
                GMAC28_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC28_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_oam_test_master_cfg_reg_field),
                gmac28_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC28_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC28_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_oam_test_slave_cfg_reg_field),
                gmac28_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PTP_EN,
                GMAC28_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC28_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_ptp_en_reg_field),
                gmac28_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC28_GMAC_PTP_STATUS,
                GMAC28_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC28_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac28_gmac_ptp_status_reg_field),
                gmac28_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC29_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_mac_mode_reg_field),
                gmac29_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC29_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac29_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC29_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac29_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_pre_length_reg_field),
                gmac29_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_pkt_length_reg_field),
                gmac29_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC29_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_interrupt_reg_field),
                gmac29_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac29_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac29_gmacwrapper_gmac_vlan_type_reg_field),
                gmac29_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PCS_CONFIG1,
                GMAC29_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC29_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_pcs_config1_reg_field),
                gmac29_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PCS_CONFIG2,
                GMAC29_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC29_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_pcs_config2_reg_field),
                gmac29_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PRBS_CFG,
                GMAC29_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC29_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_prbs_cfg_reg_field),
                gmac29_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PRBS_ERR_CNT,
                GMAC29_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC29_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_prbs_err_cnt_reg_field),
                gmac29_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_8_B10B_ERR_CNT,
                GMAC29_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC29_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_8_b10b_err_cnt_reg_field),
                gmac29_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PCS_STATUS,
                GMAC29_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC29_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_pcs_status_reg_field),
                gmac29_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PCS_SOFT_RST,
                GMAC29_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC29_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_pcs_soft_rst_reg_field),
                gmac29_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_CLK_DIVIDER,
                GMAC29_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC29_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_clk_divider_reg_field),
                gmac29_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_OAM_TEST_MASTER_CFG,
                GMAC29_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC29_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_oam_test_master_cfg_reg_field),
                gmac29_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC29_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC29_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_oam_test_slave_cfg_reg_field),
                gmac29_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PTP_EN,
                GMAC29_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC29_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_ptp_en_reg_field),
                gmac29_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC29_GMAC_PTP_STATUS,
                GMAC29_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC29_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac29_gmac_ptp_status_reg_field),
                gmac29_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC30_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_mac_mode_reg_field),
                gmac30_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC30_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac30_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC30_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac30_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_pre_length_reg_field),
                gmac30_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_pkt_length_reg_field),
                gmac30_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC30_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_interrupt_reg_field),
                gmac30_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac30_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac30_gmacwrapper_gmac_vlan_type_reg_field),
                gmac30_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PCS_CONFIG1,
                GMAC30_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC30_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_pcs_config1_reg_field),
                gmac30_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PCS_CONFIG2,
                GMAC30_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC30_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_pcs_config2_reg_field),
                gmac30_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PRBS_CFG,
                GMAC30_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC30_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_prbs_cfg_reg_field),
                gmac30_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PRBS_ERR_CNT,
                GMAC30_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC30_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_prbs_err_cnt_reg_field),
                gmac30_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_8_B10B_ERR_CNT,
                GMAC30_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC30_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_8_b10b_err_cnt_reg_field),
                gmac30_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PCS_STATUS,
                GMAC30_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC30_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_pcs_status_reg_field),
                gmac30_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PCS_SOFT_RST,
                GMAC30_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC30_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_pcs_soft_rst_reg_field),
                gmac30_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_CLK_DIVIDER,
                GMAC30_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC30_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_clk_divider_reg_field),
                gmac30_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_OAM_TEST_MASTER_CFG,
                GMAC30_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC30_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_oam_test_master_cfg_reg_field),
                gmac30_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC30_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC30_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_oam_test_slave_cfg_reg_field),
                gmac30_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PTP_EN,
                GMAC30_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC30_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_ptp_en_reg_field),
                gmac30_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC30_GMAC_PTP_STATUS,
                GMAC30_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC30_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac30_gmac_ptp_status_reg_field),
                gmac30_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC31_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_mac_mode_reg_field),
                gmac31_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC31_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac31_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC31_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac31_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_pre_length_reg_field),
                gmac31_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_pkt_length_reg_field),
                gmac31_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC31_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_interrupt_reg_field),
                gmac31_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac31_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac31_gmacwrapper_gmac_vlan_type_reg_field),
                gmac31_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PCS_CONFIG1,
                GMAC31_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC31_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_pcs_config1_reg_field),
                gmac31_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PCS_CONFIG2,
                GMAC31_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC31_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_pcs_config2_reg_field),
                gmac31_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PRBS_CFG,
                GMAC31_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC31_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_prbs_cfg_reg_field),
                gmac31_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PRBS_ERR_CNT,
                GMAC31_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC31_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_prbs_err_cnt_reg_field),
                gmac31_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_8_B10B_ERR_CNT,
                GMAC31_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC31_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_8_b10b_err_cnt_reg_field),
                gmac31_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PCS_STATUS,
                GMAC31_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC31_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_pcs_status_reg_field),
                gmac31_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PCS_SOFT_RST,
                GMAC31_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC31_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_pcs_soft_rst_reg_field),
                gmac31_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_CLK_DIVIDER,
                GMAC31_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC31_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_clk_divider_reg_field),
                gmac31_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_OAM_TEST_MASTER_CFG,
                GMAC31_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC31_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_oam_test_master_cfg_reg_field),
                gmac31_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC31_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC31_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_oam_test_slave_cfg_reg_field),
                gmac31_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PTP_EN,
                GMAC31_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC31_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_ptp_en_reg_field),
                gmac31_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC31_GMAC_PTP_STATUS,
                GMAC31_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC31_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac31_gmac_ptp_status_reg_field),
                gmac31_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC32_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_mac_mode_reg_field),
                gmac32_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC32_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac32_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC32_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac32_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_pre_length_reg_field),
                gmac32_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_pkt_length_reg_field),
                gmac32_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC32_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_interrupt_reg_field),
                gmac32_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac32_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac32_gmacwrapper_gmac_vlan_type_reg_field),
                gmac32_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PCS_CONFIG1,
                GMAC32_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC32_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_pcs_config1_reg_field),
                gmac32_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PCS_CONFIG2,
                GMAC32_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC32_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_pcs_config2_reg_field),
                gmac32_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PRBS_CFG,
                GMAC32_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC32_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_prbs_cfg_reg_field),
                gmac32_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PRBS_ERR_CNT,
                GMAC32_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC32_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_prbs_err_cnt_reg_field),
                gmac32_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_8_B10B_ERR_CNT,
                GMAC32_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC32_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_8_b10b_err_cnt_reg_field),
                gmac32_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PCS_STATUS,
                GMAC32_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC32_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_pcs_status_reg_field),
                gmac32_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PCS_SOFT_RST,
                GMAC32_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC32_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_pcs_soft_rst_reg_field),
                gmac32_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_CLK_DIVIDER,
                GMAC32_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC32_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_clk_divider_reg_field),
                gmac32_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_OAM_TEST_MASTER_CFG,
                GMAC32_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC32_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_oam_test_master_cfg_reg_field),
                gmac32_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC32_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC32_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_oam_test_slave_cfg_reg_field),
                gmac32_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PTP_EN,
                GMAC32_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC32_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_ptp_en_reg_field),
                gmac32_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC32_GMAC_PTP_STATUS,
                GMAC32_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC32_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac32_gmac_ptp_status_reg_field),
                gmac32_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC33_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_mac_mode_reg_field),
                gmac33_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC33_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac33_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC33_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac33_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_pre_length_reg_field),
                gmac33_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_pkt_length_reg_field),
                gmac33_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC33_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_interrupt_reg_field),
                gmac33_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac33_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac33_gmacwrapper_gmac_vlan_type_reg_field),
                gmac33_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PCS_CONFIG1,
                GMAC33_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC33_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_pcs_config1_reg_field),
                gmac33_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PCS_CONFIG2,
                GMAC33_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC33_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_pcs_config2_reg_field),
                gmac33_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PRBS_CFG,
                GMAC33_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC33_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_prbs_cfg_reg_field),
                gmac33_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PRBS_ERR_CNT,
                GMAC33_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC33_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_prbs_err_cnt_reg_field),
                gmac33_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_8_B10B_ERR_CNT,
                GMAC33_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC33_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_8_b10b_err_cnt_reg_field),
                gmac33_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PCS_STATUS,
                GMAC33_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC33_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_pcs_status_reg_field),
                gmac33_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PCS_SOFT_RST,
                GMAC33_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC33_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_pcs_soft_rst_reg_field),
                gmac33_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_CLK_DIVIDER,
                GMAC33_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC33_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_clk_divider_reg_field),
                gmac33_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_OAM_TEST_MASTER_CFG,
                GMAC33_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC33_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_oam_test_master_cfg_reg_field),
                gmac33_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC33_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC33_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_oam_test_slave_cfg_reg_field),
                gmac33_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PTP_EN,
                GMAC33_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC33_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_ptp_en_reg_field),
                gmac33_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC33_GMAC_PTP_STATUS,
                GMAC33_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC33_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac33_gmac_ptp_status_reg_field),
                gmac33_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC34_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_mac_mode_reg_field),
                gmac34_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC34_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac34_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC34_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac34_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_pre_length_reg_field),
                gmac34_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_pkt_length_reg_field),
                gmac34_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC34_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_interrupt_reg_field),
                gmac34_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac34_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac34_gmacwrapper_gmac_vlan_type_reg_field),
                gmac34_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PCS_CONFIG1,
                GMAC34_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC34_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_pcs_config1_reg_field),
                gmac34_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PCS_CONFIG2,
                GMAC34_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC34_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_pcs_config2_reg_field),
                gmac34_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PRBS_CFG,
                GMAC34_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC34_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_prbs_cfg_reg_field),
                gmac34_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PRBS_ERR_CNT,
                GMAC34_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC34_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_prbs_err_cnt_reg_field),
                gmac34_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_8_B10B_ERR_CNT,
                GMAC34_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC34_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_8_b10b_err_cnt_reg_field),
                gmac34_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PCS_STATUS,
                GMAC34_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC34_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_pcs_status_reg_field),
                gmac34_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PCS_SOFT_RST,
                GMAC34_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC34_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_pcs_soft_rst_reg_field),
                gmac34_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_CLK_DIVIDER,
                GMAC34_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC34_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_clk_divider_reg_field),
                gmac34_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_OAM_TEST_MASTER_CFG,
                GMAC34_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC34_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_oam_test_master_cfg_reg_field),
                gmac34_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC34_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC34_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_oam_test_slave_cfg_reg_field),
                gmac34_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PTP_EN,
                GMAC34_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC34_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_ptp_en_reg_field),
                gmac34_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC34_GMAC_PTP_STATUS,
                GMAC34_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC34_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac34_gmac_ptp_status_reg_field),
                gmac34_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC35_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_mac_mode_reg_field),
                gmac35_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC35_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac35_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC35_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac35_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_pre_length_reg_field),
                gmac35_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_pkt_length_reg_field),
                gmac35_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC35_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_interrupt_reg_field),
                gmac35_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac35_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac35_gmacwrapper_gmac_vlan_type_reg_field),
                gmac35_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PCS_CONFIG1,
                GMAC35_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC35_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_pcs_config1_reg_field),
                gmac35_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PCS_CONFIG2,
                GMAC35_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC35_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_pcs_config2_reg_field),
                gmac35_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PRBS_CFG,
                GMAC35_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC35_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_prbs_cfg_reg_field),
                gmac35_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PRBS_ERR_CNT,
                GMAC35_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC35_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_prbs_err_cnt_reg_field),
                gmac35_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_8_B10B_ERR_CNT,
                GMAC35_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC35_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_8_b10b_err_cnt_reg_field),
                gmac35_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PCS_STATUS,
                GMAC35_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC35_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_pcs_status_reg_field),
                gmac35_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PCS_SOFT_RST,
                GMAC35_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC35_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_pcs_soft_rst_reg_field),
                gmac35_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_CLK_DIVIDER,
                GMAC35_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC35_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_clk_divider_reg_field),
                gmac35_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_OAM_TEST_MASTER_CFG,
                GMAC35_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC35_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_oam_test_master_cfg_reg_field),
                gmac35_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC35_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC35_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_oam_test_slave_cfg_reg_field),
                gmac35_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PTP_EN,
                GMAC35_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC35_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_ptp_en_reg_field),
                gmac35_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC35_GMAC_PTP_STATUS,
                GMAC35_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC35_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac35_gmac_ptp_status_reg_field),
                gmac35_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC36_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_mac_mode_reg_field),
                gmac36_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC36_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac36_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC36_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac36_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_pre_length_reg_field),
                gmac36_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_pkt_length_reg_field),
                gmac36_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC36_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_interrupt_reg_field),
                gmac36_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac36_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac36_gmacwrapper_gmac_vlan_type_reg_field),
                gmac36_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PCS_CONFIG1,
                GMAC36_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC36_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_pcs_config1_reg_field),
                gmac36_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PCS_CONFIG2,
                GMAC36_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC36_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_pcs_config2_reg_field),
                gmac36_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PRBS_CFG,
                GMAC36_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC36_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_prbs_cfg_reg_field),
                gmac36_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PRBS_ERR_CNT,
                GMAC36_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC36_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_prbs_err_cnt_reg_field),
                gmac36_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_8_B10B_ERR_CNT,
                GMAC36_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC36_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_8_b10b_err_cnt_reg_field),
                gmac36_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PCS_STATUS,
                GMAC36_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC36_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_pcs_status_reg_field),
                gmac36_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PCS_SOFT_RST,
                GMAC36_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC36_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_pcs_soft_rst_reg_field),
                gmac36_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_CLK_DIVIDER,
                GMAC36_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC36_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_clk_divider_reg_field),
                gmac36_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_OAM_TEST_MASTER_CFG,
                GMAC36_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC36_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_oam_test_master_cfg_reg_field),
                gmac36_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC36_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC36_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_oam_test_slave_cfg_reg_field),
                gmac36_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PTP_EN,
                GMAC36_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC36_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_ptp_en_reg_field),
                gmac36_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC36_GMAC_PTP_STATUS,
                GMAC36_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC36_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac36_gmac_ptp_status_reg_field),
                gmac36_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC37_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_mac_mode_reg_field),
                gmac37_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC37_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac37_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC37_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac37_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_pre_length_reg_field),
                gmac37_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_pkt_length_reg_field),
                gmac37_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC37_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_interrupt_reg_field),
                gmac37_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac37_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac37_gmacwrapper_gmac_vlan_type_reg_field),
                gmac37_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PCS_CONFIG1,
                GMAC37_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC37_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_pcs_config1_reg_field),
                gmac37_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PCS_CONFIG2,
                GMAC37_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC37_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_pcs_config2_reg_field),
                gmac37_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PRBS_CFG,
                GMAC37_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC37_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_prbs_cfg_reg_field),
                gmac37_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PRBS_ERR_CNT,
                GMAC37_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC37_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_prbs_err_cnt_reg_field),
                gmac37_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_8_B10B_ERR_CNT,
                GMAC37_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC37_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_8_b10b_err_cnt_reg_field),
                gmac37_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PCS_STATUS,
                GMAC37_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC37_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_pcs_status_reg_field),
                gmac37_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PCS_SOFT_RST,
                GMAC37_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC37_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_pcs_soft_rst_reg_field),
                gmac37_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_CLK_DIVIDER,
                GMAC37_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC37_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_clk_divider_reg_field),
                gmac37_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_OAM_TEST_MASTER_CFG,
                GMAC37_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC37_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_oam_test_master_cfg_reg_field),
                gmac37_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC37_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC37_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_oam_test_slave_cfg_reg_field),
                gmac37_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PTP_EN,
                GMAC37_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC37_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_ptp_en_reg_field),
                gmac37_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC37_GMAC_PTP_STATUS,
                GMAC37_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC37_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac37_gmac_ptp_status_reg_field),
                gmac37_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC38_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_mac_mode_reg_field),
                gmac38_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC38_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac38_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC38_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac38_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_pre_length_reg_field),
                gmac38_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_pkt_length_reg_field),
                gmac38_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC38_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_interrupt_reg_field),
                gmac38_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac38_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac38_gmacwrapper_gmac_vlan_type_reg_field),
                gmac38_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PCS_CONFIG1,
                GMAC38_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC38_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_pcs_config1_reg_field),
                gmac38_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PCS_CONFIG2,
                GMAC38_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC38_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_pcs_config2_reg_field),
                gmac38_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PRBS_CFG,
                GMAC38_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC38_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_prbs_cfg_reg_field),
                gmac38_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PRBS_ERR_CNT,
                GMAC38_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC38_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_prbs_err_cnt_reg_field),
                gmac38_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_8_B10B_ERR_CNT,
                GMAC38_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC38_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_8_b10b_err_cnt_reg_field),
                gmac38_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PCS_STATUS,
                GMAC38_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC38_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_pcs_status_reg_field),
                gmac38_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PCS_SOFT_RST,
                GMAC38_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC38_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_pcs_soft_rst_reg_field),
                gmac38_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_CLK_DIVIDER,
                GMAC38_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC38_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_clk_divider_reg_field),
                gmac38_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_OAM_TEST_MASTER_CFG,
                GMAC38_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC38_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_oam_test_master_cfg_reg_field),
                gmac38_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC38_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC38_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_oam_test_slave_cfg_reg_field),
                gmac38_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PTP_EN,
                GMAC38_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC38_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_ptp_en_reg_field),
                gmac38_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC38_GMAC_PTP_STATUS,
                GMAC38_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC38_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac38_gmac_ptp_status_reg_field),
                gmac38_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC39_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_mac_mode_reg_field),
                gmac39_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC39_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac39_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC39_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac39_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_pre_length_reg_field),
                gmac39_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_pkt_length_reg_field),
                gmac39_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC39_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_interrupt_reg_field),
                gmac39_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac39_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac39_gmacwrapper_gmac_vlan_type_reg_field),
                gmac39_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PCS_CONFIG1,
                GMAC39_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC39_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_pcs_config1_reg_field),
                gmac39_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PCS_CONFIG2,
                GMAC39_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC39_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_pcs_config2_reg_field),
                gmac39_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PRBS_CFG,
                GMAC39_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC39_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_prbs_cfg_reg_field),
                gmac39_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PRBS_ERR_CNT,
                GMAC39_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC39_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_prbs_err_cnt_reg_field),
                gmac39_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_8_B10B_ERR_CNT,
                GMAC39_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC39_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_8_b10b_err_cnt_reg_field),
                gmac39_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PCS_STATUS,
                GMAC39_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC39_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_pcs_status_reg_field),
                gmac39_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PCS_SOFT_RST,
                GMAC39_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC39_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_pcs_soft_rst_reg_field),
                gmac39_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_CLK_DIVIDER,
                GMAC39_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC39_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_clk_divider_reg_field),
                gmac39_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_OAM_TEST_MASTER_CFG,
                GMAC39_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC39_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_oam_test_master_cfg_reg_field),
                gmac39_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC39_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC39_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_oam_test_slave_cfg_reg_field),
                gmac39_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PTP_EN,
                GMAC39_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC39_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_ptp_en_reg_field),
                gmac39_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC39_GMAC_PTP_STATUS,
                GMAC39_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC39_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac39_gmac_ptp_status_reg_field),
                gmac39_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC40_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_mac_mode_reg_field),
                gmac40_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC40_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac40_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC40_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac40_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_pre_length_reg_field),
                gmac40_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_pkt_length_reg_field),
                gmac40_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC40_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_interrupt_reg_field),
                gmac40_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac40_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac40_gmacwrapper_gmac_vlan_type_reg_field),
                gmac40_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PCS_CONFIG1,
                GMAC40_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC40_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_pcs_config1_reg_field),
                gmac40_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PCS_CONFIG2,
                GMAC40_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC40_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_pcs_config2_reg_field),
                gmac40_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PRBS_CFG,
                GMAC40_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC40_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_prbs_cfg_reg_field),
                gmac40_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PRBS_ERR_CNT,
                GMAC40_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC40_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_prbs_err_cnt_reg_field),
                gmac40_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_8_B10B_ERR_CNT,
                GMAC40_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC40_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_8_b10b_err_cnt_reg_field),
                gmac40_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PCS_STATUS,
                GMAC40_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC40_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_pcs_status_reg_field),
                gmac40_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PCS_SOFT_RST,
                GMAC40_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC40_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_pcs_soft_rst_reg_field),
                gmac40_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_CLK_DIVIDER,
                GMAC40_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC40_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_clk_divider_reg_field),
                gmac40_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_OAM_TEST_MASTER_CFG,
                GMAC40_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC40_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_oam_test_master_cfg_reg_field),
                gmac40_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC40_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC40_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_oam_test_slave_cfg_reg_field),
                gmac40_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PTP_EN,
                GMAC40_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC40_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_ptp_en_reg_field),
                gmac40_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC40_GMAC_PTP_STATUS,
                GMAC40_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC40_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac40_gmac_ptp_status_reg_field),
                gmac40_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC41_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_mac_mode_reg_field),
                gmac41_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC41_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac41_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC41_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac41_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_pre_length_reg_field),
                gmac41_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_pkt_length_reg_field),
                gmac41_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC41_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_interrupt_reg_field),
                gmac41_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac41_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac41_gmacwrapper_gmac_vlan_type_reg_field),
                gmac41_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PCS_CONFIG1,
                GMAC41_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC41_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_pcs_config1_reg_field),
                gmac41_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PCS_CONFIG2,
                GMAC41_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC41_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_pcs_config2_reg_field),
                gmac41_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PRBS_CFG,
                GMAC41_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC41_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_prbs_cfg_reg_field),
                gmac41_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PRBS_ERR_CNT,
                GMAC41_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC41_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_prbs_err_cnt_reg_field),
                gmac41_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_8_B10B_ERR_CNT,
                GMAC41_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC41_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_8_b10b_err_cnt_reg_field),
                gmac41_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PCS_STATUS,
                GMAC41_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC41_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_pcs_status_reg_field),
                gmac41_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PCS_SOFT_RST,
                GMAC41_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC41_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_pcs_soft_rst_reg_field),
                gmac41_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_CLK_DIVIDER,
                GMAC41_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC41_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_clk_divider_reg_field),
                gmac41_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_OAM_TEST_MASTER_CFG,
                GMAC41_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC41_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_oam_test_master_cfg_reg_field),
                gmac41_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC41_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC41_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_oam_test_slave_cfg_reg_field),
                gmac41_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PTP_EN,
                GMAC41_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC41_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_ptp_en_reg_field),
                gmac41_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC41_GMAC_PTP_STATUS,
                GMAC41_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC41_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac41_gmac_ptp_status_reg_field),
                gmac41_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC42_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_mac_mode_reg_field),
                gmac42_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC42_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac42_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC42_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac42_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_pre_length_reg_field),
                gmac42_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_pkt_length_reg_field),
                gmac42_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC42_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_interrupt_reg_field),
                gmac42_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac42_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac42_gmacwrapper_gmac_vlan_type_reg_field),
                gmac42_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PCS_CONFIG1,
                GMAC42_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC42_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_pcs_config1_reg_field),
                gmac42_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PCS_CONFIG2,
                GMAC42_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC42_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_pcs_config2_reg_field),
                gmac42_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PRBS_CFG,
                GMAC42_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC42_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_prbs_cfg_reg_field),
                gmac42_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PRBS_ERR_CNT,
                GMAC42_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC42_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_prbs_err_cnt_reg_field),
                gmac42_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_8_B10B_ERR_CNT,
                GMAC42_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC42_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_8_b10b_err_cnt_reg_field),
                gmac42_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PCS_STATUS,
                GMAC42_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC42_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_pcs_status_reg_field),
                gmac42_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PCS_SOFT_RST,
                GMAC42_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC42_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_pcs_soft_rst_reg_field),
                gmac42_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_CLK_DIVIDER,
                GMAC42_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC42_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_clk_divider_reg_field),
                gmac42_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_OAM_TEST_MASTER_CFG,
                GMAC42_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC42_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_oam_test_master_cfg_reg_field),
                gmac42_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC42_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC42_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_oam_test_slave_cfg_reg_field),
                gmac42_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PTP_EN,
                GMAC42_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC42_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_ptp_en_reg_field),
                gmac42_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC42_GMAC_PTP_STATUS,
                GMAC42_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC42_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac42_gmac_ptp_status_reg_field),
                gmac42_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC43_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_mac_mode_reg_field),
                gmac43_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC43_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac43_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC43_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac43_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_pre_length_reg_field),
                gmac43_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_pkt_length_reg_field),
                gmac43_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC43_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_interrupt_reg_field),
                gmac43_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac43_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac43_gmacwrapper_gmac_vlan_type_reg_field),
                gmac43_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PCS_CONFIG1,
                GMAC43_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC43_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_pcs_config1_reg_field),
                gmac43_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PCS_CONFIG2,
                GMAC43_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC43_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_pcs_config2_reg_field),
                gmac43_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PRBS_CFG,
                GMAC43_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC43_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_prbs_cfg_reg_field),
                gmac43_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PRBS_ERR_CNT,
                GMAC43_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC43_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_prbs_err_cnt_reg_field),
                gmac43_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_8_B10B_ERR_CNT,
                GMAC43_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC43_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_8_b10b_err_cnt_reg_field),
                gmac43_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PCS_STATUS,
                GMAC43_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC43_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_pcs_status_reg_field),
                gmac43_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PCS_SOFT_RST,
                GMAC43_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC43_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_pcs_soft_rst_reg_field),
                gmac43_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_CLK_DIVIDER,
                GMAC43_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC43_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_clk_divider_reg_field),
                gmac43_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_OAM_TEST_MASTER_CFG,
                GMAC43_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC43_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_oam_test_master_cfg_reg_field),
                gmac43_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC43_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC43_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_oam_test_slave_cfg_reg_field),
                gmac43_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PTP_EN,
                GMAC43_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC43_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_ptp_en_reg_field),
                gmac43_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC43_GMAC_PTP_STATUS,
                GMAC43_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC43_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac43_gmac_ptp_status_reg_field),
                gmac43_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC44_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_mac_mode_reg_field),
                gmac44_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC44_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac44_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC44_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac44_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_pre_length_reg_field),
                gmac44_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_pkt_length_reg_field),
                gmac44_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC44_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_interrupt_reg_field),
                gmac44_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac44_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac44_gmacwrapper_gmac_vlan_type_reg_field),
                gmac44_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PCS_CONFIG1,
                GMAC44_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC44_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_pcs_config1_reg_field),
                gmac44_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PCS_CONFIG2,
                GMAC44_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC44_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_pcs_config2_reg_field),
                gmac44_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PRBS_CFG,
                GMAC44_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC44_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_prbs_cfg_reg_field),
                gmac44_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PRBS_ERR_CNT,
                GMAC44_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC44_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_prbs_err_cnt_reg_field),
                gmac44_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_8_B10B_ERR_CNT,
                GMAC44_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC44_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_8_b10b_err_cnt_reg_field),
                gmac44_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PCS_STATUS,
                GMAC44_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC44_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_pcs_status_reg_field),
                gmac44_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PCS_SOFT_RST,
                GMAC44_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC44_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_pcs_soft_rst_reg_field),
                gmac44_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_CLK_DIVIDER,
                GMAC44_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC44_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_clk_divider_reg_field),
                gmac44_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_OAM_TEST_MASTER_CFG,
                GMAC44_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC44_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_oam_test_master_cfg_reg_field),
                gmac44_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC44_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC44_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_oam_test_slave_cfg_reg_field),
                gmac44_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PTP_EN,
                GMAC44_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC44_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_ptp_en_reg_field),
                gmac44_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC44_GMAC_PTP_STATUS,
                GMAC44_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC44_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac44_gmac_ptp_status_reg_field),
                gmac44_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC45_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_mac_mode_reg_field),
                gmac45_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC45_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac45_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC45_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac45_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_pre_length_reg_field),
                gmac45_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_pkt_length_reg_field),
                gmac45_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC45_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_interrupt_reg_field),
                gmac45_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac45_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac45_gmacwrapper_gmac_vlan_type_reg_field),
                gmac45_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PCS_CONFIG1,
                GMAC45_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC45_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_pcs_config1_reg_field),
                gmac45_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PCS_CONFIG2,
                GMAC45_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC45_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_pcs_config2_reg_field),
                gmac45_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PRBS_CFG,
                GMAC45_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC45_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_prbs_cfg_reg_field),
                gmac45_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PRBS_ERR_CNT,
                GMAC45_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC45_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_prbs_err_cnt_reg_field),
                gmac45_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_8_B10B_ERR_CNT,
                GMAC45_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC45_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_8_b10b_err_cnt_reg_field),
                gmac45_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PCS_STATUS,
                GMAC45_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC45_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_pcs_status_reg_field),
                gmac45_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PCS_SOFT_RST,
                GMAC45_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC45_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_pcs_soft_rst_reg_field),
                gmac45_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_CLK_DIVIDER,
                GMAC45_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC45_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_clk_divider_reg_field),
                gmac45_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_OAM_TEST_MASTER_CFG,
                GMAC45_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC45_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_oam_test_master_cfg_reg_field),
                gmac45_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC45_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC45_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_oam_test_slave_cfg_reg_field),
                gmac45_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PTP_EN,
                GMAC45_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC45_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_ptp_en_reg_field),
                gmac45_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC45_GMAC_PTP_STATUS,
                GMAC45_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC45_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac45_gmac_ptp_status_reg_field),
                gmac45_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC46_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_mac_mode_reg_field),
                gmac46_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC46_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac46_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC46_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac46_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_pre_length_reg_field),
                gmac46_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_pkt_length_reg_field),
                gmac46_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC46_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_interrupt_reg_field),
                gmac46_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac46_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac46_gmacwrapper_gmac_vlan_type_reg_field),
                gmac46_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PCS_CONFIG1,
                GMAC46_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC46_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_pcs_config1_reg_field),
                gmac46_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PCS_CONFIG2,
                GMAC46_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC46_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_pcs_config2_reg_field),
                gmac46_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PRBS_CFG,
                GMAC46_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC46_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_prbs_cfg_reg_field),
                gmac46_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PRBS_ERR_CNT,
                GMAC46_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC46_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_prbs_err_cnt_reg_field),
                gmac46_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_8_B10B_ERR_CNT,
                GMAC46_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC46_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_8_b10b_err_cnt_reg_field),
                gmac46_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PCS_STATUS,
                GMAC46_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC46_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_pcs_status_reg_field),
                gmac46_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PCS_SOFT_RST,
                GMAC46_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC46_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_pcs_soft_rst_reg_field),
                gmac46_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_CLK_DIVIDER,
                GMAC46_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC46_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_clk_divider_reg_field),
                gmac46_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_OAM_TEST_MASTER_CFG,
                GMAC46_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC46_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_oam_test_master_cfg_reg_field),
                gmac46_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC46_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC46_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_oam_test_slave_cfg_reg_field),
                gmac46_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PTP_EN,
                GMAC46_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC46_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_ptp_en_reg_field),
                gmac46_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC46_GMAC_PTP_STATUS,
                GMAC46_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC46_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac46_gmac_ptp_status_reg_field),
                gmac46_gmac_ptp_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_MAC_MODE,
                GMAC47_GMACWRAPPER_GMAC_MAC_MODE_OFFSET,
                GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_mac_mode_reg_field),
                gmac47_gmacwrapper_gmac_mac_mode_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_TX_CTRL,
                GMAC47_GMACWRAPPER_GMAC_TX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_tx_ctrl_reg_field),
                gmac47_gmacwrapper_gmac_tx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_RX_CTRL,
                GMAC47_GMACWRAPPER_GMAC_RX_CTRL_OFFSET,
                GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_rx_ctrl_reg_field),
                gmac47_gmacwrapper_gmac_rx_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH,
                GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_pre_length_reg_field),
                gmac47_gmacwrapper_gmac_pre_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH,
                GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET,
                GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_pkt_length_reg_field),
                gmac47_gmacwrapper_gmac_pkt_length_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_INTERRUPT,
                GMAC47_GMACWRAPPER_GMAC_INTERRUPT_OFFSET,
                GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_interrupt_reg_field),
                gmac47_gmacwrapper_gmac_interrupt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL,
                GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET,
                GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_pause_ctrl_reg_field),
                gmac47_gmacwrapper_gmac_pause_ctrl_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE,
                GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET,
                GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX,
                GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE,
                NUM_OF(gmac47_gmacwrapper_gmac_vlan_type_reg_field),
                gmac47_gmacwrapper_gmac_vlan_type_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PCS_CONFIG1,
                GMAC47_GMAC_PCS_CONFIG1_OFFSET,
                GMAC_PCS_CONFIG1_MAX_INDEX,
                GMAC47_GMAC_PCS_CONFIG1_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_pcs_config1_reg_field),
                gmac47_gmac_pcs_config1_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PCS_CONFIG2,
                GMAC47_GMAC_PCS_CONFIG2_OFFSET,
                GMAC_PCS_CONFIG2_MAX_INDEX,
                GMAC47_GMAC_PCS_CONFIG2_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_pcs_config2_reg_field),
                gmac47_gmac_pcs_config2_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PRBS_CFG,
                GMAC47_GMAC_PRBS_CFG_OFFSET,
                GMAC_PRBS_CFG_MAX_INDEX,
                GMAC47_GMAC_PRBS_CFG_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_prbs_cfg_reg_field),
                gmac47_gmac_prbs_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PRBS_ERR_CNT,
                GMAC47_GMAC_PRBS_ERR_CNT_OFFSET,
                GMAC_PRBS_ERR_CNT_MAX_INDEX,
                GMAC47_GMAC_PRBS_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_prbs_err_cnt_reg_field),
                gmac47_gmac_prbs_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_8_B10B_ERR_CNT,
                GMAC47_GMAC_8_B10B_ERR_CNT_OFFSET,
                GMAC_8_B10B_ERR_CNT_MAX_INDEX,
                GMAC47_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_8_b10b_err_cnt_reg_field),
                gmac47_gmac_8_b10b_err_cnt_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PCS_STATUS,
                GMAC47_GMAC_PCS_STATUS_OFFSET,
                GMAC_PCS_STATUS_MAX_INDEX,
                GMAC47_GMAC_PCS_STATUS_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_pcs_status_reg_field),
                gmac47_gmac_pcs_status_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PCS_SOFT_RST,
                GMAC47_GMAC_PCS_SOFT_RST_OFFSET,
                GMAC_PCS_SOFT_RST_MAX_INDEX,
                GMAC47_GMAC_PCS_SOFT_RST_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_pcs_soft_rst_reg_field),
                gmac47_gmac_pcs_soft_rst_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_CLK_DIVIDER,
                GMAC47_GMAC_CLK_DIVIDER_OFFSET,
                GMAC_CLK_DIVIDER_MAX_INDEX,
                GMAC47_GMAC_CLK_DIVIDER_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_clk_divider_reg_field),
                gmac47_gmac_clk_divider_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_OAM_TEST_MASTER_CFG,
                GMAC47_GMAC_OAM_TEST_MASTER_CFG_OFFSET,
                GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX,
                GMAC47_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_oam_test_master_cfg_reg_field),
                gmac47_gmac_oam_test_master_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_OAM_TEST_SLAVE_CFG,
                GMAC47_GMAC_OAM_TEST_SLAVE_CFG_OFFSET,
                GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX,
                GMAC47_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_oam_test_slave_cfg_reg_field),
                gmac47_gmac_oam_test_slave_cfg_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PTP_EN,
                GMAC47_GMAC_PTP_EN_OFFSET,
                GMAC_PTP_EN_MAX_INDEX,
                GMAC47_GMAC_PTP_EN_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_ptp_en_reg_field),
                gmac47_gmac_ptp_en_reg_field));

    DRV_IF_ERROR_RETURN(drv_reg_register(
                GMAC47_GMAC_PTP_STATUS,
                GMAC47_GMAC_PTP_STATUS_OFFSET,
                GMAC_PTP_STATUS_MAX_INDEX,
                GMAC47_GMAC_PTP_STATUS_ENTRY_SIZE,
                NUM_OF(gmac47_gmac_ptp_status_reg_field),
                gmac47_gmac_ptp_status_reg_field));





	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_LOOKUP_CTL,
				HASH_DS_CTL_LOOKUP_CTL_OFFSET,
				HASH_DS_CTL_LOOKUP_CTL_MAX_INDEX,
				HASH_DS_CTL_LOOKUP_CTL_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_lookup_ctl_reg_field),
				hash_ds_ctl_lookup_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_INTERRUPT_FATAL,
				HASH_DS_CTL_INTERRUPT_FATAL_OFFSET,
				HASH_DS_CTL_INTERRUPT_FATAL_MAX_INDEX,
				HASH_DS_CTL_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_interrupt_fatal_reg_field),
				hash_ds_ctl_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_PARITY_RECORD,
				HASH_DS_CTL_PARITY_RECORD_OFFSET,
				HASH_DS_CTL_PARITY_RECORD_MAX_INDEX,
				HASH_DS_CTL_PARITY_RECORD_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_parity_record_reg_field),
				hash_ds_ctl_parity_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_STATS,
				HASH_DS_CTL_STATS_OFFSET,
				HASH_DS_CTL_STATS_MAX_INDEX,
				HASH_DS_CTL_STATS_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_stats_reg_field),
				hash_ds_ctl_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_INIT_CTL,
				HASH_DS_CTL_INIT_CTL_OFFSET,
				HASH_DS_CTL_INIT_CTL_MAX_INDEX,
				HASH_DS_CTL_INIT_CTL_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_init_ctl_reg_field),
				hash_ds_ctl_init_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_MISC_CTL,
				HASH_DS_CTL_MISC_CTL_OFFSET,
				HASH_DS_CTL_MISC_CTL_MAX_INDEX,
				HASH_DS_CTL_MISC_CTL_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_misc_ctl_reg_field),
				hash_ds_ctl_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_CPU_KEY_REQ,
				HASH_DS_CTL_CPU_KEY_REQ_OFFSET,
				HASH_DS_CTL_CPU_KEY_REQ_MAX_INDEX,
				HASH_DS_CTL_CPU_KEY_REQ_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_cpu_key_req_reg_field),
				hash_ds_ctl_cpu_key_req_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_DS_CTL_CPU_KEY_STATUS,
				HASH_DS_CTL_CPU_KEY_STATUS_OFFSET,
				HASH_DS_CTL_CPU_KEY_STATUS_MAX_INDEX,
				HASH_DS_CTL_CPU_KEY_STATUS_ENTRY_SIZE,
				NUM_OF(hash_ds_ctl_cpu_key_status_reg_field),
				hash_ds_ctl_cpu_key_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SUP_IF_CONTROL,
				SUP_IF_CONTROL_OFFSET,
				SUP_IF_CONTROL_MAX_INDEX,
				SUP_IF_CONTROL_ENTRY_SIZE,
				NUM_OF(sup_if_control_reg_field),
				sup_if_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SUP_IF_PARITY_ERROR,
				SUP_IF_PARITY_ERROR_OFFSET,
				SUP_IF_PARITY_ERROR_MAX_INDEX,
				SUP_IF_PARITY_ERROR_ENTRY_SIZE,
				NUM_OF(sup_if_parity_error_reg_field),
				sup_if_parity_error_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DEVICE_ID,
				DEVICE_ID_OFFSET,
				DEVICE_ID_MAX_INDEX,
				DEVICE_ID_ENTRY_SIZE,
				NUM_OF(device_id_reg_field),
				device_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PLL_LOCK_OUT,
				PLL_LOCK_OUT_OFFSET,
				PLL_LOCK_OUT_MAX_INDEX,
				PLL_LOCK_OUT_ENTRY_SIZE,
				NUM_OF(pll_lock_out_reg_field),
				pll_lock_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PLL_LOCK_DBG,
				PLL_LOCK_DBG_OFFSET,
				PLL_LOCK_DBG_MAX_INDEX,
				PLL_LOCK_DBG_ENTRY_SIZE,
				NUM_OF(pll_lock_dbg_reg_field),
				pll_lock_dbg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				RESET_INT_RELATED,
				RESET_INT_RELATED_OFFSET,
				RESET_INT_RELATED_MAX_INDEX,
				RESET_INT_RELATED_ENTRY_SIZE,
				NUM_OF(reset_int_related_reg_field),
				reset_int_related_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR0_VALUE_SET,
				FATAL_INTR0_VALUE_SET_OFFSET,
				FATAL_INTR0_VALUE_SET_MAX_INDEX,
				FATAL_INTR0_VALUE_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr0_value_set_reg_field),
				fatal_intr0_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR0_VALUE_RESET,
				FATAL_INTR0_VALUE_RESET_OFFSET,
				FATAL_INTR0_VALUE_RESET_MAX_INDEX,
				FATAL_INTR0_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr0_value_reset_reg_field),
				fatal_intr0_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR0_MASK_SET,
				FATAL_INTR0_MASK_SET_OFFSET,
				FATAL_INTR0_MASK_SET_MAX_INDEX,
				FATAL_INTR0_MASK_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr0_mask_set_reg_field),
				fatal_intr0_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR0_MASK_RESET,
				FATAL_INTR0_MASK_RESET_OFFSET,
				FATAL_INTR0_MASK_RESET_MAX_INDEX,
				FATAL_INTR0_MASK_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr0_mask_reset_reg_field),
				fatal_intr0_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR1_VALUE_SET,
				FATAL_INTR1_VALUE_SET_OFFSET,
				FATAL_INTR1_VALUE_SET_MAX_INDEX,
				FATAL_INTR1_VALUE_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr1_value_set_reg_field),
				fatal_intr1_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR1_VALUE_RESET,
				FATAL_INTR1_VALUE_RESET_OFFSET,
				FATAL_INTR1_VALUE_RESET_MAX_INDEX,
				FATAL_INTR1_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr1_value_reset_reg_field),
				fatal_intr1_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR1_MASK_SET,
				FATAL_INTR1_MASK_SET_OFFSET,
				FATAL_INTR1_MASK_SET_MAX_INDEX,
				FATAL_INTR1_MASK_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr1_mask_set_reg_field),
				fatal_intr1_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR1_MASK_RESET,
				FATAL_INTR1_MASK_RESET_OFFSET,
				FATAL_INTR1_MASK_RESET_MAX_INDEX,
				FATAL_INTR1_MASK_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr1_mask_reset_reg_field),
				fatal_intr1_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR2_VALUE_SET,
				FATAL_INTR2_VALUE_SET_OFFSET,
				FATAL_INTR2_VALUE_SET_MAX_INDEX,
				FATAL_INTR2_VALUE_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr2_value_set_reg_field),
				fatal_intr2_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR2_VALUE_RESET,
				FATAL_INTR2_VALUE_RESET_OFFSET,
				FATAL_INTR2_VALUE_RESET_MAX_INDEX,
				FATAL_INTR2_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr2_value_reset_reg_field),
				fatal_intr2_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR2_MASK_SET,
				FATAL_INTR2_MASK_SET_OFFSET,
				FATAL_INTR2_MASK_SET_MAX_INDEX,
				FATAL_INTR2_MASK_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr2_mask_set_reg_field),
				fatal_intr2_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR2_MASK_RESET,
				FATAL_INTR2_MASK_RESET_OFFSET,
				FATAL_INTR2_MASK_RESET_MAX_INDEX,
				FATAL_INTR2_MASK_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr2_mask_reset_reg_field),
				fatal_intr2_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR3_VALUE_SET,
				FATAL_INTR3_VALUE_SET_OFFSET,
				FATAL_INTR3_VALUE_SET_MAX_INDEX,
				FATAL_INTR3_VALUE_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr3_value_set_reg_field),
				fatal_intr3_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR3_VALUE_RESET,
				FATAL_INTR3_VALUE_RESET_OFFSET,
				FATAL_INTR3_VALUE_RESET_MAX_INDEX,
				FATAL_INTR3_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr3_value_reset_reg_field),
				fatal_intr3_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR3_MASK_SET,
				FATAL_INTR3_MASK_SET_OFFSET,
				FATAL_INTR3_MASK_SET_MAX_INDEX,
				FATAL_INTR3_MASK_SET_ENTRY_SIZE,
				NUM_OF(fatal_intr3_mask_set_reg_field),
				fatal_intr3_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FATAL_INTR3_MASK_RESET,
				FATAL_INTR3_MASK_RESET_OFFSET,
				FATAL_INTR3_MASK_RESET_MAX_INDEX,
				FATAL_INTR3_MASK_RESET_ENTRY_SIZE,
				NUM_OF(fatal_intr3_mask_reset_reg_field),
				fatal_intr3_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HUMBERSUP_NORMAL_INTR_VALUE_SET,
				HUMBERSUP_NORMAL_INTR_VALUE_SET_OFFSET,
				HUMBERSUP_NORMAL_INTR_VALUE_SET_MAX_INDEX,
				HUMBERSUP_NORMAL_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(humbersup_normal_intr_value_set_reg_field),
				humbersup_normal_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HUMBERSUP_NORMAL_INTR_VALUE_RESET,
				HUMBERSUP_NORMAL_INTR_VALUE_RESET_OFFSET,
				HUMBERSUP_NORMAL_INTR_VALUE_RESET_MAX_INDEX,
				HUMBERSUP_NORMAL_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(humbersup_normal_intr_value_reset_reg_field),
				humbersup_normal_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HUMBERSUP_NORMAL_INTR_MASK_SET,
				HUMBERSUP_NORMAL_INTR_MASK_SET_OFFSET,
				HUMBERSUP_NORMAL_INTR_MASK_SET_MAX_INDEX,
				HUMBERSUP_NORMAL_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(humbersup_normal_intr_mask_set_reg_field),
				humbersup_normal_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HUMBERSUP_NORMAL_INTR_MASK_RESET,
				HUMBERSUP_NORMAL_INTR_MASK_RESET_OFFSET,
				HUMBERSUP_NORMAL_INTR_MASK_RESET_MAX_INDEX,
				HUMBERSUP_NORMAL_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(humbersup_normal_intr_mask_reset_reg_field),
				humbersup_normal_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CORE_PLL_CONTROL,
				CORE_PLL_CONTROL_OFFSET,
				CORE_PLL_CONTROL_MAX_INDEX,
				CORE_PLL_CONTROL_ENTRY_SIZE,
				NUM_OF(core_pll_control_reg_field),
				core_pll_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS4G_PLL_CONTROL,
				HSS4G_PLL_CONTROL_OFFSET,
				HSS4G_PLL_CONTROL_MAX_INDEX,
				HSS4G_PLL_CONTROL_ENTRY_SIZE,
				NUM_OF(hss4g_pll_control_reg_field),
				hss4g_pll_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS6G_PLL_CONTROL,
				HSS6G_PLL_CONTROL_OFFSET,
				HSS6G_PLL_CONTROL_MAX_INDEX,
				HSS6G_PLL_CONTROL_ENTRY_SIZE,
				NUM_OF(hss6g_pll_control_reg_field),
				hss6g_pll_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DDR_PLL_CONTROL,
				DDR_PLL_CONTROL_OFFSET,
				DDR_PLL_CONTROL_MAX_INDEX,
				DDR_PLL_CONTROL_ENTRY_SIZE,
				NUM_OF(ddr_pll_control_reg_field),
				ddr_pll_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_PLL_CONTROL,
				TCAM_PLL_CONTROL_OFFSET,
				TCAM_PLL_CONTROL_MAX_INDEX,
				TCAM_PLL_CONTROL_ENTRY_SIZE,
				NUM_OF(tcam_pll_control_reg_field),
				tcam_pll_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SYN_CLK_CONTROL,
				FABRIC_SYN_CLK_CONTROL_OFFSET,
				FABRIC_SYN_CLK_CONTROL_MAX_INDEX,
				FABRIC_SYN_CLK_CONTROL_ENTRY_SIZE,
				NUM_OF(fabric_syn_clk_control_reg_field),
				fabric_syn_clk_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HUMBER_INTR_ENABLE,
				HUMBER_INTR_ENABLE_OFFSET,
				HUMBER_INTR_ENABLE_MAX_INDEX,
				HUMBER_INTR_ENABLE_ENTRY_SIZE,
				NUM_OF(humber_intr_enable_reg_field),
				humber_intr_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				CLK_DBG_RST,
				CLK_DBG_RST_OFFSET,
				CLK_DBG_RST_MAX_INDEX,
				CLK_DBG_RST_ENTRY_SIZE,
				NUM_OF(clk_dbg_rst_reg_field),
				clk_dbg_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_ACCESS_PARAMETER,
				HSS_ACCESS_PARAMETER_OFFSET,
				HSS_ACCESS_PARAMETER_MAX_INDEX,
				HSS_ACCESS_PARAMETER_ENTRY_SIZE,
				NUM_OF(hss_access_parameter_reg_field),
				hss_access_parameter_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_ACCESS,
				HSS_ACCESS_OFFSET,
				HSS_ACCESS_MAX_INDEX,
				HSS_ACCESS_ENTRY_SIZE,
				NUM_OF(hss_access_reg_field),
				hss_access_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_WRITE_DATA,
				HSS_WRITE_DATA_OFFSET,
				HSS_WRITE_DATA_MAX_INDEX,
				HSS_WRITE_DATA_ENTRY_SIZE,
				NUM_OF(hss_write_data_reg_field),
				hss_write_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_READ_DATA,
				HSS_READ_DATA_OFFSET,
				HSS_READ_DATA_MAX_INDEX,
				HSS_READ_DATA_ENTRY_SIZE,
				NUM_OF(hss_read_data_reg_field),
				hss_read_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_F0_TX_MON,
				HSS_F0_TX_MON_OFFSET,
				HSS_F0_TX_MON_MAX_INDEX,
				HSS_F0_TX_MON_ENTRY_SIZE,
				NUM_OF(hss_f0_tx_mon_reg_field),
				hss_f0_tx_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_F0_RX_MON,
				HSS_F0_RX_MON_OFFSET,
				HSS_F0_RX_MON_MAX_INDEX,
				HSS_F0_RX_MON_ENTRY_SIZE,
				NUM_OF(hss_f0_rx_mon_reg_field),
				hss_f0_rx_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_F0_TX_CTL,
				HSS_F0_TX_CTL_OFFSET,
				HSS_F0_TX_CTL_MAX_INDEX,
				HSS_F0_TX_CTL_ENTRY_SIZE,
				NUM_OF(hss_f0_tx_ctl_reg_field),
				hss_f0_tx_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_F0_RX_CTL,
				HSS_F0_RX_CTL_OFFSET,
				HSS_F0_RX_CTL_MAX_INDEX,
				HSS_F0_RX_CTL_ENTRY_SIZE,
				NUM_OF(hss_f0_rx_ctl_reg_field),
				hss_f0_rx_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N0_MON,
				HSS_N0_MON_OFFSET,
				HSS_N0_MON_MAX_INDEX,
				HSS_N0_MON_ENTRY_SIZE,
				NUM_OF(hss_n0_mon_reg_field),
				hss_n0_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N1_MON,
				HSS_N1_MON_OFFSET,
				HSS_N1_MON_MAX_INDEX,
				HSS_N1_MON_ENTRY_SIZE,
				NUM_OF(hss_n1_mon_reg_field),
				hss_n1_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N2_MON,
				HSS_N2_MON_OFFSET,
				HSS_N2_MON_MAX_INDEX,
				HSS_N2_MON_ENTRY_SIZE,
				NUM_OF(hss_n2_mon_reg_field),
				hss_n2_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N3_MON,
				HSS_N3_MON_OFFSET,
				HSS_N3_MON_MAX_INDEX,
				HSS_N3_MON_ENTRY_SIZE,
				NUM_OF(hss_n3_mon_reg_field),
				hss_n3_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N4_MON,
				HSS_N4_MON_OFFSET,
				HSS_N4_MON_MAX_INDEX,
				HSS_N4_MON_ENTRY_SIZE,
				NUM_OF(hss_n4_mon_reg_field),
				hss_n4_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N5_MON,
				HSS_N5_MON_OFFSET,
				HSS_N5_MON_MAX_INDEX,
				HSS_N5_MON_ENTRY_SIZE,
				NUM_OF(hss_n5_mon_reg_field),
				hss_n5_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N0_CTL,
				HSS_N0_CTL_OFFSET,
				HSS_N0_CTL_MAX_INDEX,
				HSS_N0_CTL_ENTRY_SIZE,
				NUM_OF(hss_n0_ctl_reg_field),
				hss_n0_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N1_CTL,
				HSS_N1_CTL_OFFSET,
				HSS_N1_CTL_MAX_INDEX,
				HSS_N1_CTL_ENTRY_SIZE,
				NUM_OF(hss_n1_ctl_reg_field),
				hss_n1_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N2_CTL,
				HSS_N2_CTL_OFFSET,
				HSS_N2_CTL_MAX_INDEX,
				HSS_N2_CTL_ENTRY_SIZE,
				NUM_OF(hss_n2_ctl_reg_field),
				hss_n2_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N3_CTL,
				HSS_N3_CTL_OFFSET,
				HSS_N3_CTL_MAX_INDEX,
				HSS_N3_CTL_ENTRY_SIZE,
				NUM_OF(hss_n3_ctl_reg_field),
				hss_n3_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N4_CTL,
				HSS_N4_CTL_OFFSET,
				HSS_N4_CTL_MAX_INDEX,
				HSS_N4_CTL_ENTRY_SIZE,
				NUM_OF(hss_n4_ctl_reg_field),
				hss_n4_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HSS_N5_CTL,
				HSS_N5_CTL_OFFSET,
				HSS_N5_CTL_MAX_INDEX,
				HSS_N5_CTL_ENTRY_SIZE,
				NUM_OF(hss_n5_ctl_reg_field),
				hss_n5_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_MPMI_CTL,
				QDR_MPMI_CTL_OFFSET,
				QDR_MPMI_CTL_MAX_INDEX,
				QDR_MPMI_CTL_ENTRY_SIZE,
				NUM_OF(qdr_mpmi_ctl_reg_field),
				qdr_mpmi_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DDR_MPMI_CTL,
				DDR_MPMI_CTL_OFFSET,
				DDR_MPMI_CTL_MAX_INDEX,
				DDR_MPMI_CTL_ENTRY_SIZE,
				NUM_OF(ddr_mpmi_ctl_reg_field),
				ddr_mpmi_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_MPMI_CTL,
				TCAM_MPMI_CTL_OFFSET,
				TCAM_MPMI_CTL_MAX_INDEX,
				TCAM_MPMI_CTL_ENTRY_SIZE,
				NUM_OF(tcam_mpmi_ctl_reg_field),
				tcam_mpmi_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MAC_LED_CTL,
				MAC_LED_CTL_OFFSET,
				MAC_LED_CTL_MAX_INDEX,
				MAC_LED_CTL_ENTRY_SIZE,
				NUM_OF(mac_led_ctl_reg_field),
				mac_led_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC_SELECT_CTL,
				XGMAC_SELECT_CTL_OFFSET,
				XGMAC_SELECT_CTL_MAX_INDEX,
				XGMAC_SELECT_CTL_ENTRY_SIZE,
				NUM_OF(xgmac_select_ctl_reg_field),
				xgmac_select_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				FABRIC_SELECT_CTL,
				FABRIC_SELECT_CTL_OFFSET,
				FABRIC_SELECT_CTL_MAX_INDEX,
				FABRIC_SELECT_CTL_ENTRY_SIZE,
				NUM_OF(fabric_select_ctl_reg_field),
				fabric_select_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MISC_MAC_CLK_CTL,
				MISC_MAC_CLK_CTL_OFFSET,
				MISC_MAC_CLK_CTL_MAX_INDEX,
				MISC_MAC_CLK_CTL_ENTRY_SIZE,
				NUM_OF(misc_mac_clk_ctl_reg_field),
				misc_mac_clk_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				ENABLE_RAM1X_CLK_CTL,
				ENABLE_RAM1X_CLK_CTL_OFFSET,
				ENABLE_RAM1X_CLK_CTL_MAX_INDEX,
				ENABLE_RAM1X_CLK_CTL_ENTRY_SIZE,
				NUM_OF(enable_ram1x_clk_ctl_reg_field),
				enable_ram1x_clk_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				HASH_KEY_SELECT,
				HASH_KEY_SELECT_OFFSET,
				HASH_KEY_SELECT_MAX_INDEX,
				HASH_KEY_SELECT_ENTRY_SIZE,
				NUM_OF(hash_key_select_reg_field),
				hash_key_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MDIO_IN_SELECT,
				MDIO_IN_SELECT_OFFSET,
				MDIO_IN_SELECT_MAX_INDEX,
				MDIO_IN_SELECT_ENTRY_SIZE,
				NUM_OF(mdio_in_select_reg_field),
				mdio_in_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DDR_DL_CTL,
				DDR_DL_CTL_OFFSET,
				DDR_DL_CTL_MAX_INDEX,
				DDR_DL_CTL_ENTRY_SIZE,
				NUM_OF(ddr_dl_ctl_reg_field),
				ddr_dl_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_DL_CTL,
				QDR_DL_CTL_OFFSET,
				QDR_DL_CTL_MAX_INDEX,
				QDR_DL_CTL_ENTRY_SIZE,
				NUM_OF(qdr_dl_ctl_reg_field),
				qdr_dl_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				DL_MON,
				DL_MON_OFFSET,
				DL_MON_MAX_INDEX,
				DL_MON_ENTRY_SIZE,
				NUM_OF(dl_mon_reg_field),
				dl_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC_USE4G_CORE_CTL,
				SGMAC_USE4G_CORE_CTL_OFFSET,
				SGMAC_USE4G_CORE_CTL_MAX_INDEX,
				SGMAC_USE4G_CORE_CTL_ENTRY_SIZE,
				NUM_OF(sgmac_use4g_core_ctl_reg_field),
				sgmac_use4g_core_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				GLOBAL_GATED_CLK_CTL,
				GLOBAL_GATED_CLK_CTL_OFFSET,
				GLOBAL_GATED_CLK_CTL_MAX_INDEX,
				GLOBAL_GATED_CLK_CTL_ENTRY_SIZE,
				NUM_OF(global_gated_clk_ctl_reg_field),
				global_gated_clk_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MODULE_GATED_CLK_CTL,
				MODULE_GATED_CLK_CTL_OFFSET,
				MODULE_GATED_CLK_CTL_MAX_INDEX,
				MODULE_GATED_CLK_CTL_ENTRY_SIZE,
				NUM_OF(module_gated_clk_ctl_reg_field),
				module_gated_clk_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				ZCNTL_CTL,
				ZCNTL_CTL_OFFSET,
				ZCNTL_CTL_MAX_INDEX,
				ZCNTL_CTL_ENTRY_SIZE,
				NUM_OF(zcntl_ctl_reg_field),
				zcntl_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SYNC_ETHERNET_CFG0,
				SYNC_ETHERNET_CFG0_OFFSET,
				SYNC_ETHERNET_CFG0_MAX_INDEX,
				SYNC_ETHERNET_CFG0_ENTRY_SIZE,
				NUM_OF(sync_ethernet_cfg0_reg_field),
				sync_ethernet_cfg0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SYNC_ETHERNET_SELECT0,
				SYNC_ETHERNET_SELECT0_OFFSET,
				SYNC_ETHERNET_SELECT0_MAX_INDEX,
				SYNC_ETHERNET_SELECT0_ENTRY_SIZE,
				NUM_OF(sync_ethernet_select0_reg_field),
				sync_ethernet_select0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SYNC_ETHERNET_MON0,
				SYNC_ETHERNET_MON0_OFFSET,
				SYNC_ETHERNET_MON0_MAX_INDEX,
				SYNC_ETHERNET_MON0_ENTRY_SIZE,
				NUM_OF(sync_ethernet_mon0_reg_field),
				sync_ethernet_mon0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SYNC_ETHERNET_CFG1,
				SYNC_ETHERNET_CFG1_OFFSET,
				SYNC_ETHERNET_CFG1_MAX_INDEX,
				SYNC_ETHERNET_CFG1_ENTRY_SIZE,
				NUM_OF(sync_ethernet_cfg1_reg_field),
				sync_ethernet_cfg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SYNC_ETHERNET_SELECT1,
				SYNC_ETHERNET_SELECT1_OFFSET,
				SYNC_ETHERNET_SELECT1_MAX_INDEX,
				SYNC_ETHERNET_SELECT1_ENTRY_SIZE,
				NUM_OF(sync_ethernet_select1_reg_field),
				sync_ethernet_select1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SYNC_ETHERNET_MON1,
				SYNC_ETHERNET_MON1_OFFSET,
				SYNC_ETHERNET_MON1_MAX_INDEX,
				SYNC_ETHERNET_MON1_ENTRY_SIZE,
				NUM_OF(sync_ethernet_mon1_reg_field),
				sync_ethernet_mon1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TIME_OUT_INFO,
				TIME_OUT_INFO_OFFSET,
				TIME_OUT_INFO_MAX_INDEX,
				TIME_OUT_INFO_ENTRY_SIZE,
				NUM_OF(time_out_info_reg_field),
				time_out_info_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TIME_OUT_HAPPEN,
				TIME_OUT_HAPPEN_OFFSET,
				TIME_OUT_HAPPEN_MAX_INDEX,
				TIME_OUT_HAPPEN_ENTRY_SIZE,
				NUM_OF(time_out_happen_reg_field),
				time_out_happen_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_FIFO_RAM,
				IPE_AGING_FIFO_RAM_OFFSET,
				IPE_AGING_FIFO_RAM_MAX_INDEX,
				IPE_AGING_FIFO_RAM_ENTRY_SIZE,
				NUM_OF(ipe_aging_fifo_ram_reg_field),
				ipe_aging_fifo_ram_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_CTL,
				IPE_AGING_CTL_OFFSET,
				IPE_AGING_CTL_MAX_INDEX,
				IPE_AGING_CTL_ENTRY_SIZE,
				NUM_OF(ipe_aging_ctl_reg_field),
				ipe_aging_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_STATUS,
				IPE_AGING_STATUS_OFFSET,
				IPE_AGING_STATUS_MAX_INDEX,
				IPE_AGING_STATUS_ENTRY_SIZE,
				NUM_OF(ipe_aging_status_reg_field),
				ipe_aging_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_STATUS_MASK,
				IPE_AGING_STATUS_MASK_OFFSET,
				IPE_AGING_STATUS_MASK_MAX_INDEX,
				IPE_AGING_STATUS_MASK_ENTRY_SIZE,
				NUM_OF(ipe_aging_status_mask_reg_field),
				ipe_aging_status_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_INTR_VALUE_SET,
				IPE_AGING_INTR_VALUE_SET_OFFSET,
				IPE_AGING_INTR_VALUE_SET_MAX_INDEX,
				IPE_AGING_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(ipe_aging_intr_value_set_reg_field),
				ipe_aging_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_INTR_VALUE_RESET,
				IPE_AGING_INTR_VALUE_RESET_OFFSET,
				IPE_AGING_INTR_VALUE_RESET_MAX_INDEX,
				IPE_AGING_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(ipe_aging_intr_value_reset_reg_field),
				ipe_aging_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_INTR_MASK_SET,
				IPE_AGING_INTR_MASK_SET_OFFSET,
				IPE_AGING_INTR_MASK_SET_MAX_INDEX,
				IPE_AGING_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(ipe_aging_intr_mask_set_reg_field),
				ipe_aging_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_INTR_MASK_RESET,
				IPE_AGING_INTR_MASK_RESET_OFFSET,
				IPE_AGING_INTR_MASK_RESET_MAX_INDEX,
				IPE_AGING_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(ipe_aging_intr_mask_reset_reg_field),
				ipe_aging_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_INIT,
				IPE_AGING_INIT_OFFSET,
				IPE_AGING_INIT_MAX_INDEX,
				IPE_AGING_INIT_ENTRY_SIZE,
				NUM_OF(ipe_aging_init_reg_field),
				ipe_aging_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_INIT_DONE,
				IPE_AGING_INIT_DONE_OFFSET,
				IPE_AGING_INIT_DONE_MAX_INDEX,
				IPE_AGING_INIT_DONE_ENTRY_SIZE,
				NUM_OF(ipe_aging_init_done_reg_field),
				ipe_aging_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPEAGING_NORMAL_INTR_VALUE_SET,
				IPEAGING_NORMAL_INTR_VALUE_SET_OFFSET,
				IPEAGING_NORMAL_INTR_VALUE_SET_MAX_INDEX,
				IPEAGING_NORMAL_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(ipeaging_normal_intr_value_set_reg_field),
				ipeaging_normal_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPEAGING_NORMAL_INTR_VALUE_RESET,
				IPEAGING_NORMAL_INTR_VALUE_RESET_OFFSET,
				IPEAGING_NORMAL_INTR_VALUE_RESET_MAX_INDEX,
				IPEAGING_NORMAL_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(ipeaging_normal_intr_value_reset_reg_field),
				ipeaging_normal_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPEAGING_NORMAL_INTR_MASK_SET,
				IPEAGING_NORMAL_INTR_MASK_SET_OFFSET,
				IPEAGING_NORMAL_INTR_MASK_SET_MAX_INDEX,
				IPEAGING_NORMAL_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(ipeaging_normal_intr_mask_set_reg_field),
				ipeaging_normal_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPEAGING_NORMAL_INTR_MASK_RESET,
				IPEAGING_NORMAL_INTR_MASK_RESET_OFFSET,
				IPEAGING_NORMAL_INTR_MASK_RESET_MAX_INDEX,
				IPEAGING_NORMAL_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(ipeaging_normal_intr_mask_reset_reg_field),
				ipeaging_normal_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_AGING_FIFO_DEPTH,
				IPE_AGING_FIFO_DEPTH_OFFSET,
				IPE_AGING_FIFO_DEPTH_MAX_INDEX,
				IPE_AGING_FIFO_DEPTH_ENTRY_SIZE,
				NUM_OF(ipe_aging_fifo_depth_reg_field),
				ipe_aging_fifo_depth_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_DRAIN_ENABLE,
				IPE_FORWARD_DRAIN_ENABLE_OFFSET,
				IPE_FORWARD_DRAIN_ENABLE_MAX_INDEX,
				IPE_FORWARD_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(ipe_forward_drain_enable_reg_field),
				ipe_forward_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_CREDIT_VALUE_CFG,
				IPE_FORWARD_CREDIT_VALUE_CFG_OFFSET,
				IPE_FORWARD_CREDIT_VALUE_CFG_MAX_INDEX,
				IPE_FORWARD_CREDIT_VALUE_CFG_ENTRY_SIZE,
				NUM_OF(ipe_forward_credit_value_cfg_reg_field),
				ipe_forward_credit_value_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_THRD_CFG,
				IPE_FORWARD_THRD_CFG_OFFSET,
				IPE_FORWARD_THRD_CFG_MAX_INDEX,
				IPE_FORWARD_THRD_CFG_ENTRY_SIZE,
				NUM_OF(ipe_forward_thrd_cfg_reg_field),
				ipe_forward_thrd_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_STATS,
				IPE_FORWARD_STATS_OFFSET,
				IPE_FORWARD_STATS_MAX_INDEX,
				IPE_FORWARD_STATS_ENTRY_SIZE,
				NUM_OF(ipe_forward_stats_reg_field),
				ipe_forward_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_INTERRUPT,
				IPE_FORWARD_INTERRUPT_OFFSET,
				IPE_FORWARD_INTERRUPT_MAX_INDEX,
				IPE_FORWARD_INTERRUPT_ENTRY_SIZE,
				NUM_OF(ipe_forward_interrupt_reg_field),
				ipe_forward_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_CTL,
				IPE_FORWARD_CTL_OFFSET,
				IPE_FORWARD_CTL_MAX_INDEX,
				IPE_FORWARD_CTL_ENTRY_SIZE,
				NUM_OF(ipe_forward_ctl_reg_field),
				ipe_forward_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_SGMAC_CTL,
				IPE_FORWARD_SGMAC_CTL_OFFSET,
				IPE_FORWARD_SGMAC_CTL_MAX_INDEX,
				IPE_FORWARD_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(ipe_forward_sgmac_ctl_reg_field),
				ipe_forward_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD,
				IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_OFFSET,
				IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_forward_aps_bridge_table_parity_fail_record_reg_field),
				ipe_forward_aps_bridge_table_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD,
				IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_OFFSET,
				IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_forward_aps_select_table_parity_fail_record_reg_field),
				ipe_forward_aps_select_table_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD,
				IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_OFFSET,
				IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_forward_fwd_ext_table_parity_fail_record_reg_field),
				ipe_forward_fwd_ext_table_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD,
				IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_OFFSET,
				IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_forward_sequence_number_table_parity_fail_record_reg_field),
				ipe_forward_sequence_number_table_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_DRAIN_ENABLE,
				IPE_HDR_ADJ_DRAIN_ENABLE_OFFSET,
				IPE_HDR_ADJ_DRAIN_ENABLE_MAX_INDEX,
				IPE_HDR_ADJ_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_drain_enable_reg_field),
				ipe_hdr_adj_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_MODE_CTL,
				IPE_HDR_ADJ_MODE_CTL_OFFSET,
				IPE_HDR_ADJ_MODE_CTL_MAX_INDEX,
				IPE_HDR_ADJ_MODE_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_mode_ctl_reg_field),
				ipe_hdr_adj_mode_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_SGMAC_CTL,
				IPE_HDR_ADJ_SGMAC_CTL_OFFSET,
				IPE_HDR_ADJ_SGMAC_CTL_MAX_INDEX,
				IPE_HDR_ADJ_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_sgmac_ctl_reg_field),
				ipe_hdr_adj_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_CTL,
				IPE_HDR_ADJ_CTL_OFFSET,
				IPE_HDR_ADJ_CTL_MAX_INDEX,
				IPE_HDR_ADJ_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_ctl_reg_field),
				ipe_hdr_adj_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_VLAN_PTR,
				IPE_HDR_ADJ_VLAN_PTR_OFFSET,
				IPE_HDR_ADJ_VLAN_PTR_MAX_INDEX,
				IPE_HDR_ADJ_VLAN_PTR_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_vlan_ptr_reg_field),
				ipe_hdr_adj_vlan_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_EXP_MAP_TABLE,
				IPE_HDR_ADJ_EXP_MAP_TABLE_OFFSET,
				IPE_HDR_ADJ_EXP_MAP_TABLE_MAX_INDEX,
				IPE_HDR_ADJ_EXP_MAP_TABLE_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_exp_map_table_reg_field),
				ipe_hdr_adj_exp_map_table_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_PHY_PORT_MUX_CTL,
				IPE_HDR_ADJ_PHY_PORT_MUX_CTL_OFFSET,
				IPE_HDR_ADJ_PHY_PORT_MUX_CTL_MAX_INDEX,
				IPE_HDR_ADJ_PHY_PORT_MUX_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_phy_port_mux_ctl_reg_field),
				ipe_hdr_adj_phy_port_mux_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_MISC_CTL,
				IPE_HDR_ADJ_MISC_CTL_OFFSET,
				IPE_HDR_ADJ_MISC_CTL_MAX_INDEX,
				IPE_HDR_ADJ_MISC_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_misc_ctl_reg_field),
				ipe_hdr_adj_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_FIFO_THRD,
				IPE_HDR_ADJ_FIFO_THRD_OFFSET,
				IPE_HDR_ADJ_FIFO_THRD_MAX_INDEX,
				IPE_HDR_ADJ_FIFO_THRD_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_fifo_thrd_reg_field),
				ipe_hdr_adj_fifo_thrd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_INTERRUPT,
				IPE_HDR_ADJ_INTERRUPT_OFFSET,
				IPE_HDR_ADJ_INTERRUPT_MAX_INDEX,
				IPE_HDR_ADJ_INTERRUPT_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_interrupt_reg_field),
				ipe_hdr_adj_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_RANDOM_SEED_LOAD,
				IPE_HDR_ADJ_RANDOM_SEED_LOAD_OFFSET,
				IPE_HDR_ADJ_RANDOM_SEED_LOAD_MAX_INDEX,
				IPE_HDR_ADJ_RANDOM_SEED_LOAD_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_random_seed_load_reg_field),
				ipe_hdr_adj_random_seed_load_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_STATS,
				IPE_HDR_ADJ_STATS_OFFSET,
				IPE_HDR_ADJ_STATS_MAX_INDEX,
				IPE_HDR_ADJ_STATS_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_stats_reg_field),
				ipe_hdr_adj_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL,
				IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_OFFSET,
				IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_MAX_INDEX,
				IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_layer4_length_op_ctl_reg_field),
				ipe_hdr_adj_layer4_length_op_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_PARITY_FAIL_RECORD,
				IPE_HDR_ADJ_PARITY_FAIL_RECORD_OFFSET,
				IPE_HDR_ADJ_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_HDR_ADJ_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_parity_fail_record_reg_field),
				ipe_hdr_adj_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_DISABLE_CRC_UPD,
				IPE_HDR_ADJ_DISABLE_CRC_UPD_OFFSET,
				IPE_HDR_ADJ_DISABLE_CRC_UPD_MAX_INDEX,
				IPE_HDR_ADJ_DISABLE_CRC_UPD_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_disable_crc_upd_reg_field),
				ipe_hdr_adj_disable_crc_upd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_WRR_WEIGHT,
				IPE_HDR_ADJ_WRR_WEIGHT_OFFSET,
				IPE_HDR_ADJ_WRR_WEIGHT_MAX_INDEX,
				IPE_HDR_ADJ_WRR_WEIGHT_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_wrr_weight_reg_field),
				ipe_hdr_adj_wrr_weight_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE,
				IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_OFFSET,
				IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_MAX_INDEX,
				IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_addr_free_fifo_init_done_reg_field),
				ipe_hdr_adj_addr_free_fifo_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT,
				IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_OFFSET,
				IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_MAX_INDEX,
				IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_cmpc_res_word_ram_init_reg_field),
				ipe_hdr_adj_cmpc_res_word_ram_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HDR_ADJ_CREDIT_USED,
				IPE_HDR_ADJ_CREDIT_USED_OFFSET,
				IPE_HDR_ADJ_CREDIT_USED_MAX_INDEX,
				IPE_HDR_ADJ_CREDIT_USED_ENTRY_SIZE,
				NUM_OF(ipe_hdr_adj_credit_used_reg_field),
				ipe_hdr_adj_credit_used_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_INTERRUPT0,
				IPE_INTF_MAPPER_INTERRUPT0_OFFSET,
				IPE_INTF_MAPPER_INTERRUPT0_MAX_INDEX,
				IPE_INTF_MAPPER_INTERRUPT0_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_interrupt0_reg_field),
				ipe_intf_mapper_interrupt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_INTERRUPT1,
				IPE_INTF_MAPPER_INTERRUPT1_OFFSET,
				IPE_INTF_MAPPER_INTERRUPT1_MAX_INDEX,
				IPE_INTF_MAPPER_INTERRUPT1_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_interrupt1_reg_field),
				ipe_intf_mapper_interrupt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTF_MAPPER_CONFIG,
				INTF_MAPPER_CONFIG_OFFSET,
				INTF_MAPPER_CONFIG_MAX_INDEX,
				INTF_MAPPER_CONFIG_ENTRY_SIZE,
				NUM_OF(intf_mapper_config_reg_field),
				intf_mapper_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_INIT,
				IPE_INTF_MAPPER_INIT_OFFSET,
				IPE_INTF_MAPPER_INIT_MAX_INDEX,
				IPE_INTF_MAPPER_INIT_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_init_reg_field),
				ipe_intf_mapper_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_INIT_DONE,
				IPE_INTF_MAPPER_INIT_DONE_OFFSET,
				IPE_INTF_MAPPER_INIT_DONE_MAX_INDEX,
				IPE_INTF_MAPPER_INIT_DONE_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_init_done_reg_field),
				ipe_intf_mapper_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_DS_VLAN_CTL,
				IPE_DS_VLAN_CTL_OFFSET,
				IPE_DS_VLAN_CTL_MAX_INDEX,
				IPE_DS_VLAN_CTL_ENTRY_SIZE,
				NUM_OF(ipe_ds_vlan_ctl_reg_field),
				ipe_ds_vlan_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_CTL,
				IPE_INTF_MAPPER_CTL_OFFSET,
				IPE_INTF_MAPPER_CTL_MAX_INDEX,
				IPE_INTF_MAPPER_CTL_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_ctl_reg_field),
				ipe_intf_mapper_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_USER_ID_CTL,
				IPE_USER_ID_CTL_OFFSET,
				IPE_USER_ID_CTL_MAX_INDEX,
				IPE_USER_ID_CTL_ENTRY_SIZE,
				NUM_OF(ipe_user_id_ctl_reg_field),
				ipe_user_id_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_ROUTER_MAC_CTL,
				IPE_ROUTER_MAC_CTL_OFFSET,
				IPE_ROUTER_MAC_CTL_MAX_INDEX,
				IPE_ROUTER_MAC_CTL_ENTRY_SIZE,
				NUM_OF(ipe_router_mac_ctl_reg_field),
				ipe_router_mac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_MIN_PKT_LENGTH,
				IPE_INTF_MAPPER_MIN_PKT_LENGTH_OFFSET,
				IPE_INTF_MAPPER_MIN_PKT_LENGTH_MAX_INDEX,
				IPE_INTF_MAPPER_MIN_PKT_LENGTH_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_min_pkt_length_reg_field),
				ipe_intf_mapper_min_pkt_length_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_MAX_PKT_LENGTH,
				IPE_INTF_MAPPER_MAX_PKT_LENGTH_OFFSET,
				IPE_INTF_MAPPER_MAX_PKT_LENGTH_MAX_INDEX,
				IPE_INTF_MAPPER_MAX_PKT_LENGTH_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_max_pkt_length_reg_field),
				ipe_intf_mapper_max_pkt_length_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_THRESHOLD,
				IPE_INTF_MAPPER_THRESHOLD_OFFSET,
				IPE_INTF_MAPPER_THRESHOLD_MAX_INDEX,
				IPE_INTF_MAPPER_THRESHOLD_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_threshold_reg_field),
				ipe_intf_mapper_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_ESCAPE_CTL,
				IPE_BPDU_ESCAPE_CTL_OFFSET,
				IPE_BPDU_ESCAPE_CTL_MAX_INDEX,
				IPE_BPDU_ESCAPE_CTL_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_escape_ctl_reg_field),
				ipe_bpdu_escape_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_PROTOCOL_ESCAPE_CAM,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_OFFSET,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAX_INDEX,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_protocol_escape_cam_reg_field),
				ipe_bpdu_protocol_escape_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_PROTOCOL_ESCAPE_CAM2,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM2_OFFSET,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM2_MAX_INDEX,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM2_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_protocol_escape_cam2_reg_field),
				ipe_bpdu_protocol_escape_cam2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_PROTOCOL_ESCAPE_CAM3,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM3_OFFSET,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM3_MAX_INDEX,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM3_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_protocol_escape_cam3_reg_field),
				ipe_bpdu_protocol_escape_cam3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_OFFSET,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_MAX_INDEX,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_protocol_escape_cam_result_reg_field),
				ipe_bpdu_protocol_escape_cam_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_OFFSET,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_MAX_INDEX,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_protocol_escape_cam_result2_reg_field),
				ipe_bpdu_protocol_escape_cam_result2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_OFFSET,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_MAX_INDEX,
				IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_ENTRY_SIZE,
				NUM_OF(ipe_bpdu_protocol_escape_cam_result3_reg_field),
				ipe_bpdu_protocol_escape_cam_result3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_RX_DEBUG,
				IPE_INTF_MAPPER_RX_DEBUG_OFFSET,
				IPE_INTF_MAPPER_RX_DEBUG_MAX_INDEX,
				IPE_INTF_MAPPER_RX_DEBUG_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_rx_debug_reg_field),
				ipe_intf_mapper_rx_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_TX_DEBUG,
				IPE_INTF_MAPPER_TX_DEBUG_OFFSET,
				IPE_INTF_MAPPER_TX_DEBUG_MAX_INDEX,
				IPE_INTF_MAPPER_TX_DEBUG_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_tx_debug_reg_field),
				ipe_intf_mapper_tx_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_TCAM_ARB_STATS,
				IPE_INTF_MAPPER_TCAM_ARB_STATS_OFFSET,
				IPE_INTF_MAPPER_TCAM_ARB_STATS_MAX_INDEX,
				IPE_INTF_MAPPER_TCAM_ARB_STATS_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_tcam_arb_stats_reg_field),
				ipe_intf_mapper_tcam_arb_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_TB_INFO_STATS,
				IPE_INTF_MAPPER_TB_INFO_STATS_OFFSET,
				IPE_INTF_MAPPER_TB_INFO_STATS_MAX_INDEX,
				IPE_INTF_MAPPER_TB_INFO_STATS_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_tb_info_stats_reg_field),
				ipe_intf_mapper_tb_info_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_SHARED_DS_STATS,
				IPE_INTF_MAPPER_SHARED_DS_STATS_OFFSET,
				IPE_INTF_MAPPER_SHARED_DS_STATS_MAX_INDEX,
				IPE_INTF_MAPPER_SHARED_DS_STATS_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_shared_ds_stats_reg_field),
				ipe_intf_mapper_shared_ds_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS,
				IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_OFFSET,
				IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_MAX_INDEX,
				IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_ds_link_aggregate_group_stats_reg_field),
				ipe_intf_mapper_ds_link_aggregate_group_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_INTF_MAPPER_PARITY_FAIL_RECORD,
				IPE_INTF_MAPPER_PARITY_FAIL_RECORD_OFFSET,
				IPE_INTF_MAPPER_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_INTF_MAPPER_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_intf_mapper_parity_fail_record_reg_field),
				ipe_intf_mapper_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_INTERRUPT,
				IPE_LOOKUP_INTERRUPT_OFFSET,
				IPE_LOOKUP_INTERRUPT_MAX_INDEX,
				IPE_LOOKUP_INTERRUPT_ENTRY_SIZE,
				NUM_OF(ipe_lookup_interrupt_reg_field),
				ipe_lookup_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_CREDIT,
				IPE_PKT_PROC_CREDIT_OFFSET,
				IPE_PKT_PROC_CREDIT_MAX_INDEX,
				IPE_PKT_PROC_CREDIT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_credit_reg_field),
				ipe_pkt_proc_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_DUAL_INDEX_ORDER,
				IPE_DUAL_INDEX_ORDER_OFFSET,
				IPE_DUAL_INDEX_ORDER_MAX_INDEX,
				IPE_DUAL_INDEX_ORDER_ENTRY_SIZE,
				NUM_OF(ipe_dual_index_order_reg_field),
				ipe_dual_index_order_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_CREDIT_CFG,
				IPE_PKT_PROC_CREDIT_CFG_OFFSET,
				IPE_PKT_PROC_CREDIT_CFG_MAX_INDEX,
				IPE_PKT_PROC_CREDIT_CFG_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_credit_cfg_reg_field),
				ipe_pkt_proc_credit_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_DRAIN_ENABLE,
				IPE_LOOKUP_DRAIN_ENABLE_OFFSET,
				IPE_LOOKUP_DRAIN_ENABLE_MAX_INDEX,
				IPE_LOOKUP_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(ipe_lookup_drain_enable_reg_field),
				ipe_lookup_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_CUR_STATE_MACHINE,
				IPE_LOOKUP_CUR_STATE_MACHINE_OFFSET,
				IPE_LOOKUP_CUR_STATE_MACHINE_MAX_INDEX,
				IPE_LOOKUP_CUR_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(ipe_lookup_cur_state_machine_reg_field),
				ipe_lookup_cur_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_PARITY_FAIL_ADDR,
				IPE_LOOKUP_PARITY_FAIL_ADDR_OFFSET,
				IPE_LOOKUP_PARITY_FAIL_ADDR_MAX_INDEX,
				IPE_LOOKUP_PARITY_FAIL_ADDR_ENTRY_SIZE,
				NUM_OF(ipe_lookup_parity_fail_addr_reg_field),
				ipe_lookup_parity_fail_addr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_CTL,
				IPE_LOOKUP_CTL_OFFSET,
				IPE_LOOKUP_CTL_MAX_INDEX,
				IPE_LOOKUP_CTL_ENTRY_SIZE,
				NUM_OF(ipe_lookup_ctl_reg_field),
				ipe_lookup_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_RESULT_CTL,
				IPE_LOOKUP_RESULT_CTL_OFFSET,
				IPE_LOOKUP_RESULT_CTL_MAX_INDEX,
				IPE_LOOKUP_RESULT_CTL_ENTRY_SIZE,
				NUM_OF(ipe_lookup_result_ctl_reg_field),
				ipe_lookup_result_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LOOKUP_DEBUG_STATS,
				IPE_LOOKUP_DEBUG_STATS_OFFSET,
				IPE_LOOKUP_DEBUG_STATS_MAX_INDEX,
				IPE_LOOKUP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(ipe_lookup_debug_stats_reg_field),
				ipe_lookup_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_HASH_LOOKUP_RESULT_CTL,
				IPE_HASH_LOOKUP_RESULT_CTL_OFFSET,
				IPE_HASH_LOOKUP_RESULT_CTL_MAX_INDEX,
				IPE_HASH_LOOKUP_RESULT_CTL_ENTRY_SIZE,
				NUM_OF(ipe_hash_lookup_result_ctl_reg_field),
				ipe_hash_lookup_result_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_IPV4_MCAST_FORCE_ROUTE,
				IPE_IPV4_MCAST_FORCE_ROUTE_OFFSET,
				IPE_IPV4_MCAST_FORCE_ROUTE_MAX_INDEX,
				IPE_IPV4_MCAST_FORCE_ROUTE_ENTRY_SIZE,
				NUM_OF(ipe_ipv4_mcast_force_route_reg_field),
				ipe_ipv4_mcast_force_route_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_IPV6_MCAST_FORCE_ROUTE,
				IPE_IPV6_MCAST_FORCE_ROUTE_OFFSET,
				IPE_IPV6_MCAST_FORCE_ROUTE_MAX_INDEX,
				IPE_IPV6_MCAST_FORCE_ROUTE_ENTRY_SIZE,
				NUM_OF(ipe_ipv6_mcast_force_route_reg_field),
				ipe_ipv6_mcast_force_route_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTERRUPT,
				INTERRUPT_OFFSET,
				INTERRUPT_MAX_INDEX,
				INTERRUPT_ENTRY_SIZE,
				NUM_OF(interrupt_reg_field),
				interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				INTERRUPT_NORMAL,
				INTERRUPT_NORMAL_OFFSET,
				INTERRUPT_NORMAL_MAX_INDEX,
				INTERRUPT_NORMAL_ENTRY_SIZE,
				NUM_OF(interrupt_normal_reg_field),
				interrupt_normal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_PARITY_ENABLE,
				IPE_PKT_PROC_PARITY_ENABLE_OFFSET,
				IPE_PKT_PROC_PARITY_ENABLE_MAX_INDEX,
				IPE_PKT_PROC_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_parity_enable_reg_field),
				ipe_pkt_proc_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DRAIN_ENABLE,
				IPE_PKT_PROC_DRAIN_ENABLE_OFFSET,
				IPE_PKT_PROC_DRAIN_ENABLE_MAX_INDEX,
				IPE_PKT_PROC_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drain_enable_reg_field),
				ipe_pkt_proc_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_FORWARD_CREDIT,
				IPE_PKT_PROC_FORWARD_CREDIT_OFFSET,
				IPE_PKT_PROC_FORWARD_CREDIT_MAX_INDEX,
				IPE_PKT_PROC_FORWARD_CREDIT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_forward_credit_reg_field),
				ipe_pkt_proc_forward_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INIT,
				IPE_PKT_PROC_INIT_OFFSET,
				IPE_PKT_PROC_INIT_MAX_INDEX,
				IPE_PKT_PROC_INIT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_init_reg_field),
				ipe_pkt_proc_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_ACL_QOS_RAND_SEED_LOAD,
				IPE_ACL_QOS_RAND_SEED_LOAD_OFFSET,
				IPE_ACL_QOS_RAND_SEED_LOAD_MAX_INDEX,
				IPE_ACL_QOS_RAND_SEED_LOAD_ENTRY_SIZE,
				NUM_OF(ipe_acl_qos_rand_seed_load_reg_field),
				ipe_acl_qos_rand_seed_load_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_ACL_QOS_CTL,
				IPE_ACL_QOS_CTL_OFFSET,
				IPE_ACL_QOS_CTL_MAX_INDEX,
				IPE_ACL_QOS_CTL_ENTRY_SIZE,
				NUM_OF(ipe_acl_qos_ctl_reg_field),
				ipe_acl_qos_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_LEARNING_CACHE_VALID,
				IPE_LEARNING_CACHE_VALID_OFFSET,
				IPE_LEARNING_CACHE_VALID_MAX_INDEX,
				IPE_LEARNING_CACHE_VALID_ENTRY_SIZE,
				NUM_OF(ipe_learning_cache_valid_reg_field),
				ipe_learning_cache_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_ROUTE_CTL,
				IPE_ROUTE_CTL_OFFSET,
				IPE_ROUTE_CTL_MAX_INDEX,
				IPE_ROUTE_CTL_ENTRY_SIZE,
				NUM_OF(ipe_route_ctl_reg_field),
				ipe_route_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BRIDGE_CTL,
				IPE_BRIDGE_CTL_OFFSET,
				IPE_BRIDGE_CTL_MAX_INDEX,
				IPE_BRIDGE_CTL_ENTRY_SIZE,
				NUM_OF(ipe_bridge_ctl_reg_field),
				ipe_bridge_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_BRIDGE_STORM_CTL,
				IPE_BRIDGE_STORM_CTL_OFFSET,
				IPE_BRIDGE_STORM_CTL_MAX_INDEX,
				IPE_BRIDGE_STORM_CTL_ENTRY_SIZE,
				NUM_OF(ipe_bridge_storm_ctl_reg_field),
				ipe_bridge_storm_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_CLASSIFICATION_CTL,
				IPE_CLASSIFICATION_CTL_OFFSET,
				IPE_CLASSIFICATION_CTL_MAX_INDEX,
				IPE_CLASSIFICATION_CTL_ENTRY_SIZE,
				NUM_OF(ipe_classification_ctl_reg_field),
				ipe_classification_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_CLASSIFICATION_PHB_OFFSET_TABLE,
				IPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET,
				IPE_CLASSIFICATION_PHB_OFFSET_TABLE_MAX_INDEX,
				IPE_CLASSIFICATION_PHB_OFFSET_TABLE_ENTRY_SIZE,
				NUM_OF(ipe_classification_phb_offset_table_reg_field),
				ipe_classification_phb_offset_table_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_ROUTE_MARTIAN_ADDR,
				IPE_ROUTE_MARTIAN_ADDR_OFFSET,
				IPE_ROUTE_MARTIAN_ADDR_MAX_INDEX,
				IPE_ROUTE_MARTIAN_ADDR_ENTRY_SIZE,
				NUM_OF(ipe_route_martian_addr_reg_field),
				ipe_route_martian_addr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_CLASSIFICATION_PATH_MAP_TABLE,
				IPE_CLASSIFICATION_PATH_MAP_TABLE_OFFSET,
				IPE_CLASSIFICATION_PATH_MAP_TABLE_MAX_INDEX,
				IPE_CLASSIFICATION_PATH_MAP_TABLE_ENTRY_SIZE,
				NUM_OF(ipe_classification_path_map_table_reg_field),
				ipe_classification_path_map_table_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_MPLS_CTL,
				IPE_MPLS_CTL_OFFSET,
				IPE_MPLS_CTL_MAX_INDEX,
				IPE_MPLS_CTL_ENTRY_SIZE,
				NUM_OF(ipe_mpls_ctl_reg_field),
				ipe_mpls_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_IPG_CTL,
				IPE_IPG_CTL_OFFSET,
				IPE_IPG_CTL_MAX_INDEX,
				IPE_IPG_CTL_ENTRY_SIZE,
				NUM_OF(ipe_ipg_ctl_reg_field),
				ipe_ipg_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_EXCEPTION3_CTL,
				IPE_EXCEPTION3_CTL_OFFSET,
				IPE_EXCEPTION3_CTL_MAX_INDEX,
				IPE_EXCEPTION3_CTL_ENTRY_SIZE,
				NUM_OF(ipe_exception3_ctl_reg_field),
				ipe_exception3_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_EXCEPTION3_CAM,
				IPE_EXCEPTION3_CAM_OFFSET,
				IPE_EXCEPTION3_CAM_MAX_INDEX,
				IPE_EXCEPTION3_CAM_ENTRY_SIZE,
				NUM_OF(ipe_exception3_cam_reg_field),
				ipe_exception3_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_EXCEPTION3_CAM_RESULT,
				IPE_EXCEPTION3_CAM_RESULT_OFFSET,
				IPE_EXCEPTION3_CAM_RESULT_MAX_INDEX,
				IPE_EXCEPTION3_CAM_RESULT_ENTRY_SIZE,
				NUM_OF(ipe_exception3_cam_result_reg_field),
				ipe_exception3_cam_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_EXCEPTION3_CAM2,
				IPE_EXCEPTION3_CAM2_OFFSET,
				IPE_EXCEPTION3_CAM2_MAX_INDEX,
				IPE_EXCEPTION3_CAM2_ENTRY_SIZE,
				NUM_OF(ipe_exception3_cam2_reg_field),
				ipe_exception3_cam2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_EXCEPTION3_CAM2_RESULT,
				IPE_EXCEPTION3_CAM2_RESULT_OFFSET,
				IPE_EXCEPTION3_CAM2_RESULT_MAX_INDEX,
				IPE_EXCEPTION3_CAM2_RESULT_ENTRY_SIZE,
				NUM_OF(ipe_exception3_cam2_result_reg_field),
				ipe_exception3_cam2_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DISCARD_SRC,
				IPE_PKT_PROC_DISCARD_SRC_OFFSET,
				IPE_PKT_PROC_DISCARD_SRC_MAX_INDEX,
				IPE_PKT_PROC_DISCARD_SRC_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_discard_src_reg_field),
				ipe_pkt_proc_discard_src_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STORM_CTL_UPDATE_CNT,
				IPE_STORM_CTL_UPDATE_CNT_OFFSET,
				IPE_STORM_CTL_UPDATE_CNT_MAX_INDEX,
				IPE_STORM_CTL_UPDATE_CNT_ENTRY_SIZE,
				NUM_OF(ipe_storm_ctl_update_cnt_reg_field),
				ipe_storm_ctl_update_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INPUT_PKT_INFO_CNT,
				IPE_PKT_PROC_INPUT_PKT_INFO_CNT_OFFSET,
				IPE_PKT_PROC_INPUT_PKT_INFO_CNT_MAX_INDEX,
				IPE_PKT_PROC_INPUT_PKT_INFO_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_input_pkt_info_cnt_reg_field),
				ipe_pkt_proc_input_pkt_info_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INPUT_PAR_RESULT_CNT,
				IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_OFFSET,
				IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_MAX_INDEX,
				IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_input_par_result_cnt_reg_field),
				ipe_pkt_proc_input_par_result_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INPUT_TRIG_CNT,
				IPE_PKT_PROC_INPUT_TRIG_CNT_OFFSET,
				IPE_PKT_PROC_INPUT_TRIG_CNT_MAX_INDEX,
				IPE_PKT_PROC_INPUT_TRIG_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_input_trig_cnt_reg_field),
				ipe_pkt_proc_input_trig_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT,
				IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_OFFSET,
				IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_MAX_INDEX,
				IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_input_tb_info_ds_cnt_reg_field),
				ipe_pkt_proc_input_tb_info_ds_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT,
				IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_OFFSET,
				IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_MAX_INDEX,
				IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_input_policing_result_cnt_reg_field),
				ipe_pkt_proc_input_policing_result_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT,
				IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_OFFSET,
				IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_MAX_INDEX,
				IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_input_forward_done_cnt_reg_field),
				ipe_pkt_proc_input_forward_done_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT,
				IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_OFFSET,
				IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_MAX_INDEX,
				IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_output_policing_req_cnt_reg_field),
				ipe_pkt_proc_output_policing_req_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT,
				IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_OFFSET,
				IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_MAX_INDEX,
				IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_output_cla_result_cnt_reg_field),
				ipe_pkt_proc_output_cla_result_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_OUTPUT_RESULT_CNT,
				IPE_PKT_PROC_OUTPUT_RESULT_CNT_OFFSET,
				IPE_PKT_PROC_OUTPUT_RESULT_CNT_MAX_INDEX,
				IPE_PKT_PROC_OUTPUT_RESULT_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_output_result_cnt_reg_field),
				ipe_pkt_proc_output_result_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT,
				IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_OFFSET,
				IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_MAX_INDEX,
				IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_output_pkt_proc_done_cnt_reg_field),
				ipe_pkt_proc_output_pkt_proc_done_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_FROM_FORMER_CNT,
				IPE_PKT_PROC_DROP_FROM_FORMER_CNT_OFFSET,
				IPE_PKT_PROC_DROP_FROM_FORMER_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_FROM_FORMER_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_from_former_cnt_reg_field),
				ipe_pkt_proc_drop_from_former_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_LOOKUP_CNT,
				IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_lookup_cnt_reg_field),
				ipe_pkt_proc_drop_in_lookup_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_EXPAND_CNT,
				IPE_PKT_PROC_DROP_IN_EXPAND_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_EXPAND_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_EXPAND_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_expand_cnt_reg_field),
				ipe_pkt_proc_drop_in_expand_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_ACL_CNT,
				IPE_PKT_PROC_DROP_IN_ACL_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_ACL_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_ACL_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_acl_cnt_reg_field),
				ipe_pkt_proc_drop_in_acl_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_QOS_CNT,
				IPE_PKT_PROC_DROP_IN_QOS_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_QOS_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_QOS_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_qos_cnt_reg_field),
				ipe_pkt_proc_drop_in_qos_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_ROUTING_CNT,
				IPE_PKT_PROC_DROP_IN_ROUTING_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_ROUTING_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_ROUTING_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_routing_cnt_reg_field),
				ipe_pkt_proc_drop_in_routing_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_BRIDGE_CNT,
				IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_bridge_cnt_reg_field),
				ipe_pkt_proc_drop_in_bridge_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_LEARN_CNT,
				IPE_PKT_PROC_DROP_IN_LEARN_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_LEARN_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_LEARN_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_learn_cnt_reg_field),
				ipe_pkt_proc_drop_in_learn_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT,
				IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_storm_ctl_cnt_reg_field),
				ipe_pkt_proc_drop_in_storm_ctl_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_DROP_IN_MPLS_CNT,
				IPE_PKT_PROC_DROP_IN_MPLS_CNT_OFFSET,
				IPE_PKT_PROC_DROP_IN_MPLS_CNT_MAX_INDEX,
				IPE_PKT_PROC_DROP_IN_MPLS_CNT_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_drop_in_mpls_cnt_reg_field),
				ipe_pkt_proc_drop_in_mpls_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_PKT_PROC_PARITY_FAIL_RECORD,
				IPE_PKT_PROC_PARITY_FAIL_RECORD_OFFSET,
				IPE_PKT_PROC_PARITY_FAIL_RECORD_MAX_INDEX,
				IPE_PKT_PROC_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(ipe_pkt_proc_parity_fail_record_reg_field),
				ipe_pkt_proc_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_CTL_IPE_PHB_INTF,
				IPE_STATS_CTL_IPE_PHB_INTF_OFFSET,
				IPE_STATS_CTL_IPE_PHB_INTF_MAX_INDEX,
				IPE_STATS_CTL_IPE_PHB_INTF_ENTRY_SIZE,
				NUM_OF(ipe_stats_ctl_ipe_phb_intf_reg_field),
				ipe_stats_ctl_ipe_phb_intf_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INIT_IPE_PHB_INTF,
				IPE_STATS_INIT_IPE_PHB_INTF_OFFSET,
				IPE_STATS_INIT_IPE_PHB_INTF_MAX_INDEX,
				IPE_STATS_INIT_IPE_PHB_INTF_ENTRY_SIZE,
				NUM_OF(ipe_stats_init_ipe_phb_intf_reg_field),
				ipe_stats_init_ipe_phb_intf_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INIT_DONE_IPE_PHB_INTF,
				IPE_STATS_INIT_DONE_IPE_PHB_INTF_OFFSET,
				IPE_STATS_INIT_DONE_IPE_PHB_INTF_MAX_INDEX,
				IPE_STATS_INIT_DONE_IPE_PHB_INTF_ENTRY_SIZE,
				NUM_OF(ipe_stats_init_done_ipe_phb_intf_reg_field),
				ipe_stats_init_done_ipe_phb_intf_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_CTL_IPE_OVERALL_FWD,
				IPE_STATS_CTL_IPE_OVERALL_FWD_OFFSET,
				IPE_STATS_CTL_IPE_OVERALL_FWD_MAX_INDEX,
				IPE_STATS_CTL_IPE_OVERALL_FWD_ENTRY_SIZE,
				NUM_OF(ipe_stats_ctl_ipe_overall_fwd_reg_field),
				ipe_stats_ctl_ipe_overall_fwd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INIT_IPE_OVERALL_FWD,
				IPE_STATS_INIT_IPE_OVERALL_FWD_OFFSET,
				IPE_STATS_INIT_IPE_OVERALL_FWD_MAX_INDEX,
				IPE_STATS_INIT_IPE_OVERALL_FWD_ENTRY_SIZE,
				NUM_OF(ipe_stats_init_ipe_overall_fwd_reg_field),
				ipe_stats_init_ipe_overall_fwd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INIT_DONE_IPE_OVERALL_FWD,
				IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_OFFSET,
				IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_MAX_INDEX,
				IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_ENTRY_SIZE,
				NUM_OF(ipe_stats_init_done_ipe_overall_fwd_reg_field),
				ipe_stats_init_done_ipe_overall_fwd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INTR_VALUE_SET,
				IPE_STATS_INTR_VALUE_SET_OFFSET,
				IPE_STATS_INTR_VALUE_SET_MAX_INDEX,
				IPE_STATS_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(ipe_stats_intr_value_set_reg_field),
				ipe_stats_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INTR_VALUE_RESET,
				IPE_STATS_INTR_VALUE_RESET_OFFSET,
				IPE_STATS_INTR_VALUE_RESET_MAX_INDEX,
				IPE_STATS_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(ipe_stats_intr_value_reset_reg_field),
				ipe_stats_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INTR_MASK_SET,
				IPE_STATS_INTR_MASK_SET_OFFSET,
				IPE_STATS_INTR_MASK_SET_MAX_INDEX,
				IPE_STATS_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(ipe_stats_intr_mask_set_reg_field),
				ipe_stats_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INTR_MASK_RESET,
				IPE_STATS_INTR_MASK_RESET_OFFSET,
				IPE_STATS_INTR_MASK_RESET_MAX_INDEX,
				IPE_STATS_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(ipe_stats_intr_mask_reset_reg_field),
				ipe_stats_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_DEBUG_STATS,
				IPE_STATS_DEBUG_STATS_OFFSET,
				IPE_STATS_DEBUG_STATS_MAX_INDEX,
				IPE_STATS_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(ipe_stats_debug_stats_reg_field),
				ipe_stats_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_CTL_IPE_PORT_LOG,
				IPE_STATS_CTL_IPE_PORT_LOG_OFFSET,
				IPE_STATS_CTL_IPE_PORT_LOG_MAX_INDEX,
				IPE_STATS_CTL_IPE_PORT_LOG_ENTRY_SIZE,
				NUM_OF(ipe_stats_ctl_ipe_port_log_reg_field),
				ipe_stats_ctl_ipe_port_log_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INIT_IPE_PORT_LOG,
				IPE_STATS_INIT_IPE_PORT_LOG_OFFSET,
				IPE_STATS_INIT_IPE_PORT_LOG_MAX_INDEX,
				IPE_STATS_INIT_IPE_PORT_LOG_ENTRY_SIZE,
				NUM_OF(ipe_stats_init_ipe_port_log_reg_field),
				ipe_stats_init_ipe_port_log_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				IPE_STATS_INIT_DONE_IPE_PORT_LOG,
				IPE_STATS_INIT_DONE_IPE_PORT_LOG_OFFSET,
				IPE_STATS_INIT_DONE_IPE_PORT_LOG_MAX_INDEX,
				IPE_STATS_INIT_DONE_IPE_PORT_LOG_ENTRY_SIZE,
				NUM_OF(ipe_stats_init_done_ipe_port_log_reg_field),
				ipe_stats_init_done_ipe_port_log_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MAC_MUX_CALENDAR,
				MAC_MUX_CALENDAR_OFFSET,
				MAC_MUX_CALENDAR_MAX_INDEX,
				MAC_MUX_CALENDAR_ENTRY_SIZE,
				NUM_OF(mac_mux_calendar_reg_field),
				mac_mux_calendar_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MAC_MUX_WALKER,
				MAC_MUX_WALKER_OFFSET,
				MAC_MUX_WALKER_MAX_INDEX,
				MAC_MUX_WALKER_ENTRY_SIZE,
				NUM_OF(mac_mux_walker_reg_field),
				mac_mux_walker_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MAC_MUX_STAT_SEL,
				MAC_MUX_STAT_SEL_OFFSET,
				MAC_MUX_STAT_SEL_MAX_INDEX,
				MAC_MUX_STAT_SEL_ENTRY_SIZE,
				NUM_OF(mac_mux_stat_sel_reg_field),
				mac_mux_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MAC_MUX_DEBUG_STATS,
				MAC_MUX_DEBUG_STATS_OFFSET,
				MAC_MUX_DEBUG_STATS_MAX_INDEX,
				MAC_MUX_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(mac_mux_debug_stats_reg_field),
				mac_mux_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MUX_AGG0_INTERRUPT_FATAL,
				MUX_AGG0_INTERRUPT_FATAL_OFFSET,
				MUX_AGG0_INTERRUPT_FATAL_MAX_INDEX,
				MUX_AGG0_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(mux_agg0_interrupt_fatal_reg_field),
				mux_agg0_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MUX_AGG1_INTERRUPT_FATAL,
				MUX_AGG1_INTERRUPT_FATAL_OFFSET,
				MUX_AGG1_INTERRUPT_FATAL_MAX_INDEX,
				MUX_AGG1_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(mux_agg1_interrupt_fatal_reg_field),
				mux_agg1_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MUX_AGG2_INTERRUPT_FATAL,
				MUX_AGG2_INTERRUPT_FATAL_OFFSET,
				MUX_AGG2_INTERRUPT_FATAL_MAX_INDEX,
				MUX_AGG2_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(mux_agg2_interrupt_fatal_reg_field),
				mux_agg2_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MUX_AGG3_INTERRUPT_FATAL,
				MUX_AGG3_INTERRUPT_FATAL_OFFSET,
				MUX_AGG3_INTERRUPT_FATAL_MAX_INDEX,
				MUX_AGG3_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(mux_agg3_interrupt_fatal_reg_field),
				mux_agg3_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MUX_AGG_PARITY_ENABLE,
				MUX_AGG_PARITY_ENABLE_OFFSET,
				MUX_AGG_PARITY_ENABLE_MAX_INDEX,
				MUX_AGG_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(mux_agg_parity_enable_reg_field),
				mux_agg_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_CTL,
				MET_FIFO_CTL_OFFSET,
				MET_FIFO_CTL_MAX_INDEX,
				MET_FIFO_CTL_ENTRY_SIZE,
				NUM_OF(met_fifo_ctl_reg_field),
				met_fifo_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_FORCE_USE_RCD_RAM,
				MET_FIFO_FORCE_USE_RCD_RAM_OFFSET,
				MET_FIFO_FORCE_USE_RCD_RAM_MAX_INDEX,
				MET_FIFO_FORCE_USE_RCD_RAM_ENTRY_SIZE,
				NUM_OF(met_fifo_force_use_rcd_ram_reg_field),
				met_fifo_force_use_rcd_ram_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_WRR_CTL,
				MET_FIFO_WRR_CTL_OFFSET,
				MET_FIFO_WRR_CTL_MAX_INDEX,
				MET_FIFO_WRR_CTL_ENTRY_SIZE,
				NUM_OF(met_fifo_wrr_ctl_reg_field),
				met_fifo_wrr_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_FIFO_THRESHOLD,
				MET_FIFO_INPUT_FIFO_THRESHOLD_OFFSET,
				MET_FIFO_INPUT_FIFO_THRESHOLD_MAX_INDEX,
				MET_FIFO_INPUT_FIFO_THRESHOLD_ENTRY_SIZE,
				NUM_OF(met_fifo_input_fifo_threshold_reg_field),
				met_fifo_input_fifo_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_START_PTR,
				MET_FIFO_START_PTR_OFFSET,
				MET_FIFO_START_PTR_MAX_INDEX,
				MET_FIFO_START_PTR_ENTRY_SIZE,
				NUM_OF(met_fifo_start_ptr_reg_field),
				met_fifo_start_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_END_PTR,
				MET_FIFO_END_PTR_OFFSET,
				MET_FIFO_END_PTR_MAX_INDEX,
				MET_FIFO_END_PTR_ENTRY_SIZE,
				NUM_OF(met_fifo_end_ptr_reg_field),
				met_fifo_end_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_FIFO_DEPTH,
				MET_FIFO_INPUT_FIFO_DEPTH_OFFSET,
				MET_FIFO_INPUT_FIFO_DEPTH_MAX_INDEX,
				MET_FIFO_INPUT_FIFO_DEPTH_ENTRY_SIZE,
				NUM_OF(met_fifo_input_fifo_depth_reg_field),
				met_fifo_input_fifo_depth_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INIT,
				MET_FIFO_INIT_OFFSET,
				MET_FIFO_INIT_MAX_INDEX,
				MET_FIFO_INIT_ENTRY_SIZE,
				NUM_OF(met_fifo_init_reg_field),
				met_fifo_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INIT_DONE,
				MET_FIFO_INIT_DONE_OFFSET,
				MET_FIFO_INIT_DONE_MAX_INDEX,
				MET_FIFO_INIT_DONE_ENTRY_SIZE,
				NUM_OF(met_fifo_init_done_reg_field),
				met_fifo_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_MAX_INIT_CNT,
				MET_FIFO_MAX_INIT_CNT_OFFSET,
				MET_FIFO_MAX_INIT_CNT_MAX_INDEX,
				MET_FIFO_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_max_init_cnt_reg_field),
				met_fifo_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_MCAST_ENABLE,
				MET_FIFO_MCAST_ENABLE_OFFSET,
				MET_FIFO_MCAST_ENABLE_MAX_INDEX,
				MET_FIFO_MCAST_ENABLE_ENTRY_SIZE,
				NUM_OF(met_fifo_mcast_enable_reg_field),
				met_fifo_mcast_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_MSG_CNT,
				MET_FIFO_MSG_CNT_OFFSET,
				MET_FIFO_MSG_CNT_MAX_INDEX,
				MET_FIFO_MSG_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_msg_cnt_reg_field),
				met_fifo_msg_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_WR_PTR,
				MET_FIFO_WR_PTR_OFFSET,
				MET_FIFO_WR_PTR_MAX_INDEX,
				MET_FIFO_WR_PTR_ENTRY_SIZE,
				NUM_OF(met_fifo_wr_ptr_reg_field),
				met_fifo_wr_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_RD_PTR,
				MET_FIFO_RD_PTR_OFFSET,
				MET_FIFO_RD_PTR_MAX_INDEX,
				MET_FIFO_RD_PTR_ENTRY_SIZE,
				NUM_OF(met_fifo_rd_ptr_reg_field),
				met_fifo_rd_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_WRR_WEIGHT_CNT,
				MET_FIFO_WRR_WEIGHT_CNT_OFFSET,
				MET_FIFO_WRR_WEIGHT_CNT_MAX_INDEX,
				MET_FIFO_WRR_WEIGHT_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_wrr_weight_cnt_reg_field),
				met_fifo_wrr_weight_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_PENDING_MCAST_CNT,
				MET_FIFO_PENDING_MCAST_CNT_OFFSET,
				MET_FIFO_PENDING_MCAST_CNT_MAX_INDEX,
				MET_FIFO_PENDING_MCAST_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_pending_mcast_cnt_reg_field),
				met_fifo_pending_mcast_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_UPDATE_RCD_ERROR_SPOT,
				MET_FIFO_UPDATE_RCD_ERROR_SPOT_OFFSET,
				MET_FIFO_UPDATE_RCD_ERROR_SPOT_MAX_INDEX,
				MET_FIFO_UPDATE_RCD_ERROR_SPOT_ENTRY_SIZE,
				NUM_OF(met_fifo_update_rcd_error_spot_reg_field),
				met_fifo_update_rcd_error_spot_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_EN_QUE_CREDIT,
				MET_FIFO_EN_QUE_CREDIT_OFFSET,
				MET_FIFO_EN_QUE_CREDIT_MAX_INDEX,
				MET_FIFO_EN_QUE_CREDIT_ENTRY_SIZE,
				NUM_OF(met_fifo_en_que_credit_reg_field),
				met_fifo_en_que_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_TB_INFO_ARB_CREDIT,
				MET_FIFO_TB_INFO_ARB_CREDIT_OFFSET,
				MET_FIFO_TB_INFO_ARB_CREDIT_MAX_INDEX,
				MET_FIFO_TB_INFO_ARB_CREDIT_ENTRY_SIZE,
				NUM_OF(met_fifo_tb_info_arb_credit_reg_field),
				met_fifo_tb_info_arb_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFOQ_MGR_CREDIT,
				MET_FIFOQ_MGR_CREDIT_OFFSET,
				MET_FIFOQ_MGR_CREDIT_MAX_INDEX,
				MET_FIFOQ_MGR_CREDIT_ENTRY_SIZE,
				NUM_OF(met_fifoq_mgr_credit_reg_field),
				met_fifoq_mgr_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_PARITY_ENABLE,
				MET_FIFO_PARITY_ENABLE_OFFSET,
				MET_FIFO_PARITY_ENABLE_MAX_INDEX,
				MET_FIFO_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(met_fifo_parity_enable_reg_field),
				met_fifo_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD,
				MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_OFFSET,
				MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_MAX_INDEX,
				MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_ENTRY_SIZE,
				NUM_OF(met_fifoq_write_rcd_upd_fifo_thrd_reg_field),
				met_fifoq_write_rcd_upd_fifo_thrd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_DRAIN_ENABLE,
				MET_FIFO_DRAIN_ENABLE_OFFSET,
				MET_FIFO_DRAIN_ENABLE_MAX_INDEX,
				MET_FIFO_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(met_fifo_drain_enable_reg_field),
				met_fifo_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_WRR_WT_CFG,
				MET_FIFO_WRR_WT_CFG_OFFSET,
				MET_FIFO_WRR_WT_CFG_MAX_INDEX,
				MET_FIFO_WRR_WT_CFG_ENTRY_SIZE,
				NUM_OF(met_fifo_wrr_wt_cfg_reg_field),
				met_fifo_wrr_wt_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_WRR_WT,
				MET_FIFO_WRR_WT_OFFSET,
				MET_FIFO_WRR_WT_MAX_INDEX,
				MET_FIFO_WRR_WT_ENTRY_SIZE,
				NUM_OF(met_fifo_wrr_wt_reg_field),
				met_fifo_wrr_wt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_RD_CUR_STATE_MACHINE,
				MET_FIFO_RD_CUR_STATE_MACHINE_OFFSET,
				MET_FIFO_RD_CUR_STATE_MACHINE_MAX_INDEX,
				MET_FIFO_RD_CUR_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(met_fifo_rd_cur_state_machine_reg_field),
				met_fifo_rd_cur_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_EN_QUE_MSG_STATS,
				MET_FIFO_INPUT_EN_QUE_MSG_STATS_OFFSET,
				MET_FIFO_INPUT_EN_QUE_MSG_STATS_MAX_INDEX,
				MET_FIFO_INPUT_EN_QUE_MSG_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_input_en_que_msg_stats_reg_field),
				met_fifo_input_en_que_msg_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_EN_QUE_MSG_STATS,
				MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_OFFSET,
				MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_MAX_INDEX,
				MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_output_en_que_msg_stats_reg_field),
				met_fifo_output_en_que_msg_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS,
				MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_OFFSET,
				MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_MAX_INDEX,
				MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_inputq_write_rcd_update_stats_reg_field),
				met_fifo_inputq_write_rcd_update_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS,
				MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_OFFSET,
				MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_MAX_INDEX,
				MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_output_free_buf_msg_stats_reg_field),
				met_fifo_output_free_buf_msg_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_TB_INFO_REQ_STATS,
				MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_OFFSET,
				MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_MAX_INDEX,
				MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_output_tb_info_req_stats_reg_field),
				met_fifo_output_tb_info_req_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS,
				MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_OFFSET,
				MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_MAX_INDEX,
				MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_input_tb_info_arb_done_stats_reg_field),
				met_fifo_input_tb_info_arb_done_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS,
				MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_OFFSET,
				MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_MAX_INDEX,
				MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_input_tb_info_rd_valid_stats_reg_field),
				met_fifo_input_tb_info_rd_valid_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS,
				MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_OFFSET,
				MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_MAX_INDEX,
				MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_inputq_write_met_fifo_done_stats_reg_field),
				met_fifo_inputq_write_met_fifo_done_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_RCD_DONE_STATS,
				MET_FIFO_OUTPUT_RCD_DONE_STATS_OFFSET,
				MET_FIFO_OUTPUT_RCD_DONE_STATS_MAX_INDEX,
				MET_FIFO_OUTPUT_RCD_DONE_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_output_rcd_done_stats_reg_field),
				met_fifo_output_rcd_done_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS,
				MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_OFFSET,
				MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_MAX_INDEX,
				MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_output_enque_discard_stats_reg_field),
				met_fifo_output_enque_discard_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_FREE_BUF_CNT,
				MET_FIFO_OUTPUT_FREE_BUF_CNT_OFFSET,
				MET_FIFO_OUTPUT_FREE_BUF_CNT_MAX_INDEX,
				MET_FIFO_OUTPUT_FREE_BUF_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_output_free_buf_cnt_reg_field),
				met_fifo_output_free_buf_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT,
				MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_OFFSET,
				MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_MAX_INDEX,
				MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_output_met_fifo_buf_cnt_reg_field),
				met_fifo_output_met_fifo_buf_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_UPD_BUF_CNT,
				MET_FIFO_INPUT_UPD_BUF_CNT_OFFSET,
				MET_FIFO_INPUT_UPD_BUF_CNT_MAX_INDEX,
				MET_FIFO_INPUT_UPD_BUF_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_input_upd_buf_cnt_reg_field),
				met_fifo_input_upd_buf_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_BUF_STORE_BUF_CNT,
				MET_FIFO_INPUT_BUF_STORE_BUF_CNT_OFFSET,
				MET_FIFO_INPUT_BUF_STORE_BUF_CNT_MAX_INDEX,
				MET_FIFO_INPUT_BUF_STORE_BUF_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_input_buf_store_buf_cnt_reg_field),
				met_fifo_input_buf_store_buf_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_UCAST_MSG_CNT,
				MET_FIFO_INPUT_UCAST_MSG_CNT_OFFSET,
				MET_FIFO_INPUT_UCAST_MSG_CNT_MAX_INDEX,
				MET_FIFO_INPUT_UCAST_MSG_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_input_ucast_msg_cnt_reg_field),
				met_fifo_input_ucast_msg_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INPUT_MCAST_MSG_CNT,
				MET_FIFO_INPUT_MCAST_MSG_CNT_OFFSET,
				MET_FIFO_INPUT_MCAST_MSG_CNT_MAX_INDEX,
				MET_FIFO_INPUT_MCAST_MSG_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_input_mcast_msg_cnt_reg_field),
				met_fifo_input_mcast_msg_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_UCAST_MSG_CNT,
				MET_FIFO_OUTPUT_UCAST_MSG_CNT_OFFSET,
				MET_FIFO_OUTPUT_UCAST_MSG_CNT_MAX_INDEX,
				MET_FIFO_OUTPUT_UCAST_MSG_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_output_ucast_msg_cnt_reg_field),
				met_fifo_output_ucast_msg_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_OUTPUT_MCAST_MSG_CNT,
				MET_FIFO_OUTPUT_MCAST_MSG_CNT_OFFSET,
				MET_FIFO_OUTPUT_MCAST_MSG_CNT_MAX_INDEX,
				MET_FIFO_OUTPUT_MCAST_MSG_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_output_mcast_msg_cnt_reg_field),
				met_fifo_output_mcast_msg_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_ECC_CTL,
				MET_FIFO_ECC_CTL_OFFSET,
				MET_FIFO_ECC_CTL_MAX_INDEX,
				MET_FIFO_ECC_CTL_ENTRY_SIZE,
				NUM_OF(met_fifo_ecc_ctl_reg_field),
				met_fifo_ecc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_ECC_ERROR_STATS,
				MET_FIFO_ECC_ERROR_STATS_OFFSET,
				MET_FIFO_ECC_ERROR_STATS_MAX_INDEX,
				MET_FIFO_ECC_ERROR_STATS_ENTRY_SIZE,
				NUM_OF(met_fifo_ecc_error_stats_reg_field),
				met_fifo_ecc_error_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT,
				MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_OFFSET,
				MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_MAX_INDEX,
				MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_ENTRY_SIZE,
				NUM_OF(met_fifo_met_entry_ecc_discard_cnt_reg_field),
				met_fifo_met_entry_ecc_discard_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_PARITY_FAIL_RECORD,
				MET_FIFO_PARITY_FAIL_RECORD_OFFSET,
				MET_FIFO_PARITY_FAIL_RECORD_MAX_INDEX,
				MET_FIFO_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(met_fifo_parity_fail_record_reg_field),
				met_fifo_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				MET_FIFO_INTERRUPT,
				MET_FIFO_INTERRUPT_OFFSET,
				MET_FIFO_INTERRUPT_MAX_INDEX,
				MET_FIFO_INTERRUPT_ENTRY_SIZE,
				NUM_OF(met_fifo_interrupt_reg_field),
				met_fifo_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_DRAIN_ENABLE,
				NET_RX_DRAIN_ENABLE_OFFSET,
				NET_RX_DRAIN_ENABLE_MAX_INDEX,
				NET_RX_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(net_rx_drain_enable_reg_field),
				net_rx_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_CTL,
				NET_RX_CTL_OFFSET,
				NET_RX_CTL_MAX_INDEX,
				NET_RX_CTL_ENTRY_SIZE,
				NUM_OF(net_rx_ctl_reg_field),
				net_rx_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_FREE_LIST_INIT,
				NET_RX_FREE_LIST_INIT_OFFSET,
				NET_RX_FREE_LIST_INIT_MAX_INDEX,
				NET_RX_FREE_LIST_INIT_ENTRY_SIZE,
				NUM_OF(net_rx_free_list_init_reg_field),
				net_rx_free_list_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_FREE_LIST_CTL,
				NET_RX_FREE_LIST_CTL_OFFSET,
				NET_RX_FREE_LIST_CTL_MAX_INDEX,
				NET_RX_FREE_LIST_CTL_ENTRY_SIZE,
				NUM_OF(net_rx_free_list_ctl_reg_field),
				net_rx_free_list_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_MAX_PKT_SIZE,
				NET_RX_MAX_PKT_SIZE_OFFSET,
				NET_RX_MAX_PKT_SIZE_MAX_INDEX,
				NET_RX_MAX_PKT_SIZE_ENTRY_SIZE,
				NUM_OF(net_rx_max_pkt_size_reg_field),
				net_rx_max_pkt_size_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_MIN_PKT_SIZE,
				NET_RX_MIN_PKT_SIZE_OFFSET,
				NET_RX_MIN_PKT_SIZE_MAX_INDEX,
				NET_RX_MIN_PKT_SIZE_ENTRY_SIZE,
				NUM_OF(net_rx_min_pkt_size_reg_field),
				net_rx_min_pkt_size_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_MAX_PKT_SIZE_SELECT,
				NET_RX_MAX_PKT_SIZE_SELECT_OFFSET,
				NET_RX_MAX_PKT_SIZE_SELECT_MAX_INDEX,
				NET_RX_MAX_PKT_SIZE_SELECT_ENTRY_SIZE,
				NUM_OF(net_rx_max_pkt_size_select_reg_field),
				net_rx_max_pkt_size_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_MIN_PKT_SIZE_SELECT,
				NET_RX_MIN_PKT_SIZE_SELECT_OFFSET,
				NET_RX_MIN_PKT_SIZE_SELECT_MAX_INDEX,
				NET_RX_MIN_PKT_SIZE_SELECT_ENTRY_SIZE,
				NUM_OF(net_rx_min_pkt_size_select_reg_field),
				net_rx_min_pkt_size_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_CHANNEL_DROP_THRESHOLD,
				NET_RX_CHANNEL_DROP_THRESHOLD_OFFSET,
				NET_RX_CHANNEL_DROP_THRESHOLD_MAX_INDEX,
				NET_RX_CHANNEL_DROP_THRESHOLD_ENTRY_SIZE,
				NUM_OF(net_rx_channel_drop_threshold_reg_field),
				net_rx_channel_drop_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_CHANNEL_DROP_THRESHOLD_SELECT,
				NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_OFFSET,
				NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_MAX_INDEX,
				NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_ENTRY_SIZE,
				NUM_OF(net_rx_channel_drop_threshold_select_reg_field),
				net_rx_channel_drop_threshold_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_CHANNEL_BUFFER_COUNT,
				NET_RX_CHANNEL_BUFFER_COUNT_OFFSET,
				NET_RX_CHANNEL_BUFFER_COUNT_MAX_INDEX,
				NET_RX_CHANNEL_BUFFER_COUNT_ENTRY_SIZE,
				NUM_OF(net_rx_channel_buffer_count_reg_field),
				net_rx_channel_buffer_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_DEBUG_STATS,
				NET_RX_DEBUG_STATS_OFFSET,
				NET_RX_DEBUG_STATS_MAX_INDEX,
				NET_RX_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(net_rx_debug_stats_reg_field),
				net_rx_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_CHANNEL_STAT_SELECT,
				NET_RX_CHANNEL_STAT_SELECT_OFFSET,
				NET_RX_CHANNEL_STAT_SELECT_MAX_INDEX,
				NET_RX_CHANNEL_STAT_SELECT_ENTRY_SIZE,
				NUM_OF(net_rx_channel_stat_select_reg_field),
				net_rx_channel_stat_select_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_CHANNEL_INFO_CTL,
				NET_RX_CHANNEL_INFO_CTL_OFFSET,
				NET_RX_CHANNEL_INFO_CTL_MAX_INDEX,
				NET_RX_CHANNEL_INFO_CTL_ENTRY_SIZE,
				NUM_OF(net_rx_channel_info_ctl_reg_field),
				net_rx_channel_info_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_BUFFER_SIZE,
				NET_RX_BUFFER_SIZE_OFFSET,
				NET_RX_BUFFER_SIZE_MAX_INDEX,
				NET_RX_BUFFER_SIZE_ENTRY_SIZE,
				NUM_OF(net_rx_buffer_size_reg_field),
				net_rx_buffer_size_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_BUFFER_COUNT,
				NET_RX_BUFFER_COUNT_OFFSET,
				NET_RX_BUFFER_COUNT_MAX_INDEX,
				NET_RX_BUFFER_COUNT_ENTRY_SIZE,
				NUM_OF(net_rx_buffer_count_reg_field),
				net_rx_buffer_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_BUFFER_ALMOST_FULL_THRESHOLD,
				NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_OFFSET,
				NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_MAX_INDEX,
				NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_ENTRY_SIZE,
				NUM_OF(net_rx_buffer_almost_full_threshold_reg_field),
				net_rx_buffer_almost_full_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_BUFFER_FULL_THRESHOLD,
				NET_RX_BUFFER_FULL_THRESHOLD_OFFSET,
				NET_RX_BUFFER_FULL_THRESHOLD_MAX_INDEX,
				NET_RX_BUFFER_FULL_THRESHOLD_ENTRY_SIZE,
				NUM_OF(net_rx_buffer_full_threshold_reg_field),
				net_rx_buffer_full_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_INTERRUPT,
				NET_RX_INTERRUPT_OFFSET,
				NET_RX_INTERRUPT_MAX_INDEX,
				NET_RX_INTERRUPT_ENTRY_SIZE,
				NUM_OF(net_rx_interrupt_reg_field),
				net_rx_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_BPDU_CTL,
				NET_RX_BPDU_CTL_OFFSET,
				NET_RX_BPDU_CTL_MAX_INDEX,
				NET_RX_BPDU_CTL_ENTRY_SIZE,
				NUM_OF(net_rx_bpdu_ctl_reg_field),
				net_rx_bpdu_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_FAIR_DROP_CTL,
				NET_RX_FAIR_DROP_CTL_OFFSET,
				NET_RX_FAIR_DROP_CTL_MAX_INDEX,
				NET_RX_FAIR_DROP_CTL_ENTRY_SIZE,
				NUM_OF(net_rx_fair_drop_ctl_reg_field),
				net_rx_fair_drop_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_STATE,
				NET_RX_STATE_OFFSET,
				NET_RX_STATE_MAX_INDEX,
				NET_RX_STATE_ENTRY_SIZE,
				NUM_OF(net_rx_state_reg_field),
				net_rx_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_RESERVED_MAC_DA_CTL,
				NET_RX_RESERVED_MAC_DA_CTL_OFFSET,
				NET_RX_RESERVED_MAC_DA_CTL_MAX_INDEX,
				NET_RX_RESERVED_MAC_DA_CTL_ENTRY_SIZE,
				NUM_OF(net_rx_reserved_mac_da_ctl_reg_field),
				net_rx_reserved_mac_da_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_BPDU_STATS,
				NET_RX_BPDU_STATS_OFFSET,
				NET_RX_BPDU_STATS_MAX_INDEX,
				NET_RX_BPDU_STATS_ENTRY_SIZE,
				NUM_OF(net_rx_bpdu_stats_reg_field),
				net_rx_bpdu_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_PRE_FETCH_FIFO_DEPTH,
				NET_RX_PRE_FETCH_FIFO_DEPTH_OFFSET,
				NET_RX_PRE_FETCH_FIFO_DEPTH_MAX_INDEX,
				NET_RX_PRE_FETCH_FIFO_DEPTH_ENTRY_SIZE,
				NUM_OF(net_rx_pre_fetch_fifo_depth_reg_field),
				net_rx_pre_fetch_fifo_depth_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_RX_PARITY_FAIL_RECORD,
				NET_RX_PARITY_FAIL_RECORD_OFFSET,
				NET_RX_PARITY_FAIL_RECORD_MAX_INDEX,
				NET_RX_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(net_rx_parity_fail_record_reg_field),
				net_rx_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_INTERRUPT,
				NET_TX_INTERRUPT_OFFSET,
				NET_TX_INTERRUPT_MAX_INDEX,
				NET_TX_INTERRUPT_ENTRY_SIZE,
				NUM_OF(net_tx_interrupt_reg_field),
				net_tx_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_CHANNEL_EN,
				NET_TX_CHANNEL_EN_OFFSET,
				NET_TX_CHANNEL_EN_MAX_INDEX,
				NET_TX_CHANNEL_EN_ENTRY_SIZE,
				NUM_OF(net_tx_channel_en_reg_field),
				net_tx_channel_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_CHANNEL_TX_EN,
				NET_TX_CHANNEL_TX_EN_OFFSET,
				NET_TX_CHANNEL_TX_EN_MAX_INDEX,
				NET_TX_CHANNEL_TX_EN_ENTRY_SIZE,
				NUM_OF(net_tx_channel_tx_en_reg_field),
				net_tx_channel_tx_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_INIT,
				NET_TX_INIT_OFFSET,
				NET_TX_INIT_MAX_INDEX,
				NET_TX_INIT_ENTRY_SIZE,
				NUM_OF(net_tx_init_reg_field),
				net_tx_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_INIT_DONE,
				NET_TX_INIT_DONE_OFFSET,
				NET_TX_INIT_DONE_MAX_INDEX,
				NET_TX_INIT_DONE_ENTRY_SIZE,
				NUM_OF(net_tx_init_done_reg_field),
				net_tx_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PKT_MEM_SEGMENT,
				NET_TX_PKT_MEM_SEGMENT_OFFSET,
				NET_TX_PKT_MEM_SEGMENT_MAX_INDEX,
				NET_TX_PKT_MEM_SEGMENT_ENTRY_SIZE,
				NUM_OF(net_tx_pkt_mem_segment_reg_field),
				net_tx_pkt_mem_segment_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PARITY_ENABLE,
				NET_TX_PARITY_ENABLE_OFFSET,
				NET_TX_PARITY_ENABLE_MAX_INDEX,
				NET_TX_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(net_tx_parity_enable_reg_field),
				net_tx_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_STAT_SEL,
				NET_TX_STAT_SEL_OFFSET,
				NET_TX_STAT_SEL_MAX_INDEX,
				NET_TX_STAT_SEL_ENTRY_SIZE,
				NUM_OF(net_tx_stat_sel_reg_field),
				net_tx_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_CFG_MAX_CHAN_ID,
				NET_TX_CFG_MAX_CHAN_ID_OFFSET,
				NET_TX_CFG_MAX_CHAN_ID_MAX_INDEX,
				NET_TX_CFG_MAX_CHAN_ID_ENTRY_SIZE,
				NUM_OF(net_tx_cfg_max_chan_id_reg_field),
				net_tx_cfg_max_chan_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_XGMAC_ALTERNATIVE_EN,
				NET_TX_XGMAC_ALTERNATIVE_EN_OFFSET,
				NET_TX_XGMAC_ALTERNATIVE_EN_MAX_INDEX,
				NET_TX_XGMAC_ALTERNATIVE_EN_ENTRY_SIZE,
				NUM_OF(net_tx_xgmac_alternative_en_reg_field),
				net_tx_xgmac_alternative_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TXE_LOOP_STALL_RECORD,
				NET_TXE_LOOP_STALL_RECORD_OFFSET,
				NET_TXE_LOOP_STALL_RECORD_MAX_INDEX,
				NET_TXE_LOOP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(net_txe_loop_stall_record_reg_field),
				net_txe_loop_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_EPE_STALL_EN,
				NET_TX_EPE_STALL_EN_OFFSET,
				NET_TX_EPE_STALL_EN_MAX_INDEX,
				NET_TX_EPE_STALL_EN_ENTRY_SIZE,
				NUM_OF(net_tx_epe_stall_en_reg_field),
				net_tx_epe_stall_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_STALL_THRD,
				NET_TX_STALL_THRD_OFFSET,
				NET_TX_STALL_THRD_MAX_INDEX,
				NET_TX_STALL_THRD_ENTRY_SIZE,
				NUM_OF(net_tx_stall_thrd_reg_field),
				net_tx_stall_thrd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_STALL_RECORD,
				NET_TX_STALL_RECORD_OFFSET,
				NET_TX_STALL_RECORD_MAX_INDEX,
				NET_TX_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(net_tx_stall_record_reg_field),
				net_tx_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PARITY_FAIL_RECORD,
				NET_TX_PARITY_FAIL_RECORD_OFFSET,
				NET_TX_PARITY_FAIL_RECORD_MAX_INDEX,
				NET_TX_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(net_tx_parity_fail_record_reg_field),
				net_tx_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PKT_AUTO_GEN_CONFIG,
				NET_TX_PKT_AUTO_GEN_CONFIG_OFFSET,
				NET_TX_PKT_AUTO_GEN_CONFIG_MAX_INDEX,
				NET_TX_PKT_AUTO_GEN_CONFIG_ENTRY_SIZE,
				NUM_OF(net_tx_pkt_auto_gen_config_reg_field),
				net_tx_pkt_auto_gen_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PKT_AUTO_GEN_BURST_CNT,
				NET_TX_PKT_AUTO_GEN_BURST_CNT_OFFSET,
				NET_TX_PKT_AUTO_GEN_BURST_CNT_MAX_INDEX,
				NET_TX_PKT_AUTO_GEN_BURST_CNT_ENTRY_SIZE,
				NUM_OF(net_tx_pkt_auto_gen_burst_cnt_reg_field),
				net_tx_pkt_auto_gen_burst_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PKT_AUTO_GEN_DATA,
				NET_TX_PKT_AUTO_GEN_DATA_OFFSET,
				NET_TX_PKT_AUTO_GEN_DATA_MAX_INDEX,
				NET_TX_PKT_AUTO_GEN_DATA_ENTRY_SIZE,
				NUM_OF(net_tx_pkt_auto_gen_data_reg_field),
				net_tx_pkt_auto_gen_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_CAL_CTL,
				NET_TX_CAL_CTL_OFFSET,
				NET_TX_CAL_CTL_MAX_INDEX,
				NET_TX_CAL_CTL_ENTRY_SIZE,
				NUM_OF(net_tx_cal_ctl_reg_field),
				net_tx_cal_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_FR_STATS,
				NET_TX_FR_STATS_OFFSET,
				NET_TX_FR_STATS_MAX_INDEX,
				NET_TX_FR_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_fr_stats_reg_field),
				net_tx_fr_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_FR_EPE_DATA_UNIT_STATS,
				NET_TX_FR_EPE_DATA_UNIT_STATS_OFFSET,
				NET_TX_FR_EPE_DATA_UNIT_STATS_MAX_INDEX,
				NET_TX_FR_EPE_DATA_UNIT_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_fr_epe_data_unit_stats_reg_field),
				net_tx_fr_epe_data_unit_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_DROP_STATS,
				NET_TX_DROP_STATS_OFFSET,
				NET_TX_DROP_STATS_MAX_INDEX,
				NET_TX_DROP_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_drop_stats_reg_field),
				net_tx_drop_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_PKT_MEM_ACCESS_STATS,
				NET_TX_PKT_MEM_ACCESS_STATS_OFFSET,
				NET_TX_PKT_MEM_ACCESS_STATS_MAX_INDEX,
				NET_TX_PKT_MEM_ACCESS_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_pkt_mem_access_stats_reg_field),
				net_tx_pkt_mem_access_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_TO_NET_STATS,
				NET_TX_TO_NET_STATS_OFFSET,
				NET_TX_TO_NET_STATS_MAX_INDEX,
				NET_TX_TO_NET_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_to_net_stats_reg_field),
				net_tx_to_net_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_TO_NET_DATA_UNIT_STATS,
				NET_TX_TO_NET_DATA_UNIT_STATS_OFFSET,
				NET_TX_TO_NET_DATA_UNIT_STATS_MAX_INDEX,
				NET_TX_TO_NET_DATA_UNIT_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_to_net_data_unit_stats_reg_field),
				net_tx_to_net_data_unit_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_TOE_LOOP_STATS,
				NET_TX_TOE_LOOP_STATS_OFFSET,
				NET_TX_TOE_LOOP_STATS_MAX_INDEX,
				NET_TX_TOE_LOOP_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_toe_loop_stats_reg_field),
				net_tx_toe_loop_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_SILENT_DROP_STATS,
				NET_TX_SILENT_DROP_STATS_OFFSET,
				NET_TX_SILENT_DROP_STATS_MAX_INDEX,
				NET_TX_SILENT_DROP_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_silent_drop_stats_reg_field),
				net_tx_silent_drop_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_LOG_PKT_STATS,
				NET_TX_LOG_PKT_STATS_OFFSET,
				NET_TX_LOG_PKT_STATS_MAX_INDEX,
				NET_TX_LOG_PKT_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_log_pkt_stats_reg_field),
				net_tx_log_pkt_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				NET_TX_CREDIT_RETURN_STATS,
				NET_TX_CREDIT_RETURN_STATS_OFFSET,
				NET_TX_CREDIT_RETURN_STATS_MAX_INDEX,
				NET_TX_CREDIT_RETURN_STATS_ENTRY_SIZE,
				NUM_OF(net_tx_credit_return_stats_reg_field),
				net_tx_credit_return_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_EDIT_CTL,
				OAM_HDR_EDIT_CTL_OFFSET,
				OAM_HDR_EDIT_CTL_MAX_INDEX,
				OAM_HDR_EDIT_CTL_ENTRY_SIZE,
				NUM_OF(oam_hdr_edit_ctl_reg_field),
				oam_hdr_edit_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_EDIT_DRAIN_ENABLE,
				OAM_HDR_EDIT_DRAIN_ENABLE_OFFSET,
				OAM_HDR_EDIT_DRAIN_ENABLE_MAX_INDEX,
				OAM_HDR_EDIT_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(oam_hdr_edit_drain_enable_reg_field),
				oam_hdr_edit_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_EDIT_MISC_CFIG,
				OAM_HDR_EDIT_MISC_CFIG_OFFSET,
				OAM_HDR_EDIT_MISC_CFIG_MAX_INDEX,
				OAM_HDR_EDIT_MISC_CFIG_ENTRY_SIZE,
				NUM_OF(oam_hdr_edit_misc_cfig_reg_field),
				oam_hdr_edit_misc_cfig_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_EDIT_DEBUG_STATS,
				OAM_HDR_EDIT_DEBUG_STATS_OFFSET,
				OAM_HDR_EDIT_DEBUG_STATS_MAX_INDEX,
				OAM_HDR_EDIT_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oam_hdr_edit_debug_stats_reg_field),
				oam_hdr_edit_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_CTL,
				OAM_FWD_CTL_OFFSET,
				OAM_FWD_CTL_MAX_INDEX,
				OAM_FWD_CTL_ENTRY_SIZE,
				NUM_OF(oam_fwd_ctl_reg_field),
				oam_fwd_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_MISC_CFG,
				OAM_FWD_MISC_CFG_OFFSET,
				OAM_FWD_MISC_CFG_MAX_INDEX,
				OAM_FWD_MISC_CFG_ENTRY_SIZE,
				NUM_OF(oam_fwd_misc_cfg_reg_field),
				oam_fwd_misc_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_DRAIN_ENABLE,
				OAM_FWD_DRAIN_ENABLE_OFFSET,
				OAM_FWD_DRAIN_ENABLE_MAX_INDEX,
				OAM_FWD_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(oam_fwd_drain_enable_reg_field),
				oam_fwd_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_BS_WRR_WEIGHT,
				OAM_FWD_BS_WRR_WEIGHT_OFFSET,
				OAM_FWD_BS_WRR_WEIGHT_MAX_INDEX,
				OAM_FWD_BS_WRR_WEIGHT_ENTRY_SIZE,
				NUM_OF(oam_fwd_bs_wrr_weight_reg_field),
				oam_fwd_bs_wrr_weight_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_CPU_WRR_WEIGHT,
				OAM_FWD_CPU_WRR_WEIGHT_OFFSET,
				OAM_FWD_CPU_WRR_WEIGHT_MAX_INDEX,
				OAM_FWD_CPU_WRR_WEIGHT_ENTRY_SIZE,
				NUM_OF(oam_fwd_cpu_wrr_weight_reg_field),
				oam_fwd_cpu_wrr_weight_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_DEBUG_STATS,
				OAM_FWD_DEBUG_STATS_OFFSET,
				OAM_FWD_DEBUG_STATS_MAX_INDEX,
				OAM_FWD_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oam_fwd_debug_stats_reg_field),
				oam_fwd_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_INTERRUPT_FATAL,
				OAM_FWD_INTERRUPT_FATAL_OFFSET,
				OAM_FWD_INTERRUPT_FATAL_MAX_INDEX,
				OAM_FWD_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(oam_fwd_interrupt_fatal_reg_field),
				oam_fwd_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_FWD_CREDIT_USED,
				OAM_FWD_CREDIT_USED_OFFSET,
				OAM_FWD_CREDIT_USED_MAX_INDEX,
				OAM_FWD_CREDIT_USED_ENTRY_SIZE,
				NUM_OF(oam_fwd_credit_used_reg_field),
				oam_fwd_credit_used_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LOOKUP_INTERRUPT,
				OAM_LOOKUP_INTERRUPT_OFFSET,
				OAM_LOOKUP_INTERRUPT_MAX_INDEX,
				OAM_LOOKUP_INTERRUPT_ENTRY_SIZE,
				NUM_OF(oam_lookup_interrupt_reg_field),
				oam_lookup_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LOOKUP_CREDIT_CONFIG,
				OAM_LOOKUP_CREDIT_CONFIG_OFFSET,
				OAM_LOOKUP_CREDIT_CONFIG_MAX_INDEX,
				OAM_LOOKUP_CREDIT_CONFIG_ENTRY_SIZE,
				NUM_OF(oam_lookup_credit_config_reg_field),
				oam_lookup_credit_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LOOKUP_DRAIN_ENABLE_CONFIG,
				OAM_LOOKUP_DRAIN_ENABLE_CONFIG_OFFSET,
				OAM_LOOKUP_DRAIN_ENABLE_CONFIG_MAX_INDEX,
				OAM_LOOKUP_DRAIN_ENABLE_CONFIG_ENTRY_SIZE,
				NUM_OF(oam_lookup_drain_enable_config_reg_field),
				oam_lookup_drain_enable_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LOOKUP_CTL,
				OAM_LOOKUP_CTL_OFFSET,
				OAM_LOOKUP_CTL_MAX_INDEX,
				OAM_LOOKUP_CTL_ENTRY_SIZE,
				NUM_OF(oam_lookup_ctl_reg_field),
				oam_lookup_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LOOKUP_RESULT_CTL,
				OAM_LOOKUP_RESULT_CTL_OFFSET,
				OAM_LOOKUP_RESULT_CTL_MAX_INDEX,
				OAM_LOOKUP_RESULT_CTL_ENTRY_SIZE,
				NUM_OF(oam_lookup_result_ctl_reg_field),
				oam_lookup_result_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HASH_LOOKUP_CTL,
				OAM_HASH_LOOKUP_CTL_OFFSET,
				OAM_HASH_LOOKUP_CTL_MAX_INDEX,
				OAM_HASH_LOOKUP_CTL_ENTRY_SIZE,
				NUM_OF(oam_hash_lookup_ctl_reg_field),
				oam_hash_lookup_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HASH_LOOKUP_RESULT_CTL,
				OAM_HASH_LOOKUP_RESULT_CTL_OFFSET,
				OAM_HASH_LOOKUP_RESULT_CTL_MAX_INDEX,
				OAM_HASH_LOOKUP_RESULT_CTL_ENTRY_SIZE,
				NUM_OF(oam_hash_lookup_result_ctl_reg_field),
				oam_hash_lookup_result_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LKUP_PARITY_FAIL_RECORD,
				OAM_LKUP_PARITY_FAIL_RECORD_OFFSET,
				OAM_LKUP_PARITY_FAIL_RECORD_MAX_INDEX,
				OAM_LKUP_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(oam_lkup_parity_fail_record_reg_field),
				oam_lkup_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LKUP_THRESHOLD_CFG,
				OAM_LKUP_THRESHOLD_CFG_OFFSET,
				OAM_LKUP_THRESHOLD_CFG_MAX_INDEX,
				OAM_LKUP_THRESHOLD_CFG_ENTRY_SIZE,
				NUM_OF(oam_lkup_threshold_cfg_reg_field),
				oam_lkup_threshold_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_RX_STATS,
				OAM_RX_STATS_OFFSET,
				OAM_RX_STATS_MAX_INDEX,
				OAM_RX_STATS_ENTRY_SIZE,
				NUM_OF(oam_rx_stats_reg_field),
				oam_rx_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_STATS,
				OAM_TX_STATS_OFFSET,
				OAM_TX_STATS_MAX_INDEX,
				OAM_TX_STATS_ENTRY_SIZE,
				NUM_OF(oam_tx_stats_reg_field),
				oam_tx_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_LOOKUP_STATS,
				OAM_LOOKUP_STATS_OFFSET,
				OAM_LOOKUP_STATS_MAX_INDEX,
				OAM_LOOKUP_STATS_ENTRY_SIZE,
				NUM_OF(oam_lookup_stats_reg_field),
				oam_lookup_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_ADJUST_CTL,
				OAM_HDR_ADJUST_CTL_OFFSET,
				OAM_HDR_ADJUST_CTL_MAX_INDEX,
				OAM_HDR_ADJUST_CTL_ENTRY_SIZE,
				NUM_OF(oam_hdr_adjust_ctl_reg_field),
				oam_hdr_adjust_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_ADJUST_DRAIN_ENABLE,
				OAM_HDR_ADJUST_DRAIN_ENABLE_OFFSET,
				OAM_HDR_ADJUST_DRAIN_ENABLE_MAX_INDEX,
				OAM_HDR_ADJUST_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(oam_hdr_adjust_drain_enable_reg_field),
				oam_hdr_adjust_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_ADJUST_MISC_CFG,
				OAM_HDR_ADJUST_MISC_CFG_OFFSET,
				OAM_HDR_ADJUST_MISC_CFG_MAX_INDEX,
				OAM_HDR_ADJUST_MISC_CFG_ENTRY_SIZE,
				NUM_OF(oam_hdr_adjust_misc_cfg_reg_field),
				oam_hdr_adjust_misc_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_HDR_ADJUST_CREDIT_USED,
				OAM_HDR_ADJUST_CREDIT_USED_OFFSET,
				OAM_HDR_ADJUST_CREDIT_USED_MAX_INDEX,
				OAM_HDR_ADJUST_CREDIT_USED_ENTRY_SIZE,
				NUM_OF(oam_hdr_adjust_credit_used_reg_field),
				oam_hdr_adjust_credit_used_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_PACKET_TYPE_TABLE,
				OAM_PARSER_PACKET_TYPE_TABLE_OFFSET,
				OAM_PARSER_PACKET_TYPE_TABLE_MAX_INDEX,
				OAM_PARSER_PACKET_TYPE_TABLE_ENTRY_SIZE,
				NUM_OF(oam_parser_packet_type_table_reg_field),
				oam_parser_packet_type_table_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_ETHER_CTL,
				OAM_PARSER_ETHER_CTL_OFFSET,
				OAM_PARSER_ETHER_CTL_MAX_INDEX,
				OAM_PARSER_ETHER_CTL_ENTRY_SIZE,
				NUM_OF(oam_parser_ether_ctl_reg_field),
				oam_parser_ether_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID,
				OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_OFFSET,
				OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_MAX_INDEX,
				OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_ENTRY_SIZE,
				NUM_OF(oam_parser_layer2_protocol_cam_valid_reg_field),
				oam_parser_layer2_protocol_cam_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_LAYER2_PROTOCOL_CAM,
				OAM_PARSER_LAYER2_PROTOCOL_CAM_OFFSET,
				OAM_PARSER_LAYER2_PROTOCOL_CAM_MAX_INDEX,
				OAM_PARSER_LAYER2_PROTOCOL_CAM_ENTRY_SIZE,
				NUM_OF(oam_parser_layer2_protocol_cam_reg_field),
				oam_parser_layer2_protocol_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_MAX_TLV_NUM,
				OAM_PARSER_MAX_TLV_NUM_OFFSET,
				OAM_PARSER_MAX_TLV_NUM_MAX_INDEX,
				OAM_PARSER_MAX_TLV_NUM_ENTRY_SIZE,
				NUM_OF(oam_parser_max_tlv_num_reg_field),
				oam_parser_max_tlv_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_DEBUG_STATS,
				OAM_PARSER_DEBUG_STATS_OFFSET,
				OAM_PARSER_DEBUG_STATS_MAX_INDEX,
				OAM_PARSER_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oam_parser_debug_stats_reg_field),
				oam_parser_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PARSER_INTERRUPT_FATAL,
				OAM_PARSER_INTERRUPT_FATAL_OFFSET,
				OAM_PARSER_INTERRUPT_FATAL_MAX_INDEX,
				OAM_PARSER_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(oam_parser_interrupt_fatal_reg_field),
				oam_parser_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_RX_PROC_ETHER_CTL,
				OAM_RX_PROC_ETHER_CTL_OFFSET,
				OAM_RX_PROC_ETHER_CTL_MAX_INDEX,
				OAM_RX_PROC_ETHER_CTL_ENTRY_SIZE,
				NUM_OF(oam_rx_proc_ether_ctl_reg_field),
				oam_rx_proc_ether_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_RX_PROC_MISC_CTL,
				OAM_RX_PROC_MISC_CTL_OFFSET,
				OAM_RX_PROC_MISC_CTL_MAX_INDEX,
				OAM_RX_PROC_MISC_CTL_ENTRY_SIZE,
				NUM_OF(oam_rx_proc_misc_ctl_reg_field),
				oam_rx_proc_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_RX_PROC_CREDIT_USED,
				OAM_RX_PROC_CREDIT_USED_OFFSET,
				OAM_RX_PROC_CREDIT_USED_MAX_INDEX,
				OAM_RX_PROC_CREDIT_USED_ENTRY_SIZE,
				NUM_OF(oam_rx_proc_credit_used_reg_field),
				oam_rx_proc_credit_used_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_RX_PROC_DEBUG_STATS,
				OAM_RX_PROC_DEBUG_STATS_OFFSET,
				OAM_RX_PROC_DEBUG_STATS_MAX_INDEX,
				OAM_RX_PROC_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oam_rx_proc_debug_stats_reg_field),
				oam_rx_proc_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAMPROC_OAM_UPD_CTL,
				OAMPROC_OAM_UPD_CTL_OFFSET,
				OAMPROC_OAM_UPD_CTL_MAX_INDEX,
				OAMPROC_OAM_UPD_CTL_ENTRY_SIZE,
				NUM_OF(oamproc_oam_upd_ctl_reg_field),
				oamproc_oam_upd_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAMPROC_OAM_UPD_STATUS,
				OAMPROC_OAM_UPD_STATUS_OFFSET,
				OAMPROC_OAM_UPD_STATUS_MAX_INDEX,
				OAMPROC_OAM_UPD_STATUS_ENTRY_SIZE,
				NUM_OF(oamproc_oam_upd_status_reg_field),
				oamproc_oam_upd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAMPROC_OAM_UPD_CCI_CTL,
				OAMPROC_OAM_UPD_CCI_CTL_OFFSET,
				OAMPROC_OAM_UPD_CCI_CTL_MAX_INDEX,
				OAMPROC_OAM_UPD_CCI_CTL_ENTRY_SIZE,
				NUM_OF(oamproc_oam_upd_cci_ctl_reg_field),
				oamproc_oam_upd_cci_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAMPROC_OAM_UPD_APS_CTL,
				OAMPROC_OAM_UPD_APS_CTL_OFFSET,
				OAMPROC_OAM_UPD_APS_CTL_MAX_INDEX,
				OAMPROC_OAM_UPD_APS_CTL_ENTRY_SIZE,
				NUM_OF(oamproc_oam_upd_aps_ctl_reg_field),
				oamproc_oam_upd_aps_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAMPROC_OAM_UPD_DEBUG_STATS,
				OAMPROC_OAM_UPD_DEBUG_STATS_OFFSET,
				OAMPROC_OAM_UPD_DEBUG_STATS_MAX_INDEX,
				OAMPROC_OAM_UPD_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oamproc_oam_upd_debug_stats_reg_field),
				oamproc_oam_upd_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_ETHER_CTL,
				OAM_TX_PROC_ETHER_CTL_OFFSET,
				OAM_TX_PROC_ETHER_CTL_MAX_INDEX,
				OAM_TX_PROC_ETHER_CTL_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_ether_ctl_reg_field),
				oam_tx_proc_ether_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_ETHER_MAC,
				OAM_TX_PROC_ETHER_MAC_OFFSET,
				OAM_TX_PROC_ETHER_MAC_MAX_INDEX,
				OAM_TX_PROC_ETHER_MAC_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_ether_mac_reg_field),
				oam_tx_proc_ether_mac_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_ETHER_SEND_ID,
				OAM_TX_PROC_ETHER_SEND_ID_OFFSET,
				OAM_TX_PROC_ETHER_SEND_ID_MAX_INDEX,
				OAM_TX_PROC_ETHER_SEND_ID_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_ether_send_id_reg_field),
				oam_tx_proc_ether_send_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_PRIORITY_MAP,
				OAM_TX_PROC_PRIORITY_MAP_OFFSET,
				OAM_TX_PROC_PRIORITY_MAP_MAX_INDEX,
				OAM_TX_PROC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_priority_map_reg_field),
				oam_tx_proc_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_MISC_CTL,
				OAM_TX_PROC_MISC_CTL_OFFSET,
				OAM_TX_PROC_MISC_CTL_MAX_INDEX,
				OAM_TX_PROC_MISC_CTL_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_misc_ctl_reg_field),
				oam_tx_proc_misc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_CREDIT_USED,
				OAM_TX_PROC_CREDIT_USED_OFFSET,
				OAM_TX_PROC_CREDIT_USED_MAX_INDEX,
				OAM_TX_PROC_CREDIT_USED_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_credit_used_reg_field),
				oam_tx_proc_credit_used_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_TX_PROC_DEBUG_STATS,
				OAM_TX_PROC_DEBUG_STATS_OFFSET,
				OAM_TX_PROC_DEBUG_STATS_MAX_INDEX,
				OAM_TX_PROC_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oam_tx_proc_debug_stats_reg_field),
				oam_tx_proc_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_ERR_CACHE_VALID,
				OAM_ERR_CACHE_VALID_OFFSET,
				OAM_ERR_CACHE_VALID_MAX_INDEX,
				OAM_ERR_CACHE_VALID_ENTRY_SIZE,
				NUM_OF(oam_err_cache_valid_reg_field),
				oam_err_cache_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_ERR_CACHE_DEBUG_STATS,
				OAM_ERR_CACHE_DEBUG_STATS_OFFSET,
				OAM_ERR_CACHE_DEBUG_STATS_MAX_INDEX,
				OAM_ERR_CACHE_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(oam_err_cache_debug_stats_reg_field),
				oam_err_cache_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_CPU_ACCESS_DS_MP_CTL,
				OAM_CPU_ACCESS_DS_MP_CTL_OFFSET,
				OAM_CPU_ACCESS_DS_MP_CTL_MAX_INDEX,
				OAM_CPU_ACCESS_DS_MP_CTL_ENTRY_SIZE,
				NUM_OF(oam_cpu_access_ds_mp_ctl_reg_field),
				oam_cpu_access_ds_mp_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PROC_LOCKED_ADDR_ENTRY_VALID,
				OAM_PROC_LOCKED_ADDR_ENTRY_VALID_OFFSET,
				OAM_PROC_LOCKED_ADDR_ENTRY_VALID_MAX_INDEX,
				OAM_PROC_LOCKED_ADDR_ENTRY_VALID_ENTRY_SIZE,
				NUM_OF(oam_proc_locked_addr_entry_valid_reg_field),
				oam_proc_locked_addr_entry_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PROC_INTERRUPT_NORMAL,
				OAM_PROC_INTERRUPT_NORMAL_OFFSET,
				OAM_PROC_INTERRUPT_NORMAL_MAX_INDEX,
				OAM_PROC_INTERRUPT_NORMAL_ENTRY_SIZE,
				NUM_OF(oam_proc_interrupt_normal_reg_field),
				oam_proc_interrupt_normal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PROC_INTERRUPT_FATAL,
				OAM_PROC_INTERRUPT_FATAL_OFFSET,
				OAM_PROC_INTERRUPT_FATAL_MAX_INDEX,
				OAM_PROC_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(oam_proc_interrupt_fatal_reg_field),
				oam_proc_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PROC_PARITY_FAIL_RECORD,
				OAM_PROC_PARITY_FAIL_RECORD_OFFSET,
				OAM_PROC_PARITY_FAIL_RECORD_MAX_INDEX,
				OAM_PROC_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(oam_proc_parity_fail_record_reg_field),
				oam_proc_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAMPROC_OAM_PROC_CFG_ERR_RECORD,
				OAMPROC_OAM_PROC_CFG_ERR_RECORD_OFFSET,
				OAMPROC_OAM_PROC_CFG_ERR_RECORD_MAX_INDEX,
				OAMPROC_OAM_PROC_CFG_ERR_RECORD_ENTRY_SIZE,
				NUM_OF(oamproc_oam_proc_cfg_err_record_reg_field),
				oamproc_oam_proc_cfg_err_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				OAM_PROC_DS_INIT,
				OAM_PROC_DS_INIT_OFFSET,
				OAM_PROC_DS_INIT_MAX_INDEX,
				OAM_PROC_DS_INIT_ENTRY_SIZE,
				NUM_OF(oam_proc_ds_init_reg_field),
				oam_proc_ds_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_PBB_CTL,
				PARSER_PBB_CTL_OFFSET,
				PARSER_PBB_CTL_MAX_INDEX,
				PARSER_PBB_CTL_ENTRY_SIZE,
				NUM_OF(parser_pbb_ctl_reg_field),
				parser_pbb_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_PACKET_TYPE_TABLE,
				PARSER_PACKET_TYPE_TABLE_OFFSET,
				PARSER_PACKET_TYPE_TABLE_MAX_INDEX,
				PARSER_PACKET_TYPE_TABLE_ENTRY_SIZE,
				NUM_OF(parser_packet_type_table_reg_field),
				parser_packet_type_table_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_ETHERNET_CTL,
				PARSER_ETHERNET_CTL_OFFSET,
				PARSER_ETHERNET_CTL_MAX_INDEX,
				PARSER_ETHERNET_CTL_ENTRY_SIZE,
				NUM_OF(parser_ethernet_ctl_reg_field),
				parser_ethernet_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER2_PROTOCOL_CAM_VALID,
				PARSER_LAYER2_PROTOCOL_CAM_VALID_OFFSET,
				PARSER_LAYER2_PROTOCOL_CAM_VALID_MAX_INDEX,
				PARSER_LAYER2_PROTOCOL_CAM_VALID_ENTRY_SIZE,
				NUM_OF(parser_layer2_protocol_cam_valid_reg_field),
				parser_layer2_protocol_cam_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER2_PROTOCOL_CAM,
				PARSER_LAYER2_PROTOCOL_CAM_OFFSET,
				PARSER_LAYER2_PROTOCOL_CAM_MAX_INDEX,
				PARSER_LAYER2_PROTOCOL_CAM_ENTRY_SIZE,
				NUM_OF(parser_layer2_protocol_cam_reg_field),
				parser_layer2_protocol_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER2_FLEX_CTL,
				PARSER_LAYER2_FLEX_CTL_OFFSET,
				PARSER_LAYER2_FLEX_CTL_MAX_INDEX,
				PARSER_LAYER2_FLEX_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer2_flex_ctl_reg_field),
				parser_layer2_flex_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_MPLS_CTL,
				PARSER_MPLS_CTL_OFFSET,
				PARSER_MPLS_CTL_MAX_INDEX,
				PARSER_MPLS_CTL_ENTRY_SIZE,
				NUM_OF(parser_mpls_ctl_reg_field),
				parser_mpls_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_IP_HASH_CTL,
				PARSER_IP_HASH_CTL_OFFSET,
				PARSER_IP_HASH_CTL_MAX_INDEX,
				PARSER_IP_HASH_CTL_ENTRY_SIZE,
				NUM_OF(parser_ip_hash_ctl_reg_field),
				parser_ip_hash_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_IPV6_CTL,
				PARSER_IPV6_CTL_OFFSET,
				PARSER_IPV6_CTL_MAX_INDEX,
				PARSER_IPV6_CTL_ENTRY_SIZE,
				NUM_OF(parser_ipv6_ctl_reg_field),
				parser_ipv6_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER3_FLEX_CTL,
				PARSER_LAYER3_FLEX_CTL_OFFSET,
				PARSER_LAYER3_FLEX_CTL_MAX_INDEX,
				PARSER_LAYER3_FLEX_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer3_flex_ctl_reg_field),
				parser_layer3_flex_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER3_PROTOCOL_CAM_VALID,
				PARSER_LAYER3_PROTOCOL_CAM_VALID_OFFSET,
				PARSER_LAYER3_PROTOCOL_CAM_VALID_MAX_INDEX,
				PARSER_LAYER3_PROTOCOL_CAM_VALID_ENTRY_SIZE,
				NUM_OF(parser_layer3_protocol_cam_valid_reg_field),
				parser_layer3_protocol_cam_valid_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER3_PROTOCOL_CAM,
				PARSER_LAYER3_PROTOCOL_CAM_OFFSET,
				PARSER_LAYER3_PROTOCOL_CAM_MAX_INDEX,
				PARSER_LAYER3_PROTOCOL_CAM_ENTRY_SIZE,
				NUM_OF(parser_layer3_protocol_cam_reg_field),
				parser_layer3_protocol_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_APPLICATION_CAM,
				PARSER_APPLICATION_CAM_OFFSET,
				PARSER_APPLICATION_CAM_MAX_INDEX,
				PARSER_APPLICATION_CAM_ENTRY_SIZE,
				NUM_OF(parser_application_cam_reg_field),
				parser_application_cam_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_L4_HASH_CTL,
				PARSER_L4_HASH_CTL_OFFSET,
				PARSER_L4_HASH_CTL_MAX_INDEX,
				PARSER_L4_HASH_CTL_ENTRY_SIZE,
				NUM_OF(parser_l4_hash_ctl_reg_field),
				parser_l4_hash_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER4_FLAG_OP_CTL,
				PARSER_LAYER4_FLAG_OP_CTL_OFFSET,
				PARSER_LAYER4_FLAG_OP_CTL_MAX_INDEX,
				PARSER_LAYER4_FLAG_OP_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer4_flag_op_ctl_reg_field),
				parser_layer4_flag_op_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER4_PORT_OP_SEL,
				PARSER_LAYER4_PORT_OP_SEL_OFFSET,
				PARSER_LAYER4_PORT_OP_SEL_MAX_INDEX,
				PARSER_LAYER4_PORT_OP_SEL_ENTRY_SIZE,
				NUM_OF(parser_layer4_port_op_sel_reg_field),
				parser_layer4_port_op_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER4_PORT_OP_CTL,
				PARSER_LAYER4_PORT_OP_CTL_OFFSET,
				PARSER_LAYER4_PORT_OP_CTL_MAX_INDEX,
				PARSER_LAYER4_PORT_OP_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer4_port_op_ctl_reg_field),
				parser_layer4_port_op_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_UDP_APP_OP_CTL,
				PARSER_UDP_APP_OP_CTL_OFFSET,
				PARSER_UDP_APP_OP_CTL_MAX_INDEX,
				PARSER_UDP_APP_OP_CTL_ENTRY_SIZE,
				NUM_OF(parser_udp_app_op_ctl_reg_field),
				parser_udp_app_op_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER4_LENGTH_OP_CTL,
				PARSER_LAYER4_LENGTH_OP_CTL_OFFSET,
				PARSER_LAYER4_LENGTH_OP_CTL_MAX_INDEX,
				PARSER_LAYER4_LENGTH_OP_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer4_length_op_ctl_reg_field),
				parser_layer4_length_op_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER4_FLEX_CTL,
				PARSER_LAYER4_FLEX_CTL_OFFSET,
				PARSER_LAYER4_FLEX_CTL_MAX_INDEX,
				PARSER_LAYER4_FLEX_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer4_flex_ctl_reg_field),
				parser_layer4_flex_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_LAYER4_PTP_CTL,
				PARSER_LAYER4_PTP_CTL_OFFSET,
				PARSER_LAYER4_PTP_CTL_MAX_INDEX,
				PARSER_LAYER4_PTP_CTL_ENTRY_SIZE,
				NUM_OF(parser_layer4_ptp_ctl_reg_field),
				parser_layer4_ptp_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_INTERRUPT,
				PARSER_INTERRUPT_OFFSET,
				PARSER_INTERRUPT_MAX_INDEX,
				PARSER_INTERRUPT_ENTRY_SIZE,
				NUM_OF(parser_interrupt_reg_field),
				parser_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_DEBUG,
				PARSER_DEBUG_OFFSET,
				PARSER_DEBUG_MAX_INDEX,
				PARSER_DEBUG_ENTRY_SIZE,
				NUM_OF(parser_debug_reg_field),
				parser_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PARSER_STATE,
				PARSER_STATE_OFFSET,
				PARSER_STATE_MAX_INDEX,
				PARSER_STATE_ENTRY_SIZE,
				NUM_OF(parser_state_reg_field),
				parser_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_INTERRUPT,
				PB_CTL_INTERRUPT_OFFSET,
				PB_CTL_INTERRUPT_MAX_INDEX,
				PB_CTL_INTERRUPT_ENTRY_SIZE,
				NUM_OF(pb_ctl_interrupt_reg_field),
				pb_ctl_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_INIT,
				PB_CTL_INIT_OFFSET,
				PB_CTL_INIT_MAX_INDEX,
				PB_CTL_INIT_ENTRY_SIZE,
				NUM_OF(pb_ctl_init_reg_field),
				pb_ctl_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_INIT_DONE,
				PB_CTL_INIT_DONE_OFFSET,
				PB_CTL_INIT_DONE_MAX_INDEX,
				PB_CTL_INIT_DONE_ENTRY_SIZE,
				NUM_OF(pb_ctl_init_done_reg_field),
				pb_ctl_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_PAGE_ADDRESS,
				PB_CTL_PAGE_ADDRESS_OFFSET,
				PB_CTL_PAGE_ADDRESS_MAX_INDEX,
				PB_CTL_PAGE_ADDRESS_ENTRY_SIZE,
				NUM_OF(pb_ctl_page_address_reg_field),
				pb_ctl_page_address_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_REFRESH_INTERVAL,
				PB_CTL_REFRESH_INTERVAL_OFFSET,
				PB_CTL_REFRESH_INTERVAL_MAX_INDEX,
				PB_CTL_REFRESH_INTERVAL_ENTRY_SIZE,
				NUM_OF(pb_ctl_refresh_interval_reg_field),
				pb_ctl_refresh_interval_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_REFRESH_ENABLE,
				PB_CTL_REFRESH_ENABLE_OFFSET,
				PB_CTL_REFRESH_ENABLE_MAX_INDEX,
				PB_CTL_REFRESH_ENABLE_ENTRY_SIZE,
				NUM_OF(pb_ctl_refresh_enable_reg_field),
				pb_ctl_refresh_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_WEIGHT_CFG,
				PB_CTL_WEIGHT_CFG_OFFSET,
				PB_CTL_WEIGHT_CFG_MAX_INDEX,
				PB_CTL_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(pb_ctl_weight_cfg_reg_field),
				pb_ctl_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_BANK_OFFSET_SEL,
				PB_CTL_BANK_OFFSET_SEL_OFFSET,
				PB_CTL_BANK_OFFSET_SEL_MAX_INDEX,
				PB_CTL_BANK_OFFSET_SEL_ENTRY_SIZE,
				NUM_OF(pb_ctl_bank_offset_sel_reg_field),
				pb_ctl_bank_offset_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_INPUT_STATS,
				PB_CTL_INPUT_STATS_OFFSET,
				PB_CTL_INPUT_STATS_MAX_INDEX,
				PB_CTL_INPUT_STATS_ENTRY_SIZE,
				NUM_OF(pb_ctl_input_stats_reg_field),
				pb_ctl_input_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_OUTPUT_STATS,
				PB_CTL_OUTPUT_STATS_OFFSET,
				PB_CTL_OUTPUT_STATS_MAX_INDEX,
				PB_CTL_OUTPUT_STATS_ENTRY_SIZE,
				NUM_OF(pb_ctl_output_stats_reg_field),
				pb_ctl_output_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PB_CTL_REQUEST_HOLD_STATS,
				PB_CTL_REQUEST_HOLD_STATS_OFFSET,
				PB_CTL_REQUEST_HOLD_STATS_MAX_INDEX,
				PB_CTL_REQUEST_HOLD_STATS_ENTRY_SIZE,
				NUM_OF(pb_ctl_request_hold_stats_reg_field),
				pb_ctl_request_hold_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_VENDOR_ID,
				PCI_VENDOR_ID_OFFSET,
				PCI_VENDOR_ID_MAX_INDEX,
				PCI_VENDOR_ID_ENTRY_SIZE,
				NUM_OF(pci_vendor_id_reg_field),
				pci_vendor_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_CMD,
				PCI_CMD_OFFSET,
				PCI_CMD_MAX_INDEX,
				PCI_CMD_ENTRY_SIZE,
				NUM_OF(pci_cmd_reg_field),
				pci_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_REV_ID,
				PCI_REV_ID_OFFSET,
				PCI_REV_ID_MAX_INDEX,
				PCI_REV_ID_ENTRY_SIZE,
				NUM_OF(pci_rev_id_reg_field),
				pci_rev_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_HEADER_TYPE,
				PCI_HEADER_TYPE_OFFSET,
				PCI_HEADER_TYPE_MAX_INDEX,
				PCI_HEADER_TYPE_ENTRY_SIZE,
				NUM_OF(pci_header_type_reg_field),
				pci_header_type_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_BASE_ADDR,
				PCI_BASE_ADDR_OFFSET,
				PCI_BASE_ADDR_MAX_INDEX,
				PCI_BASE_ADDR_ENTRY_SIZE,
				NUM_OF(pci_base_addr_reg_field),
				pci_base_addr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_SUBSYSTEM_VENDOR_ID,
				PCI_SUBSYSTEM_VENDOR_ID_OFFSET,
				PCI_SUBSYSTEM_VENDOR_ID_MAX_INDEX,
				PCI_SUBSYSTEM_VENDOR_ID_ENTRY_SIZE,
				NUM_OF(pci_subsystem_vendor_id_reg_field),
				pci_subsystem_vendor_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PCI_SM,
				PCI_SM_OFFSET,
				PCI_SM_MAX_INDEX,
				PCI_SM_ENTRY_SIZE,
				NUM_OF(pci_sm_reg_field),
				pci_sm_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_CTRL0,
				POLICING_CTRL0_OFFSET,
				POLICING_CTRL0_MAX_INDEX,
				POLICING_CTRL0_ENTRY_SIZE,
				NUM_OF(policing_ctrl0_reg_field),
				policing_ctrl0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_CTRL1,
				POLICING_CTRL1_OFFSET,
				POLICING_CTRL1_MAX_INDEX,
				POLICING_CTRL1_ENTRY_SIZE,
				NUM_OF(policing_ctrl1_reg_field),
				policing_ctrl1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_ACCESS,
				POLICING_DS_POLICER_ACCESS_OFFSET,
				POLICING_DS_POLICER_ACCESS_MAX_INDEX,
				POLICING_DS_POLICER_ACCESS_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_access_reg_field),
				policing_ds_policer_access_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_WR00,
				POLICING_DS_POLICER_WR00_OFFSET,
				POLICING_DS_POLICER_WR00_MAX_INDEX,
				POLICING_DS_POLICER_WR00_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_wr00_reg_field),
				policing_ds_policer_wr00_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_WR01,
				POLICING_DS_POLICER_WR01_OFFSET,
				POLICING_DS_POLICER_WR01_MAX_INDEX,
				POLICING_DS_POLICER_WR01_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_wr01_reg_field),
				policing_ds_policer_wr01_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_WR02,
				POLICING_DS_POLICER_WR02_OFFSET,
				POLICING_DS_POLICER_WR02_MAX_INDEX,
				POLICING_DS_POLICER_WR02_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_wr02_reg_field),
				policing_ds_policer_wr02_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_WR03,
				POLICING_DS_POLICER_WR03_OFFSET,
				POLICING_DS_POLICER_WR03_MAX_INDEX,
				POLICING_DS_POLICER_WR03_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_wr03_reg_field),
				policing_ds_policer_wr03_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_RD00,
				POLICING_DS_POLICER_RD00_OFFSET,
				POLICING_DS_POLICER_RD00_MAX_INDEX,
				POLICING_DS_POLICER_RD00_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_rd00_reg_field),
				policing_ds_policer_rd00_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_RD01,
				POLICING_DS_POLICER_RD01_OFFSET,
				POLICING_DS_POLICER_RD01_MAX_INDEX,
				POLICING_DS_POLICER_RD01_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_rd01_reg_field),
				policing_ds_policer_rd01_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_RD02,
				POLICING_DS_POLICER_RD02_OFFSET,
				POLICING_DS_POLICER_RD02_MAX_INDEX,
				POLICING_DS_POLICER_RD02_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_rd02_reg_field),
				policing_ds_policer_rd02_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_DS_POLICER_RD03,
				POLICING_DS_POLICER_RD03_OFFSET,
				POLICING_DS_POLICER_RD03_MAX_INDEX,
				POLICING_DS_POLICER_RD03_ENTRY_SIZE,
				NUM_OF(policing_ds_policer_rd03_reg_field),
				policing_ds_policer_rd03_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_IPE_EPE_FIFO_THRD,
				POLICING_IPE_EPE_FIFO_THRD_OFFSET,
				POLICING_IPE_EPE_FIFO_THRD_MAX_INDEX,
				POLICING_IPE_EPE_FIFO_THRD_ENTRY_SIZE,
				NUM_OF(policing_ipe_epe_fifo_thrd_reg_field),
				policing_ipe_epe_fifo_thrd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_EXT_BASE_PTR,
				POLICING_EXT_BASE_PTR_OFFSET,
				POLICING_EXT_BASE_PTR_MAX_INDEX,
				POLICING_EXT_BASE_PTR_ENTRY_SIZE,
				NUM_OF(policing_ext_base_ptr_reg_field),
				policing_ext_base_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_STATS_CONFIRM_BASE_PTR,
				POLICING_STATS_CONFIRM_BASE_PTR_OFFSET,
				POLICING_STATS_CONFIRM_BASE_PTR_MAX_INDEX,
				POLICING_STATS_CONFIRM_BASE_PTR_ENTRY_SIZE,
				NUM_OF(policing_stats_confirm_base_ptr_reg_field),
				policing_stats_confirm_base_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_STATS_NOT_CONFIRM_BASE_PTR,
				POLICING_STATS_NOT_CONFIRM_BASE_PTR_OFFSET,
				POLICING_STATS_NOT_CONFIRM_BASE_PTR_MAX_INDEX,
				POLICING_STATS_NOT_CONFIRM_BASE_PTR_ENTRY_SIZE,
				NUM_OF(policing_stats_not_confirm_base_ptr_reg_field),
				policing_stats_not_confirm_base_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR0_VALUE_SET,
				POLICING_INTR0_VALUE_SET_OFFSET,
				POLICING_INTR0_VALUE_SET_MAX_INDEX,
				POLICING_INTR0_VALUE_SET_ENTRY_SIZE,
				NUM_OF(policing_intr0_value_set_reg_field),
				policing_intr0_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR0_VALUE_RESET,
				POLICING_INTR0_VALUE_RESET_OFFSET,
				POLICING_INTR0_VALUE_RESET_MAX_INDEX,
				POLICING_INTR0_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(policing_intr0_value_reset_reg_field),
				policing_intr0_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR0_MASK_SET,
				POLICING_INTR0_MASK_SET_OFFSET,
				POLICING_INTR0_MASK_SET_MAX_INDEX,
				POLICING_INTR0_MASK_SET_ENTRY_SIZE,
				NUM_OF(policing_intr0_mask_set_reg_field),
				policing_intr0_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR0_MASK_RESET,
				POLICING_INTR0_MASK_RESET_OFFSET,
				POLICING_INTR0_MASK_RESET_MAX_INDEX,
				POLICING_INTR0_MASK_RESET_ENTRY_SIZE,
				NUM_OF(policing_intr0_mask_reset_reg_field),
				policing_intr0_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR1_VALUE_SET,
				POLICING_INTR1_VALUE_SET_OFFSET,
				POLICING_INTR1_VALUE_SET_MAX_INDEX,
				POLICING_INTR1_VALUE_SET_ENTRY_SIZE,
				NUM_OF(policing_intr1_value_set_reg_field),
				policing_intr1_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR1_VALUE_RESET,
				POLICING_INTR1_VALUE_RESET_OFFSET,
				POLICING_INTR1_VALUE_RESET_MAX_INDEX,
				POLICING_INTR1_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(policing_intr1_value_reset_reg_field),
				policing_intr1_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR1_MASK_SET,
				POLICING_INTR1_MASK_SET_OFFSET,
				POLICING_INTR1_MASK_SET_MAX_INDEX,
				POLICING_INTR1_MASK_SET_ENTRY_SIZE,
				NUM_OF(policing_intr1_mask_set_reg_field),
				policing_intr1_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_INTR1_MASK_RESET,
				POLICING_INTR1_MASK_RESET_OFFSET,
				POLICING_INTR1_MASK_RESET_MAX_INDEX,
				POLICING_INTR1_MASK_RESET_ENTRY_SIZE,
				NUM_OF(policing_intr1_mask_reset_reg_field),
				policing_intr1_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_CFG_RD_CREDIT,
				POLICING_CFG_RD_CREDIT_OFFSET,
				POLICING_CFG_RD_CREDIT_MAX_INDEX,
				POLICING_CFG_RD_CREDIT_ENTRY_SIZE,
				NUM_OF(policing_cfg_rd_credit_reg_field),
				policing_cfg_rd_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_RUNNING_RD_CREDIT,
				POLICING_RUNNING_RD_CREDIT_OFFSET,
				POLICING_RUNNING_RD_CREDIT_MAX_INDEX,
				POLICING_RUNNING_RD_CREDIT_ENTRY_SIZE,
				NUM_OF(policing_running_rd_credit_reg_field),
				policing_running_rd_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_CFG_WR_CREDIT,
				POLICING_CFG_WR_CREDIT_OFFSET,
				POLICING_CFG_WR_CREDIT_MAX_INDEX,
				POLICING_CFG_WR_CREDIT_ENTRY_SIZE,
				NUM_OF(policing_cfg_wr_credit_reg_field),
				policing_cfg_wr_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_RUNNING_WR_CREDIT,
				POLICING_RUNNING_WR_CREDIT_OFFSET,
				POLICING_RUNNING_WR_CREDIT_MAX_INDEX,
				POLICING_RUNNING_WR_CREDIT_ENTRY_SIZE,
				NUM_OF(policing_running_wr_credit_reg_field),
				policing_running_wr_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_CACHE_CLEAR,
				POLICING_CACHE_CLEAR_OFFSET,
				POLICING_CACHE_CLEAR_MAX_INDEX,
				POLICING_CACHE_CLEAR_ENTRY_SIZE,
				NUM_OF(policing_cache_clear_reg_field),
				policing_cache_clear_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_HIERARCHY_EN,
				POLICING_HIERARCHY_EN_OFFSET,
				POLICING_HIERARCHY_EN_MAX_INDEX,
				POLICING_HIERARCHY_EN_ENTRY_SIZE,
				NUM_OF(policing_hierarchy_en_reg_field),
				policing_hierarchy_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				POLICING_PENDING_CREDIT,
				POLICING_PENDING_CREDIT_OFFSET,
				POLICING_PENDING_CREDIT_MAX_INDEX,
				POLICING_PENDING_CREDIT_ENTRY_SIZE,
				NUM_OF(policing_pending_credit_reg_field),
				policing_pending_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_FRC_CTL,
				PTP_FRC_CTL_OFFSET,
				PTP_FRC_CTL_MAX_INDEX,
				PTP_FRC_CTL_ENTRY_SIZE,
				NUM_OF(ptp_frc_ctl_reg_field),
				ptp_frc_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_FRC,
				PTP_FRC_OFFSET,
				PTP_FRC_MAX_INDEX,
				PTP_FRC_ENTRY_SIZE,
				NUM_OF(ptp_frc_reg_field),
				ptp_frc_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_QUANTA,
				PTP_QUANTA_OFFSET,
				PTP_QUANTA_MAX_INDEX,
				PTP_QUANTA_ENTRY_SIZE,
				NUM_OF(ptp_quanta_reg_field),
				ptp_quanta_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_DRIFT_ADJUST,
				PTP_DRIFT_ADJUST_OFFSET,
				PTP_DRIFT_ADJUST_MAX_INDEX,
				PTP_DRIFT_ADJUST_ENTRY_SIZE,
				NUM_OF(ptp_drift_adjust_reg_field),
				ptp_drift_adjust_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_OFFSET_ADJUST,
				PTP_OFFSET_ADJUST_OFFSET,
				PTP_OFFSET_ADJUST_MAX_INDEX,
				PTP_OFFSET_ADJUST_ENTRY_SIZE,
				NUM_OF(ptp_offset_adjust_reg_field),
				ptp_offset_adjust_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_MAC_TX_CAPTURE_TS_CTL,
				PTP_MAC_TX_CAPTURE_TS_CTL_OFFSET,
				PTP_MAC_TX_CAPTURE_TS_CTL_MAX_INDEX,
				PTP_MAC_TX_CAPTURE_TS_CTL_ENTRY_SIZE,
				NUM_OF(ptp_mac_tx_capture_ts_ctl_reg_field),
				ptp_mac_tx_capture_ts_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_MAC_TX_CAPTURE_TS_STATUS,
				PTP_MAC_TX_CAPTURE_TS_STATUS_OFFSET,
				PTP_MAC_TX_CAPTURE_TS_STATUS_MAX_INDEX,
				PTP_MAC_TX_CAPTURE_TS_STATUS_ENTRY_SIZE,
				NUM_OF(ptp_mac_tx_capture_ts_status_reg_field),
				ptp_mac_tx_capture_ts_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_MAC_TX_CAPTURE_TS,
				PTP_MAC_TX_CAPTURE_TS_OFFSET,
				PTP_MAC_TX_CAPTURE_TS_MAX_INDEX,
				PTP_MAC_TX_CAPTURE_TS_ENTRY_SIZE,
				NUM_OF(ptp_mac_tx_capture_ts_reg_field),
				ptp_mac_tx_capture_ts_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_CFG,
				PTP_SYNC_INTF_CFG_OFFSET,
				PTP_SYNC_INTF_CFG_MAX_INDEX,
				PTP_SYNC_INTF_CFG_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_cfg_reg_field),
				ptp_sync_intf_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_HALF_PERIOD,
				PTP_SYNC_INTF_HALF_PERIOD_OFFSET,
				PTP_SYNC_INTF_HALF_PERIOD_MAX_INDEX,
				PTP_SYNC_INTF_HALF_PERIOD_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_half_period_reg_field),
				ptp_sync_intf_half_period_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_TOGGLE_TIME,
				PTP_SYNC_INTF_TOGGLE_TIME_OFFSET,
				PTP_SYNC_INTF_TOGGLE_TIME_MAX_INDEX,
				PTP_SYNC_INTF_TOGGLE_TIME_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_toggle_time_reg_field),
				ptp_sync_intf_toggle_time_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_HEART_BEAT_CFG,
				PTP_SYNC_INTF_HEART_BEAT_CFG_OFFSET,
				PTP_SYNC_INTF_HEART_BEAT_CFG_MAX_INDEX,
				PTP_SYNC_INTF_HEART_BEAT_CFG_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_heart_beat_cfg_reg_field),
				ptp_sync_intf_heart_beat_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_INPUT_TS,
				PTP_SYNC_INTF_INPUT_TS_OFFSET,
				PTP_SYNC_INTF_INPUT_TS_MAX_INDEX,
				PTP_SYNC_INTF_INPUT_TS_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_input_ts_reg_field),
				ptp_sync_intf_input_ts_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_CAPTURE_CTL,
				PTP_SYNC_INTF_CAPTURE_CTL_OFFSET,
				PTP_SYNC_INTF_CAPTURE_CTL_MAX_INDEX,
				PTP_SYNC_INTF_CAPTURE_CTL_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_capture_ctl_reg_field),
				ptp_sync_intf_capture_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_CAPTURE_FRC_TS,
				PTP_SYNC_INTF_CAPTURE_FRC_TS_OFFSET,
				PTP_SYNC_INTF_CAPTURE_FRC_TS_MAX_INDEX,
				PTP_SYNC_INTF_CAPTURE_FRC_TS_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_capture_frc_ts_reg_field),
				ptp_sync_intf_capture_frc_ts_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS,
				PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_OFFSET,
				PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_MAX_INDEX,
				PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_ENTRY_SIZE,
				NUM_OF(ptp_sync_intf_capture_adj_frc_ts_reg_field),
				ptp_sync_intf_capture_adj_frc_ts_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_INTERRUPT,
				PTP_INTERRUPT_OFFSET,
				PTP_INTERRUPT_MAX_INDEX,
				PTP_INTERRUPT_ENTRY_SIZE,
				NUM_OF(ptp_interrupt_reg_field),
				ptp_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				PTP_MAC_RX_CAPTURE_TS,
				PTP_MAC_RX_CAPTURE_TS_OFFSET,
				PTP_MAC_RX_CAPTURE_TS_MAX_INDEX,
				PTP_MAC_RX_CAPTURE_TS_ENTRY_SIZE,
				NUM_OF(ptp_mac_rx_capture_ts_reg_field),
				ptp_mac_rx_capture_ts_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_ARB_INTERRUPT,
				QDR_ARB_INTERRUPT_OFFSET,
				QDR_ARB_INTERRUPT_MAX_INDEX,
				QDR_ARB_INTERRUPT_ENTRY_SIZE,
				NUM_OF(qdr_arb_interrupt_reg_field),
				qdr_arb_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_ARB_DEBUG_STATS,
				QDR_ARB_DEBUG_STATS_OFFSET,
				QDR_ARB_DEBUG_STATS_MAX_INDEX,
				QDR_ARB_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(qdr_arb_debug_stats_reg_field),
				qdr_arb_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_CTL_CFG,
				QDR_CTL_CFG_OFFSET,
				QDR_CTL_CFG_MAX_INDEX,
				QDR_CTL_CFG_ENTRY_SIZE,
				NUM_OF(qdr_ctl_cfg_reg_field),
				qdr_ctl_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_PARITY_ERROR_COUNT,
				QDR_PARITY_ERROR_COUNT_OFFSET,
				QDR_PARITY_ERROR_COUNT_MAX_INDEX,
				QDR_PARITY_ERROR_COUNT_ENTRY_SIZE,
				NUM_OF(qdr_parity_error_count_reg_field),
				qdr_parity_error_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_BIST_CONTROL,
				QDR_BIST_CONTROL_OFFSET,
				QDR_BIST_CONTROL_MAX_INDEX,
				QDR_BIST_CONTROL_ENTRY_SIZE,
				NUM_OF(qdr_bist_control_reg_field),
				qdr_bist_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_BIST_POINTERS,
				QDR_BIST_POINTERS_OFFSET,
				QDR_BIST_POINTERS_MAX_INDEX,
				QDR_BIST_POINTERS_ENTRY_SIZE,
				NUM_OF(qdr_bist_pointers_reg_field),
				qdr_bist_pointers_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_CAPTURE_RESULT,
				QDR_CAPTURE_RESULT_OFFSET,
				QDR_CAPTURE_RESULT_MAX_INDEX,
				QDR_CAPTURE_RESULT_ENTRY_SIZE,
				NUM_OF(qdr_capture_result_reg_field),
				qdr_capture_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_ADR_MATCH_MASK,
				QDR_ADR_MATCH_MASK_OFFSET,
				QDR_ADR_MATCH_MASK_MAX_INDEX,
				QDR_ADR_MATCH_MASK_ENTRY_SIZE,
				NUM_OF(qdr_adr_match_mask_reg_field),
				qdr_adr_match_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_ADR_MATCH_VALUE,
				QDR_ADR_MATCH_VALUE_OFFSET,
				QDR_ADR_MATCH_VALUE_MAX_INDEX,
				QDR_ADR_MATCH_VALUE_ENTRY_SIZE,
				NUM_OF(qdr_adr_match_value_reg_field),
				qdr_adr_match_value_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_INIT_CTL,
				QDR_INIT_CTL_OFFSET,
				QDR_INIT_CTL_MAX_INDEX,
				QDR_INIT_CTL_ENTRY_SIZE,
				NUM_OF(qdr_init_ctl_reg_field),
				qdr_init_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_CTL_REQ_FIFO_THRESHOLD,
				QDR_CTL_REQ_FIFO_THRESHOLD_OFFSET,
				QDR_CTL_REQ_FIFO_THRESHOLD_MAX_INDEX,
				QDR_CTL_REQ_FIFO_THRESHOLD_ENTRY_SIZE,
				NUM_OF(qdr_ctl_req_fifo_threshold_reg_field),
				qdr_ctl_req_fifo_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_CTL_INTERRUPT,
				QDR_CTL_INTERRUPT_OFFSET,
				QDR_CTL_INTERRUPT_MAX_INDEX,
				QDR_CTL_INTERRUPT_ENTRY_SIZE,
				NUM_OF(qdr_ctl_interrupt_reg_field),
				qdr_ctl_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QDR_CTL_PARITY_FAIL_RECORD,
				QDR_CTL_PARITY_FAIL_RECORD_OFFSET,
				QDR_CTL_PARITY_FAIL_RECORD_MAX_INDEX,
				QDR_CTL_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(qdr_ctl_parity_fail_record_reg_field),
				qdr_ctl_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_INTERRUPT,
				Q_MGR_ENQ_INTERRUPT_OFFSET,
				Q_MGR_ENQ_INTERRUPT_MAX_INDEX,
				Q_MGR_ENQ_INTERRUPT_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_interrupt_reg_field),
				q_mgr_enq_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_CTL,
				Q_MGR_ENQ_CTL_OFFSET,
				Q_MGR_ENQ_CTL_MAX_INDEX,
				Q_MGR_ENQ_CTL_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_ctl_reg_field),
				q_mgr_enq_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_INIT,
				Q_MGR_ENQ_INIT_OFFSET,
				Q_MGR_ENQ_INIT_MAX_INDEX,
				Q_MGR_ENQ_INIT_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_init_reg_field),
				q_mgr_enq_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_INIT_DONE,
				Q_MGR_ENQ_INIT_DONE_OFFSET,
				Q_MGR_ENQ_INIT_DONE_MAX_INDEX,
				Q_MGR_ENQ_INIT_DONE_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_init_done_reg_field),
				q_mgr_enq_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ETHERNET_IPG,
				Q_MGR_ETHERNET_IPG_OFFSET,
				Q_MGR_ETHERNET_IPG_MAX_INDEX,
				Q_MGR_ETHERNET_IPG_ENTRY_SIZE,
				NUM_OF(q_mgr_ethernet_ipg_reg_field),
				q_mgr_ethernet_ipg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_RAND_SEED_LOAD,
				Q_MGR_RAND_SEED_LOAD_OFFSET,
				Q_MGR_RAND_SEED_LOAD_MAX_INDEX,
				Q_MGR_RAND_SEED_LOAD_ENTRY_SIZE,
				NUM_OF(q_mgr_rand_seed_load_reg_field),
				q_mgr_rand_seed_load_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_QUEUE_ID_MAX_NUM,
				Q_MGR_ENQ_QUEUE_ID_MAX_NUM_OFFSET,
				Q_MGR_ENQ_QUEUE_ID_MAX_NUM_MAX_INDEX,
				Q_MGR_ENQ_QUEUE_ID_MAX_NUM_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_queue_id_max_num_reg_field),
				q_mgr_enq_queue_id_max_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT,
				Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_OFFSET,
				Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_MAX_INDEX,
				Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_que_num_fifo_credit_reg_field),
				q_mgr_enq_que_num_fifo_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT,
				QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_OFFSET,
				QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_MAX_INDEX,
				QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_ENTRY_SIZE,
				NUM_OF(qmgrenq_q_mgr_enq_rcd_upd_credit_reg_field),
				qmgrenq_q_mgr_enq_rcd_upd_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_TABLE_RAM_CREDIT,
				Q_MGR_ENQ_TABLE_RAM_CREDIT_OFFSET,
				Q_MGR_ENQ_TABLE_RAM_CREDIT_MAX_INDEX,
				Q_MGR_ENQ_TABLE_RAM_CREDIT_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_table_ram_credit_reg_field),
				q_mgr_enq_table_ram_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_PARITY_ENABLE,
				Q_MGR_ENQ_PARITY_ENABLE_OFFSET,
				Q_MGR_ENQ_PARITY_ENABLE_MAX_INDEX,
				Q_MGR_ENQ_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_parity_enable_reg_field),
				q_mgr_enq_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_DRAIN_ENABLE,
				Q_MGR_ENQ_DRAIN_ENABLE_OFFSET,
				Q_MGR_ENQ_DRAIN_ENABLE_MAX_INDEX,
				Q_MGR_ENQ_DRAIN_ENABLE_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_drain_enable_reg_field),
				q_mgr_enq_drain_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_QUE_DROP_STATS_BASE,
				Q_MGR_QUE_DROP_STATS_BASE_OFFSET,
				Q_MGR_QUE_DROP_STATS_BASE_MAX_INDEX,
				Q_MGR_QUE_DROP_STATS_BASE_ENTRY_SIZE,
				NUM_OF(q_mgr_que_drop_stats_base_reg_field),
				q_mgr_que_drop_stats_base_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP,
				Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_OFFSET,
				Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_MAX_INDEX,
				Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_rand_seed_load_force_drop_reg_field),
				q_mgr_enq_rand_seed_load_force_drop_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_LENGTH_ADJUST,
				Q_MGR_LENGTH_ADJUST_OFFSET,
				Q_MGR_LENGTH_ADJUST_MAX_INDEX,
				Q_MGR_LENGTH_ADJUST_ENTRY_SIZE,
				NUM_OF(q_mgr_length_adjust_reg_field),
				q_mgr_length_adjust_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_CRITICAL_PKT_CTL,
				Q_MGR_ENQ_CRITICAL_PKT_CTL_OFFSET,
				Q_MGR_ENQ_CRITICAL_PKT_CTL_MAX_INDEX,
				Q_MGR_ENQ_CRITICAL_PKT_CTL_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_critical_pkt_ctl_reg_field),
				q_mgr_enq_critical_pkt_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_EGRESS_RESRC_MGR,
				Q_MGR_EGRESS_RESRC_MGR_OFFSET,
				Q_MGR_EGRESS_RESRC_MGR_MAX_INDEX,
				Q_MGR_EGRESS_RESRC_MGR_ENTRY_SIZE,
				NUM_OF(q_mgr_egress_resrc_mgr_reg_field),
				q_mgr_egress_resrc_mgr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SHARED_QUE_ENTRY_CNT,
				Q_MGR_SHARED_QUE_ENTRY_CNT_OFFSET,
				Q_MGR_SHARED_QUE_ENTRY_CNT_MAX_INDEX,
				Q_MGR_SHARED_QUE_ENTRY_CNT_ENTRY_SIZE,
				NUM_OF(q_mgr_shared_que_entry_cnt_reg_field),
				q_mgr_shared_que_entry_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_RESERVED_CHANNEL_RANGE,
				Q_MGR_RESERVED_CHANNEL_RANGE_OFFSET,
				Q_MGR_RESERVED_CHANNEL_RANGE_MAX_INDEX,
				Q_MGR_RESERVED_CHANNEL_RANGE_ENTRY_SIZE,
				NUM_OF(q_mgr_reserved_channel_range_reg_field),
				q_mgr_reserved_channel_range_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_QWRITE_CTL,
				Q_MGR_QWRITE_CTL_OFFSET,
				Q_MGR_QWRITE_CTL_MAX_INDEX,
				Q_MGR_QWRITE_CTL_ENTRY_SIZE,
				NUM_OF(q_mgr_qwrite_ctl_reg_field),
				q_mgr_qwrite_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_QUEUE_ID_MON,
				Q_MGR_QUEUE_ID_MON_OFFSET,
				Q_MGR_QUEUE_ID_MON_MAX_INDEX,
				Q_MGR_QUEUE_ID_MON_ENTRY_SIZE,
				NUM_OF(q_mgr_queue_id_mon_reg_field),
				q_mgr_queue_id_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_DEBUG_STATS,
				Q_MGR_ENQ_DEBUG_STATS_OFFSET,
				Q_MGR_ENQ_DEBUG_STATS_MAX_INDEX,
				Q_MGR_ENQ_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_debug_stats_reg_field),
				q_mgr_enq_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQUEUE_STATS,
				Q_MGR_ENQUEUE_STATS_OFFSET,
				Q_MGR_ENQUEUE_STATS_MAX_INDEX,
				Q_MGR_ENQUEUE_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_enqueue_stats_reg_field),
				q_mgr_enqueue_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_ENQ_PARITY_FAIL_RECORD,
				Q_MGR_ENQ_PARITY_FAIL_RECORD_OFFSET,
				Q_MGR_ENQ_PARITY_FAIL_RECORD_MAX_INDEX,
				Q_MGR_ENQ_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(q_mgr_enq_parity_fail_record_reg_field),
				q_mgr_enq_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGRQ_HASH_CAM_CTL,
				Q_MGRQ_HASH_CAM_CTL_OFFSET,
				Q_MGRQ_HASH_CAM_CTL_MAX_INDEX,
				Q_MGRQ_HASH_CAM_CTL_ENTRY_SIZE,
				NUM_OF(q_mgrq_hash_cam_ctl_reg_field),
				q_mgrq_hash_cam_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGRQ_WRITE_SGMAC_CTL,
				Q_MGRQ_WRITE_SGMAC_CTL_OFFSET,
				Q_MGRQ_WRITE_SGMAC_CTL_MAX_INDEX,
				Q_MGRQ_WRITE_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(q_mgrq_write_sgmac_ctl_reg_field),
				q_mgrq_write_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_HASH_LOOKUP_RESULT_CTL,
				Q_HASH_LOOKUP_RESULT_CTL_OFFSET,
				Q_HASH_LOOKUP_RESULT_CTL_MAX_INDEX,
				Q_HASH_LOOKUP_RESULT_CTL_ENTRY_SIZE,
				NUM_OF(q_hash_lookup_result_ctl_reg_field),
				q_hash_lookup_result_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_HASH_LOOKUP_STATS,
				Q_MGR_HASH_LOOKUP_STATS_OFFSET,
				Q_MGR_HASH_LOOKUP_STATS_MAX_INDEX,
				Q_MGR_HASH_LOOKUP_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_hash_lookup_stats_reg_field),
				q_mgr_hash_lookup_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_LINK_LIST_INTERRUPT,
				Q_MGR_LINK_LIST_INTERRUPT_OFFSET,
				Q_MGR_LINK_LIST_INTERRUPT_MAX_INDEX,
				Q_MGR_LINK_LIST_INTERRUPT_ENTRY_SIZE,
				NUM_OF(q_mgr_link_list_interrupt_reg_field),
				q_mgr_link_list_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_FREE_LIST_STATUS,
				Q_MGR_FREE_LIST_STATUS_OFFSET,
				Q_MGR_FREE_LIST_STATUS_MAX_INDEX,
				Q_MGR_FREE_LIST_STATUS_ENTRY_SIZE,
				NUM_OF(q_mgr_free_list_status_reg_field),
				q_mgr_free_list_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_FREE_LIST_MAX_NUM,
				Q_MGR_FREE_LIST_MAX_NUM_OFFSET,
				Q_MGR_FREE_LIST_MAX_NUM_MAX_INDEX,
				Q_MGR_FREE_LIST_MAX_NUM_ENTRY_SIZE,
				NUM_OF(q_mgr_free_list_max_num_reg_field),
				q_mgr_free_list_max_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM,
				QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_OFFSET,
				QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_MAX_INDEX,
				QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_ENTRY_SIZE,
				NUM_OF(qmgrlinklist_q_mgr_queue_id_max_num_reg_field),
				qmgrlinklist_q_mgr_queue_id_max_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_INIT,
				Q_MGR_INIT_OFFSET,
				Q_MGR_INIT_MAX_INDEX,
				Q_MGR_INIT_ENTRY_SIZE,
				NUM_OF(q_mgr_init_reg_field),
				q_mgr_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_INIT_DONE,
				Q_MGR_INIT_DONE_OFFSET,
				Q_MGR_INIT_DONE_MAX_INDEX,
				Q_MGR_INIT_DONE_ENTRY_SIZE,
				NUM_OF(q_mgr_init_done_reg_field),
				q_mgr_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_FREE_LIST_FIFO_CREDIT,
				Q_MGR_FREE_LIST_FIFO_CREDIT_OFFSET,
				Q_MGR_FREE_LIST_FIFO_CREDIT_MAX_INDEX,
				Q_MGR_FREE_LIST_FIFO_CREDIT_ENTRY_SIZE,
				NUM_OF(q_mgr_free_list_fifo_credit_reg_field),
				q_mgr_free_list_fifo_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_LINK_LIST_PARITY_ENABLE,
				Q_MGR_LINK_LIST_PARITY_ENABLE_OFFSET,
				Q_MGR_LINK_LIST_PARITY_ENABLE_MAX_INDEX,
				Q_MGR_LINK_LIST_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(q_mgr_link_list_parity_enable_reg_field),
				q_mgr_link_list_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_DEBUG_STATS,
				Q_MGR_DEBUG_STATS_OFFSET,
				Q_MGR_DEBUG_STATS_MAX_INDEX,
				Q_MGR_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_debug_stats_reg_field),
				q_mgr_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_LINK_LIST_ECC_CTRL,
				Q_MGR_LINK_LIST_ECC_CTRL_OFFSET,
				Q_MGR_LINK_LIST_ECC_CTRL_MAX_INDEX,
				Q_MGR_LINK_LIST_ECC_CTRL_ENTRY_SIZE,
				NUM_OF(q_mgr_link_list_ecc_ctrl_reg_field),
				q_mgr_link_list_ecc_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_LINK_LIST_ECC_ERROR_STATS,
				Q_MGR_LINK_LIST_ECC_ERROR_STATS_OFFSET,
				Q_MGR_LINK_LIST_ECC_ERROR_STATS_MAX_INDEX,
				Q_MGR_LINK_LIST_ECC_ERROR_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_link_list_ecc_error_stats_reg_field),
				q_mgr_link_list_ecc_error_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_LINK_LIST_PARITY_FAIL_RECORD,
				Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_OFFSET,
				Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_MAX_INDEX,
				Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(q_mgr_link_list_parity_fail_record_reg_field),
				q_mgr_link_list_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_INTERRUPT,
				Q_MGR_SCH_INTERRUPT_OFFSET,
				Q_MGR_SCH_INTERRUPT_MAX_INDEX,
				Q_MGR_SCH_INTERRUPT_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_interrupt_reg_field),
				q_mgr_sch_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_INIT,
				Q_MGR_SCH_INIT_OFFSET,
				Q_MGR_SCH_INIT_MAX_INDEX,
				Q_MGR_SCH_INIT_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_init_reg_field),
				q_mgr_sch_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_INIT_DONE,
				Q_MGR_SCH_INIT_DONE_OFFSET,
				Q_MGR_SCH_INIT_DONE_MAX_INDEX,
				Q_MGR_SCH_INIT_DONE_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_init_done_reg_field),
				q_mgr_sch_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM,
				QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_OFFSET,
				QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_MAX_INDEX,
				QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_ENTRY_SIZE,
				NUM_OF(qmgrsch_q_mgr_queue_id_max_num_reg_field),
				qmgrsch_q_mgr_queue_id_max_num_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_PARITY_ENABLE,
				Q_MGR_SCH_PARITY_ENABLE_OFFSET,
				Q_MGR_SCH_PARITY_ENABLE_MAX_INDEX,
				Q_MGR_SCH_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_parity_enable_reg_field),
				q_mgr_sch_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_QUE_DEQ_STATS_BASE,
				Q_MGR_QUE_DEQ_STATS_BASE_OFFSET,
				Q_MGR_QUE_DEQ_STATS_BASE_MAX_INDEX,
				Q_MGR_QUE_DEQ_STATS_BASE_ENTRY_SIZE,
				NUM_OF(q_mgr_que_deq_stats_base_reg_field),
				q_mgr_que_deq_stats_base_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_SP_PATCH_EN,
				Q_MGR_SCH_SP_PATCH_EN_OFFSET,
				Q_MGR_SCH_SP_PATCH_EN_MAX_INDEX,
				Q_MGR_SCH_SP_PATCH_EN_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_sp_patch_en_reg_field),
				q_mgr_sch_sp_patch_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_QUEUE_SHAPE_CTL,
				Q_MGR_QUEUE_SHAPE_CTL_OFFSET,
				Q_MGR_QUEUE_SHAPE_CTL_MAX_INDEX,
				Q_MGR_QUEUE_SHAPE_CTL_ENTRY_SIZE,
				NUM_OF(q_mgr_queue_shape_ctl_reg_field),
				q_mgr_queue_shape_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_GROUP_SHAPE_CTL,
				Q_MGR_GROUP_SHAPE_CTL_OFFSET,
				Q_MGR_GROUP_SHAPE_CTL_MAX_INDEX,
				Q_MGR_GROUP_SHAPE_CTL_ENTRY_SIZE,
				NUM_OF(q_mgr_group_shape_ctl_reg_field),
				q_mgr_group_shape_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_DEBUG_STATS,
				Q_MGR_SCH_DEBUG_STATS_OFFSET,
				Q_MGR_SCH_DEBUG_STATS_MAX_INDEX,
				Q_MGR_SCH_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_debug_stats_reg_field),
				q_mgr_sch_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SCH_PARITY_FAIL_RECORD,
				Q_MGR_SCH_PARITY_FAIL_RECORD_OFFSET,
				Q_MGR_SCH_PARITY_FAIL_RECORD_MAX_INDEX,
				Q_MGR_SCH_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(q_mgr_sch_parity_fail_record_reg_field),
				q_mgr_sch_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_INTERRUPT,
				Q_MGR_SUB_CH_INTERRUPT_OFFSET,
				Q_MGR_SUB_CH_INTERRUPT_MAX_INDEX,
				Q_MGR_SUB_CH_INTERRUPT_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_interrupt_reg_field),
				q_mgr_sub_ch_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_INIT,
				Q_MGR_SUB_CH_INIT_OFFSET,
				Q_MGR_SUB_CH_INIT_MAX_INDEX,
				Q_MGR_SUB_CH_INIT_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_init_reg_field),
				q_mgr_sub_ch_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_INIT_DONE,
				Q_MGR_SUB_CH_INIT_DONE_OFFSET,
				Q_MGR_SUB_CH_INIT_DONE_MAX_INDEX,
				Q_MGR_SUB_CH_INIT_DONE_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_init_done_reg_field),
				q_mgr_sub_ch_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_SHAPE_CTL,
				Q_MGR_SUB_CH_SHAPE_CTL_OFFSET,
				Q_MGR_SUB_CH_SHAPE_CTL_MAX_INDEX,
				Q_MGR_SUB_CH_SHAPE_CTL_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_shape_ctl_reg_field),
				q_mgr_sub_ch_shape_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_NETWORK_DRAIN_EN_CFG,
				Q_MGR_NETWORK_DRAIN_EN_CFG_OFFSET,
				Q_MGR_NETWORK_DRAIN_EN_CFG_MAX_INDEX,
				Q_MGR_NETWORK_DRAIN_EN_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_network_drain_en_cfg_reg_field),
				q_mgr_network_drain_en_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_FABRIC_DRAIN_EN_CFG,
				Q_MGR_FABRIC_DRAIN_EN_CFG_OFFSET,
				Q_MGR_FABRIC_DRAIN_EN_CFG_MAX_INDEX,
				Q_MGR_FABRIC_DRAIN_EN_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_fabric_drain_en_cfg_reg_field),
				q_mgr_fabric_drain_en_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_MISC_DRAIN_EN_CFG,
				Q_MGR_MISC_DRAIN_EN_CFG_OFFSET,
				Q_MGR_MISC_DRAIN_EN_CFG_MAX_INDEX,
				Q_MGR_MISC_DRAIN_EN_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_misc_drain_en_cfg_reg_field),
				q_mgr_misc_drain_en_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_QDR_ARB_CREDIT,
				Q_MGR_QDR_ARB_CREDIT_OFFSET,
				Q_MGR_QDR_ARB_CREDIT_MAX_INDEX,
				Q_MGR_QDR_ARB_CREDIT_ENTRY_SIZE,
				NUM_OF(q_mgr_qdr_arb_credit_reg_field),
				q_mgr_qdr_arb_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_TRACK_FIFO_CREDIT,
				Q_MGR_TRACK_FIFO_CREDIT_OFFSET,
				Q_MGR_TRACK_FIFO_CREDIT_MAX_INDEX,
				Q_MGR_TRACK_FIFO_CREDIT_ENTRY_SIZE,
				NUM_OF(q_mgr_track_fifo_credit_reg_field),
				q_mgr_track_fifo_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_PARITY_ENABLE,
				Q_MGR_SUB_CH_PARITY_ENABLE_OFFSET,
				Q_MGR_SUB_CH_PARITY_ENABLE_MAX_INDEX,
				Q_MGR_SUB_CH_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_parity_enable_reg_field),
				q_mgr_sub_ch_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_INTERFACE_WRR_WEIGHT_CFG,
				Q_MGR_INTERFACE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGR_INTERFACE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGR_INTERFACE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_interface_wrr_weight_cfg_reg_field),
				q_mgr_interface_wrr_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG,
				Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_misc_interface_wrr_weight_cfg_reg_field),
				q_mgr_misc_interface_wrr_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG,
				Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(q_mgri_loop_out_profile_wrr_weight_cfg_reg_field),
				q_mgri_loop_out_profile_wrr_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG,
				Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_cpu_out_profile_wrr_weight_cfg_reg_field),
				q_mgr_cpu_out_profile_wrr_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG,
				Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(q_mgr_oam_out_profile_wrr_weight_cfg_reg_field),
				q_mgr_oam_out_profile_wrr_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG,
				Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_OFFSET,
				Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_ENTRY_SIZE,
				NUM_OF(q_mgre_loop_outp_wrr_weight_cfg_reg_field),
				q_mgre_loop_outp_wrr_weight_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_BW_MON,
				Q_MGR_SUB_CH_BW_MON_OFFSET,
				Q_MGR_SUB_CH_BW_MON_MAX_INDEX,
				Q_MGR_SUB_CH_BW_MON_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_bw_mon_reg_field),
				q_mgr_sub_ch_bw_mon_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_CH_SHAPE_STATE,
				Q_MGR_CH_SHAPE_STATE_OFFSET,
				Q_MGR_CH_SHAPE_STATE_MAX_INDEX,
				Q_MGR_CH_SHAPE_STATE_ENTRY_SIZE,
				NUM_OF(q_mgr_ch_shape_state_reg_field),
				q_mgr_ch_shape_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_SUB_CH_DEBUG_STATS,
				Q_MGR_SUB_CH_DEBUG_STATS_OFFSET,
				Q_MGR_SUB_CH_DEBUG_STATS_MAX_INDEX,
				Q_MGR_SUB_CH_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_sub_ch_debug_stats_reg_field),
				q_mgr_sub_ch_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_TABLE_QUE_ENTRY_INTERRUPT,
				Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_OFFSET,
				Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_MAX_INDEX,
				Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_ENTRY_SIZE,
				NUM_OF(q_mgr_table_que_entry_interrupt_reg_field),
				q_mgr_table_que_entry_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_TABLE_ECC_CTRL,
				Q_MGR_TABLE_ECC_CTRL_OFFSET,
				Q_MGR_TABLE_ECC_CTRL_MAX_INDEX,
				Q_MGR_TABLE_ECC_CTRL_ENTRY_SIZE,
				NUM_OF(q_mgr_table_ecc_ctrl_reg_field),
				q_mgr_table_ecc_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_TABLE_PARITY_CTRL,
				Q_MGR_TABLE_PARITY_CTRL_OFFSET,
				Q_MGR_TABLE_PARITY_CTRL_MAX_INDEX,
				Q_MGR_TABLE_PARITY_CTRL_ENTRY_SIZE,
				NUM_OF(q_mgr_table_parity_ctrl_reg_field),
				q_mgr_table_parity_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUE_ENTRY_READ_FAIL_RECORD,
				QUE_ENTRY_READ_FAIL_RECORD_OFFSET,
				QUE_ENTRY_READ_FAIL_RECORD_MAX_INDEX,
				QUE_ENTRY_READ_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(que_entry_read_fail_record_reg_field),
				que_entry_read_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS,
				Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_OFFSET,
				Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_MAX_INDEX,
				Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_table_que_entry_debug_stats_reg_field),
				q_mgr_table_que_entry_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				Q_MGR_TABLE_ECC_ERROR_STATS,
				Q_MGR_TABLE_ECC_ERROR_STATS_OFFSET,
				Q_MGR_TABLE_ECC_ERROR_STATS_MAX_INDEX,
				Q_MGR_TABLE_ECC_ERROR_STATS_ENTRY_SIZE,
				NUM_OF(q_mgr_table_ecc_error_stats_reg_field),
				q_mgr_table_ecc_error_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp0_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp0_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp0_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp0_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_INIT,
				QUADMACAPP0_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_init_reg_field),
				quadmacapp0_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_init_done_reg_field),
				quadmacapp0_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp0_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_parity_enable_reg_field),
				quadmacapp0_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_status_over_write_reg_field),
				quadmacapp0_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp0_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp0_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp0_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp0_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp0_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp0_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_crc_strip_reg_field),
				quadmacapp0_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_TP_ID,
				QUADMACAPP0_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_tp_id_reg_field),
				quadmacapp0_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp0_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp0_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_stall_record_reg_field),
				quadmacapp0_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp0_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp0_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp0_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_stat_sel_reg_field),
				quadmacapp0_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp0_quad_mac_app_debug_stats_reg_field),
				quadmacapp0_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp10_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp10_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp10_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp10_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_INIT,
				QUADMACAPP10_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_init_reg_field),
				quadmacapp10_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_init_done_reg_field),
				quadmacapp10_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp10_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_parity_enable_reg_field),
				quadmacapp10_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_status_over_write_reg_field),
				quadmacapp10_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp10_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp10_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp10_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp10_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp10_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp10_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_crc_strip_reg_field),
				quadmacapp10_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_TP_ID,
				QUADMACAPP10_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_tp_id_reg_field),
				quadmacapp10_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp10_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp10_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_stall_record_reg_field),
				quadmacapp10_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp10_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp10_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp10_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_stat_sel_reg_field),
				quadmacapp10_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp10_quad_mac_app_debug_stats_reg_field),
				quadmacapp10_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp11_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp11_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp11_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp11_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_INIT,
				QUADMACAPP11_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_init_reg_field),
				quadmacapp11_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_init_done_reg_field),
				quadmacapp11_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp11_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_parity_enable_reg_field),
				quadmacapp11_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_status_over_write_reg_field),
				quadmacapp11_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp11_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp11_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp11_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp11_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp11_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp11_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_crc_strip_reg_field),
				quadmacapp11_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_TP_ID,
				QUADMACAPP11_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_tp_id_reg_field),
				quadmacapp11_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp11_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp11_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_stall_record_reg_field),
				quadmacapp11_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp11_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp11_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp11_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_stat_sel_reg_field),
				quadmacapp11_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp11_quad_mac_app_debug_stats_reg_field),
				quadmacapp11_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp1_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp1_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp1_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp1_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_INIT,
				QUADMACAPP1_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_init_reg_field),
				quadmacapp1_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_init_done_reg_field),
				quadmacapp1_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp1_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_parity_enable_reg_field),
				quadmacapp1_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_status_over_write_reg_field),
				quadmacapp1_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp1_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp1_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp1_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp1_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp1_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp1_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_crc_strip_reg_field),
				quadmacapp1_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_TP_ID,
				QUADMACAPP1_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_tp_id_reg_field),
				quadmacapp1_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp1_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp1_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_stall_record_reg_field),
				quadmacapp1_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp1_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp1_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp1_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_stat_sel_reg_field),
				quadmacapp1_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp1_quad_mac_app_debug_stats_reg_field),
				quadmacapp1_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp2_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp2_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp2_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp2_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_INIT,
				QUADMACAPP2_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_init_reg_field),
				quadmacapp2_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_init_done_reg_field),
				quadmacapp2_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp2_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_parity_enable_reg_field),
				quadmacapp2_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_status_over_write_reg_field),
				quadmacapp2_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp2_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp2_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp2_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp2_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp2_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp2_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_crc_strip_reg_field),
				quadmacapp2_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_TP_ID,
				QUADMACAPP2_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_tp_id_reg_field),
				quadmacapp2_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp2_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp2_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_stall_record_reg_field),
				quadmacapp2_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp2_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp2_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp2_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_stat_sel_reg_field),
				quadmacapp2_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp2_quad_mac_app_debug_stats_reg_field),
				quadmacapp2_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp3_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp3_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp3_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp3_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_INIT,
				QUADMACAPP3_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_init_reg_field),
				quadmacapp3_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_init_done_reg_field),
				quadmacapp3_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp3_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_parity_enable_reg_field),
				quadmacapp3_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_status_over_write_reg_field),
				quadmacapp3_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp3_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp3_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp3_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp3_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp3_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp3_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_crc_strip_reg_field),
				quadmacapp3_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_TP_ID,
				QUADMACAPP3_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_tp_id_reg_field),
				quadmacapp3_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp3_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp3_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_stall_record_reg_field),
				quadmacapp3_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp3_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp3_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp3_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_stat_sel_reg_field),
				quadmacapp3_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp3_quad_mac_app_debug_stats_reg_field),
				quadmacapp3_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp4_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp4_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp4_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp4_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_INIT,
				QUADMACAPP4_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_init_reg_field),
				quadmacapp4_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_init_done_reg_field),
				quadmacapp4_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp4_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_parity_enable_reg_field),
				quadmacapp4_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_status_over_write_reg_field),
				quadmacapp4_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp4_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp4_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp4_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp4_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp4_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp4_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_crc_strip_reg_field),
				quadmacapp4_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_TP_ID,
				QUADMACAPP4_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_tp_id_reg_field),
				quadmacapp4_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp4_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp4_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_stall_record_reg_field),
				quadmacapp4_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp4_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp4_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp4_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_stat_sel_reg_field),
				quadmacapp4_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp4_quad_mac_app_debug_stats_reg_field),
				quadmacapp4_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp5_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp5_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp5_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp5_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_INIT,
				QUADMACAPP5_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_init_reg_field),
				quadmacapp5_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_init_done_reg_field),
				quadmacapp5_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp5_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_parity_enable_reg_field),
				quadmacapp5_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_status_over_write_reg_field),
				quadmacapp5_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp5_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp5_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp5_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp5_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp5_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp5_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_crc_strip_reg_field),
				quadmacapp5_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_TP_ID,
				QUADMACAPP5_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_tp_id_reg_field),
				quadmacapp5_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp5_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp5_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_stall_record_reg_field),
				quadmacapp5_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp5_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp5_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp5_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_stat_sel_reg_field),
				quadmacapp5_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp5_quad_mac_app_debug_stats_reg_field),
				quadmacapp5_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp6_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp6_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp6_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp6_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_INIT,
				QUADMACAPP6_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_init_reg_field),
				quadmacapp6_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_init_done_reg_field),
				quadmacapp6_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp6_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_parity_enable_reg_field),
				quadmacapp6_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_status_over_write_reg_field),
				quadmacapp6_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp6_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp6_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp6_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp6_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp6_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp6_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_crc_strip_reg_field),
				quadmacapp6_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_TP_ID,
				QUADMACAPP6_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_tp_id_reg_field),
				quadmacapp6_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp6_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp6_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_stall_record_reg_field),
				quadmacapp6_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp6_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp6_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp6_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_stat_sel_reg_field),
				quadmacapp6_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp6_quad_mac_app_debug_stats_reg_field),
				quadmacapp6_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp7_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp7_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp7_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp7_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_INIT,
				QUADMACAPP7_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_init_reg_field),
				quadmacapp7_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_init_done_reg_field),
				quadmacapp7_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp7_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_parity_enable_reg_field),
				quadmacapp7_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_status_over_write_reg_field),
				quadmacapp7_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp7_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp7_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp7_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp7_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp7_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp7_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_crc_strip_reg_field),
				quadmacapp7_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_TP_ID,
				QUADMACAPP7_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_tp_id_reg_field),
				quadmacapp7_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp7_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp7_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_stall_record_reg_field),
				quadmacapp7_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp7_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp7_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp7_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_stat_sel_reg_field),
				quadmacapp7_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp7_quad_mac_app_debug_stats_reg_field),
				quadmacapp7_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp8_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp8_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp8_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp8_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_INIT,
				QUADMACAPP8_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_init_reg_field),
				quadmacapp8_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_init_done_reg_field),
				quadmacapp8_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp8_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_parity_enable_reg_field),
				quadmacapp8_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_status_over_write_reg_field),
				quadmacapp8_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp8_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp8_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp8_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp8_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp8_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp8_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_crc_strip_reg_field),
				quadmacapp8_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_TP_ID,
				QUADMACAPP8_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_tp_id_reg_field),
				quadmacapp8_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp8_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp8_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_stall_record_reg_field),
				quadmacapp8_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp8_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp8_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp8_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_stat_sel_reg_field),
				quadmacapp8_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp8_quad_mac_app_debug_stats_reg_field),
				quadmacapp8_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL,
				QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_interrupt_fatal_reg_field),
				quadmacapp9_quad_mac_app_interrupt_fatal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1,
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_packet_len_mtu1_reg_field),
				quadmacapp9_quad_mac_app_packet_len_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2,
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_packet_len_mtu2_reg_field),
				quadmacapp9_quad_mac_app_packet_len_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES,
				QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_dot1q_delta_bytes_reg_field),
				quadmacapp9_quad_mac_app_dot1q_delta_bytes_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_INIT,
				QUADMACAPP9_QUAD_MAC_APP_INIT_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_INIT_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_INIT_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_init_reg_field),
				quadmacapp9_quad_mac_app_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_INIT_DONE,
				QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_init_done_reg_field),
				quadmacapp9_quad_mac_app_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL,
				QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_stats_update_ctrl_reg_field),
				quadmacapp9_quad_mac_app_stats_update_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE,
				QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_parity_enable_reg_field),
				quadmacapp9_quad_mac_app_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_status_over_write_reg_field),
				quadmacapp9_quad_mac_app_status_over_write_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_status_over_write_old_snap_reg_field),
				quadmacapp9_quad_mac_app_status_over_write_old_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_status_over_write_new_snap_reg_field),
				quadmacapp9_quad_mac_app_status_over_write_new_snap_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT,
				QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_max_init_cnt_reg_field),
				quadmacapp9_quad_mac_app_max_init_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL,
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_pause_frame_ctl_reg_field),
				quadmacapp9_quad_mac_app_pause_frame_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT,
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_pkt_err_mask_out_reg_field),
				quadmacapp9_quad_mac_app_pkt_err_mask_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV,
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_pkt_err_inv_reg_field),
				quadmacapp9_quad_mac_app_pkt_err_inv_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP,
				QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_crc_strip_reg_field),
				quadmacapp9_quad_mac_app_crc_strip_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_TP_ID,
				QUADMACAPP9_QUAD_MAC_APP_TP_ID_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_TP_ID_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_TP_ID_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_tp_id_reg_field),
				quadmacapp9_quad_mac_app_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK,
				QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_buf_store_stall_mask_reg_field),
				quadmacapp9_quad_mac_app_buf_store_stall_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR,
				QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_keep_bay_hdr_reg_field),
				quadmacapp9_quad_mac_app_keep_bay_hdr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD,
				QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_stall_record_reg_field),
				quadmacapp9_quad_mac_app_stall_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT,
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_pause_timer_out_reg_field),
				quadmacapp9_quad_mac_app_pause_timer_out_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL,
				QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_vlan_ctrl_reg_field),
				quadmacapp9_quad_mac_app_vlan_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE,
				QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_cur_tx_state_machine_reg_field),
				quadmacapp9_quad_mac_app_cur_tx_state_machine_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_STAT_SEL,
				QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_stat_sel_reg_field),
				quadmacapp9_quad_mac_app_stat_sel_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS,
				QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_OFFSET,
				QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX,
				QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(quadmacapp9_quad_mac_app_debug_stats_reg_field),
				quadmacapp9_quad_mac_app_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_MDIO_CMD,
				SGMAC0_SGMAC_MDIO_CMD_OFFSET,
				SGMAC0_SGMAC_MDIO_CMD_MAX_INDEX,
				SGMAC0_SGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_mdio_cmd_reg_field),
				sgmac0_sgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CONFIG1,
				SGMAC0_SGMAC_CONFIG1_OFFSET,
				SGMAC0_SGMAC_CONFIG1_MAX_INDEX,
				SGMAC0_SGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_config1_reg_field),
				sgmac0_sgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CONFIG2,
				SGMAC0_SGMAC_CONFIG2_OFFSET,
				SGMAC0_SGMAC_CONFIG2_MAX_INDEX,
				SGMAC0_SGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_config2_reg_field),
				sgmac0_sgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CONFIG3,
				SGMAC0_SGMAC_CONFIG3_OFFSET,
				SGMAC0_SGMAC_CONFIG3_MAX_INDEX,
				SGMAC0_SGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_config3_reg_field),
				sgmac0_sgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CONFIG4,
				SGMAC0_SGMAC_CONFIG4_OFFSET,
				SGMAC0_SGMAC_CONFIG4_MAX_INDEX,
				SGMAC0_SGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_config4_reg_field),
				sgmac0_sgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_SOFT_RST,
				SGMAC0_SGMAC_SOFT_RST_OFFSET,
				SGMAC0_SGMAC_SOFT_RST_MAX_INDEX,
				SGMAC0_SGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_soft_rst_reg_field),
				sgmac0_sgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_DBG1,
				SGMAC0_SGMAC_DBG1_OFFSET,
				SGMAC0_SGMAC_DBG1_MAX_INDEX,
				SGMAC0_SGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_dbg1_reg_field),
				sgmac0_sgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_MDIO_RD_DATA,
				SGMAC0_SGMAC_MDIO_RD_DATA_OFFSET,
				SGMAC0_SGMAC_MDIO_RD_DATA_MAX_INDEX,
				SGMAC0_SGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_mdio_rd_data_reg_field),
				sgmac0_sgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_STRETCH_MODE,
				SGMAC0_SGMAC_STRETCH_MODE_OFFSET,
				SGMAC0_SGMAC_STRETCH_MODE_MAX_INDEX,
				SGMAC0_SGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_stretch_mode_reg_field),
				sgmac0_sgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_STATS_MTU1,
				SGMAC0_SGMAC_STATS_MTU1_OFFSET,
				SGMAC0_SGMAC_STATS_MTU1_MAX_INDEX,
				SGMAC0_SGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_stats_mtu1_reg_field),
				sgmac0_sgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_STATS_MTU2,
				SGMAC0_SGMAC_STATS_MTU2_OFFSET,
				SGMAC0_SGMAC_STATS_MTU2_MAX_INDEX,
				SGMAC0_SGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_stats_mtu2_reg_field),
				sgmac0_sgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_STATS_CONFIG,
				SGMAC0_SGMAC_STATS_CONFIG_OFFSET,
				SGMAC0_SGMAC_STATS_CONFIG_MAX_INDEX,
				SGMAC0_SGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_stats_config_reg_field),
				sgmac0_sgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_STATS_INIT,
				SGMAC0_SGMAC_STATS_INIT_OFFSET,
				SGMAC0_SGMAC_STATS_INIT_MAX_INDEX,
				SGMAC0_SGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_stats_init_reg_field),
				sgmac0_sgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_STATS_INIT_DONE,
				SGMAC0_SGMAC_STATS_INIT_DONE_OFFSET,
				SGMAC0_SGMAC_STATS_INIT_DONE_MAX_INDEX,
				SGMAC0_SGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_stats_init_done_reg_field),
				sgmac0_sgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_DESKEW_FIFO_CONFIG,
				SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_deskew_fifo_config_reg_field),
				sgmac0_sgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CONFIG5,
				SGMAC0_SGMAC_CONFIG5_OFFSET,
				SGMAC0_SGMAC_CONFIG5_MAX_INDEX,
				SGMAC0_SGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_config5_reg_field),
				sgmac0_sgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CONFIG6,
				SGMAC0_SGMAC_CONFIG6_OFFSET,
				SGMAC0_SGMAC_CONFIG6_MAX_INDEX,
				SGMAC0_SGMAC_CONFIG6_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_config6_reg_field),
				sgmac0_sgmac_config6_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_INTERRUPT_STATUS_SET,
				SGMAC0_SGMAC_INTERRUPT_STATUS_SET_OFFSET,
				SGMAC0_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				SGMAC0_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_interrupt_status_set_reg_field),
				sgmac0_sgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_INTERRUPT_STATUS_RESET,
				SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_interrupt_status_reset_reg_field),
				sgmac0_sgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_INTERRUPT_MASK_SET,
				SGMAC0_SGMAC_INTERRUPT_MASK_SET_OFFSET,
				SGMAC0_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				SGMAC0_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_interrupt_mask_set_reg_field),
				sgmac0_sgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_INTERRUPT_MASK_RESET,
				SGMAC0_SGMAC_INTERRUPT_MASK_RESET_OFFSET,
				SGMAC0_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				SGMAC0_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_interrupt_mask_reset_reg_field),
				sgmac0_sgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PRBS_CFG,
				SGMAC0_SGMAC_PRBS_CFG_OFFSET,
				SGMAC0_SGMAC_PRBS_CFG_MAX_INDEX,
				SGMAC0_SGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_prbs_cfg_reg_field),
				sgmac0_sgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PRBS_ERR_CNT0,
				SGMAC0_SGMAC_PRBS_ERR_CNT0_OFFSET,
				SGMAC0_SGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				SGMAC0_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_prbs_err_cnt0_reg_field),
				sgmac0_sgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PRBS_ERR_CNT1,
				SGMAC0_SGMAC_PRBS_ERR_CNT1_OFFSET,
				SGMAC0_SGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				SGMAC0_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_prbs_err_cnt1_reg_field),
				sgmac0_sgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PRBS_ERR_CNT2,
				SGMAC0_SGMAC_PRBS_ERR_CNT2_OFFSET,
				SGMAC0_SGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				SGMAC0_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_prbs_err_cnt2_reg_field),
				sgmac0_sgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PRBS_ERR_CNT3,
				SGMAC0_SGMAC_PRBS_ERR_CNT3_OFFSET,
				SGMAC0_SGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				SGMAC0_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_prbs_err_cnt3_reg_field),
				sgmac0_sgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC8_B10B_ERR_CNT,
				SGMAC0_SGMAC8_B10B_ERR_CNT_OFFSET,
				SGMAC0_SGMAC8_B10B_ERR_CNT_MAX_INDEX,
				SGMAC0_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac8_b10b_err_cnt_reg_field),
				sgmac0_sgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_TP_ID,
				SGMAC0_SGMAC_TP_ID_OFFSET,
				SGMAC0_SGMAC_TP_ID_MAX_INDEX,
				SGMAC0_SGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_tp_id_reg_field),
				sgmac0_sgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_USE_ORGINAL_COS,
				SGMAC0_SGMAC_USE_ORGINAL_COS_OFFSET,
				SGMAC0_SGMAC_USE_ORGINAL_COS_MAX_INDEX,
				SGMAC0_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_use_orginal_cos_reg_field),
				sgmac0_sgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PRIORITY_MAP,
				SGMAC0_SGMAC_PRIORITY_MAP_OFFSET,
				SGMAC0_SGMAC_PRIORITY_MAP_MAX_INDEX,
				SGMAC0_SGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_priority_map_reg_field),
				sgmac0_sgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_GEN_PKT,
				SGMAC0_SGMAC_GEN_PKT_OFFSET,
				SGMAC0_SGMAC_GEN_PKT_MAX_INDEX,
				SGMAC0_SGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_gen_pkt_reg_field),
				sgmac0_sgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PAYLOAD,
				SGMAC0_SGMAC_PAYLOAD_OFFSET,
				SGMAC0_SGMAC_PAYLOAD_MAX_INDEX,
				SGMAC0_SGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_payload_reg_field),
				sgmac0_sgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_DRAIN_EN,
				SGMAC0_SGMAC_DRAIN_EN_OFFSET,
				SGMAC0_SGMAC_DRAIN_EN_MAX_INDEX,
				SGMAC0_SGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_drain_en_reg_field),
				sgmac0_sgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_MDIO_CMD_STATUS,
				SGMAC0_SGMAC_MDIO_CMD_STATUS_OFFSET,
				SGMAC0_SGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				SGMAC0_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_mdio_cmd_status_reg_field),
				sgmac0_sgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_MDIO_CFG,
				SGMAC0_SGMAC_MDIO_CFG_OFFSET,
				SGMAC0_SGMAC_MDIO_CFG_MAX_INDEX,
				SGMAC0_SGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_mdio_cfg_reg_field),
				sgmac0_sgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_PTP_EN,
				SGMAC0_SGMAC_PTP_EN_OFFSET,
				SGMAC0_SGMAC_PTP_EN_MAX_INDEX,
				SGMAC0_SGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_ptp_en_reg_field),
				sgmac0_sgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_MODE,
				SGMAC0_SGMAC_MODE_OFFSET,
				SGMAC0_SGMAC_MODE_MAX_INDEX,
				SGMAC0_SGMAC_MODE_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_mode_reg_field),
				sgmac0_sgmac_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CT_SUPERG_TX_CFG,
				SGMAC0_SGMAC_CT_SUPERG_TX_CFG_OFFSET,
				SGMAC0_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX,
				SGMAC0_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_ct_superg_tx_cfg_reg_field),
				sgmac0_sgmac_ct_superg_tx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CT_SUPERG_RX_CFG,
				SGMAC0_SGMAC_CT_SUPERG_RX_CFG_OFFSET,
				SGMAC0_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX,
				SGMAC0_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_ct_superg_rx_cfg_reg_field),
				sgmac0_sgmac_ct_superg_rx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CT_SUPERG_MON_STATS,
				SGMAC0_SGMAC_CT_SUPERG_MON_STATS_OFFSET,
				SGMAC0_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX,
				SGMAC0_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_ct_superg_mon_stats_reg_field),
				sgmac0_sgmac_ct_superg_mon_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_TS_STATUS,
				SGMAC0_SGMAC_TS_STATUS_OFFSET,
				SGMAC0_SGMAC_TS_STATUS_MAX_INDEX,
				SGMAC0_SGMAC_TS_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_ts_status_reg_field),
				sgmac0_sgmac_ts_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC0_SGMAC_CTL,
				SGMAC0_SGMAC_CTL_OFFSET,
				SGMAC0_SGMAC_CTL_MAX_INDEX,
				SGMAC0_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(sgmac0_sgmac_ctl_reg_field),
				sgmac0_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_MDIO_CMD,
				SGMAC1_SGMAC_MDIO_CMD_OFFSET,
				SGMAC1_SGMAC_MDIO_CMD_MAX_INDEX,
				SGMAC1_SGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_mdio_cmd_reg_field),
				sgmac1_sgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CONFIG1,
				SGMAC1_SGMAC_CONFIG1_OFFSET,
				SGMAC1_SGMAC_CONFIG1_MAX_INDEX,
				SGMAC1_SGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_config1_reg_field),
				sgmac1_sgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CONFIG2,
				SGMAC1_SGMAC_CONFIG2_OFFSET,
				SGMAC1_SGMAC_CONFIG2_MAX_INDEX,
				SGMAC1_SGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_config2_reg_field),
				sgmac1_sgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CONFIG3,
				SGMAC1_SGMAC_CONFIG3_OFFSET,
				SGMAC1_SGMAC_CONFIG3_MAX_INDEX,
				SGMAC1_SGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_config3_reg_field),
				sgmac1_sgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CONFIG4,
				SGMAC1_SGMAC_CONFIG4_OFFSET,
				SGMAC1_SGMAC_CONFIG4_MAX_INDEX,
				SGMAC1_SGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_config4_reg_field),
				sgmac1_sgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_SOFT_RST,
				SGMAC1_SGMAC_SOFT_RST_OFFSET,
				SGMAC1_SGMAC_SOFT_RST_MAX_INDEX,
				SGMAC1_SGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_soft_rst_reg_field),
				sgmac1_sgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_DBG1,
				SGMAC1_SGMAC_DBG1_OFFSET,
				SGMAC1_SGMAC_DBG1_MAX_INDEX,
				SGMAC1_SGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_dbg1_reg_field),
				sgmac1_sgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_MDIO_RD_DATA,
				SGMAC1_SGMAC_MDIO_RD_DATA_OFFSET,
				SGMAC1_SGMAC_MDIO_RD_DATA_MAX_INDEX,
				SGMAC1_SGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_mdio_rd_data_reg_field),
				sgmac1_sgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_STRETCH_MODE,
				SGMAC1_SGMAC_STRETCH_MODE_OFFSET,
				SGMAC1_SGMAC_STRETCH_MODE_MAX_INDEX,
				SGMAC1_SGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_stretch_mode_reg_field),
				sgmac1_sgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_STATS_MTU1,
				SGMAC1_SGMAC_STATS_MTU1_OFFSET,
				SGMAC1_SGMAC_STATS_MTU1_MAX_INDEX,
				SGMAC1_SGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_stats_mtu1_reg_field),
				sgmac1_sgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_STATS_MTU2,
				SGMAC1_SGMAC_STATS_MTU2_OFFSET,
				SGMAC1_SGMAC_STATS_MTU2_MAX_INDEX,
				SGMAC1_SGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_stats_mtu2_reg_field),
				sgmac1_sgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_STATS_CONFIG,
				SGMAC1_SGMAC_STATS_CONFIG_OFFSET,
				SGMAC1_SGMAC_STATS_CONFIG_MAX_INDEX,
				SGMAC1_SGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_stats_config_reg_field),
				sgmac1_sgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_STATS_INIT,
				SGMAC1_SGMAC_STATS_INIT_OFFSET,
				SGMAC1_SGMAC_STATS_INIT_MAX_INDEX,
				SGMAC1_SGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_stats_init_reg_field),
				sgmac1_sgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_STATS_INIT_DONE,
				SGMAC1_SGMAC_STATS_INIT_DONE_OFFSET,
				SGMAC1_SGMAC_STATS_INIT_DONE_MAX_INDEX,
				SGMAC1_SGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_stats_init_done_reg_field),
				sgmac1_sgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_DESKEW_FIFO_CONFIG,
				SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_deskew_fifo_config_reg_field),
				sgmac1_sgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CONFIG5,
				SGMAC1_SGMAC_CONFIG5_OFFSET,
				SGMAC1_SGMAC_CONFIG5_MAX_INDEX,
				SGMAC1_SGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_config5_reg_field),
				sgmac1_sgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CONFIG6,
				SGMAC1_SGMAC_CONFIG6_OFFSET,
				SGMAC1_SGMAC_CONFIG6_MAX_INDEX,
				SGMAC1_SGMAC_CONFIG6_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_config6_reg_field),
				sgmac1_sgmac_config6_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_INTERRUPT_STATUS_SET,
				SGMAC1_SGMAC_INTERRUPT_STATUS_SET_OFFSET,
				SGMAC1_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				SGMAC1_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_interrupt_status_set_reg_field),
				sgmac1_sgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_INTERRUPT_STATUS_RESET,
				SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_interrupt_status_reset_reg_field),
				sgmac1_sgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_INTERRUPT_MASK_SET,
				SGMAC1_SGMAC_INTERRUPT_MASK_SET_OFFSET,
				SGMAC1_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				SGMAC1_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_interrupt_mask_set_reg_field),
				sgmac1_sgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_INTERRUPT_MASK_RESET,
				SGMAC1_SGMAC_INTERRUPT_MASK_RESET_OFFSET,
				SGMAC1_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				SGMAC1_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_interrupt_mask_reset_reg_field),
				sgmac1_sgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PRBS_CFG,
				SGMAC1_SGMAC_PRBS_CFG_OFFSET,
				SGMAC1_SGMAC_PRBS_CFG_MAX_INDEX,
				SGMAC1_SGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_prbs_cfg_reg_field),
				sgmac1_sgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PRBS_ERR_CNT0,
				SGMAC1_SGMAC_PRBS_ERR_CNT0_OFFSET,
				SGMAC1_SGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				SGMAC1_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_prbs_err_cnt0_reg_field),
				sgmac1_sgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PRBS_ERR_CNT1,
				SGMAC1_SGMAC_PRBS_ERR_CNT1_OFFSET,
				SGMAC1_SGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				SGMAC1_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_prbs_err_cnt1_reg_field),
				sgmac1_sgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PRBS_ERR_CNT2,
				SGMAC1_SGMAC_PRBS_ERR_CNT2_OFFSET,
				SGMAC1_SGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				SGMAC1_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_prbs_err_cnt2_reg_field),
				sgmac1_sgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PRBS_ERR_CNT3,
				SGMAC1_SGMAC_PRBS_ERR_CNT3_OFFSET,
				SGMAC1_SGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				SGMAC1_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_prbs_err_cnt3_reg_field),
				sgmac1_sgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC8_B10B_ERR_CNT,
				SGMAC1_SGMAC8_B10B_ERR_CNT_OFFSET,
				SGMAC1_SGMAC8_B10B_ERR_CNT_MAX_INDEX,
				SGMAC1_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac8_b10b_err_cnt_reg_field),
				sgmac1_sgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_TP_ID,
				SGMAC1_SGMAC_TP_ID_OFFSET,
				SGMAC1_SGMAC_TP_ID_MAX_INDEX,
				SGMAC1_SGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_tp_id_reg_field),
				sgmac1_sgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_USE_ORGINAL_COS,
				SGMAC1_SGMAC_USE_ORGINAL_COS_OFFSET,
				SGMAC1_SGMAC_USE_ORGINAL_COS_MAX_INDEX,
				SGMAC1_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_use_orginal_cos_reg_field),
				sgmac1_sgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PRIORITY_MAP,
				SGMAC1_SGMAC_PRIORITY_MAP_OFFSET,
				SGMAC1_SGMAC_PRIORITY_MAP_MAX_INDEX,
				SGMAC1_SGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_priority_map_reg_field),
				sgmac1_sgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_GEN_PKT,
				SGMAC1_SGMAC_GEN_PKT_OFFSET,
				SGMAC1_SGMAC_GEN_PKT_MAX_INDEX,
				SGMAC1_SGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_gen_pkt_reg_field),
				sgmac1_sgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PAYLOAD,
				SGMAC1_SGMAC_PAYLOAD_OFFSET,
				SGMAC1_SGMAC_PAYLOAD_MAX_INDEX,
				SGMAC1_SGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_payload_reg_field),
				sgmac1_sgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_DRAIN_EN,
				SGMAC1_SGMAC_DRAIN_EN_OFFSET,
				SGMAC1_SGMAC_DRAIN_EN_MAX_INDEX,
				SGMAC1_SGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_drain_en_reg_field),
				sgmac1_sgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_MDIO_CMD_STATUS,
				SGMAC1_SGMAC_MDIO_CMD_STATUS_OFFSET,
				SGMAC1_SGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				SGMAC1_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_mdio_cmd_status_reg_field),
				sgmac1_sgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_MDIO_CFG,
				SGMAC1_SGMAC_MDIO_CFG_OFFSET,
				SGMAC1_SGMAC_MDIO_CFG_MAX_INDEX,
				SGMAC1_SGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_mdio_cfg_reg_field),
				sgmac1_sgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_PTP_EN,
				SGMAC1_SGMAC_PTP_EN_OFFSET,
				SGMAC1_SGMAC_PTP_EN_MAX_INDEX,
				SGMAC1_SGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_ptp_en_reg_field),
				sgmac1_sgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_MODE,
				SGMAC1_SGMAC_MODE_OFFSET,
				SGMAC1_SGMAC_MODE_MAX_INDEX,
				SGMAC1_SGMAC_MODE_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_mode_reg_field),
				sgmac1_sgmac_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CT_SUPERG_TX_CFG,
				SGMAC1_SGMAC_CT_SUPERG_TX_CFG_OFFSET,
				SGMAC1_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX,
				SGMAC1_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_ct_superg_tx_cfg_reg_field),
				sgmac1_sgmac_ct_superg_tx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CT_SUPERG_RX_CFG,
				SGMAC1_SGMAC_CT_SUPERG_RX_CFG_OFFSET,
				SGMAC1_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX,
				SGMAC1_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_ct_superg_rx_cfg_reg_field),
				sgmac1_sgmac_ct_superg_rx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CT_SUPERG_MON_STATS,
				SGMAC1_SGMAC_CT_SUPERG_MON_STATS_OFFSET,
				SGMAC1_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX,
				SGMAC1_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_ct_superg_mon_stats_reg_field),
				sgmac1_sgmac_ct_superg_mon_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_TS_STATUS,
				SGMAC1_SGMAC_TS_STATUS_OFFSET,
				SGMAC1_SGMAC_TS_STATUS_MAX_INDEX,
				SGMAC1_SGMAC_TS_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_ts_status_reg_field),
				sgmac1_sgmac_ts_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC1_SGMAC_CTL,
				SGMAC1_SGMAC_CTL_OFFSET,
				SGMAC1_SGMAC_CTL_MAX_INDEX,
				SGMAC1_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(sgmac1_sgmac_ctl_reg_field),
				sgmac1_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_MDIO_CMD,
				SGMAC2_SGMAC_MDIO_CMD_OFFSET,
				SGMAC2_SGMAC_MDIO_CMD_MAX_INDEX,
				SGMAC2_SGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_mdio_cmd_reg_field),
				sgmac2_sgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CONFIG1,
				SGMAC2_SGMAC_CONFIG1_OFFSET,
				SGMAC2_SGMAC_CONFIG1_MAX_INDEX,
				SGMAC2_SGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_config1_reg_field),
				sgmac2_sgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CONFIG2,
				SGMAC2_SGMAC_CONFIG2_OFFSET,
				SGMAC2_SGMAC_CONFIG2_MAX_INDEX,
				SGMAC2_SGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_config2_reg_field),
				sgmac2_sgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CONFIG3,
				SGMAC2_SGMAC_CONFIG3_OFFSET,
				SGMAC2_SGMAC_CONFIG3_MAX_INDEX,
				SGMAC2_SGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_config3_reg_field),
				sgmac2_sgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CONFIG4,
				SGMAC2_SGMAC_CONFIG4_OFFSET,
				SGMAC2_SGMAC_CONFIG4_MAX_INDEX,
				SGMAC2_SGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_config4_reg_field),
				sgmac2_sgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_SOFT_RST,
				SGMAC2_SGMAC_SOFT_RST_OFFSET,
				SGMAC2_SGMAC_SOFT_RST_MAX_INDEX,
				SGMAC2_SGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_soft_rst_reg_field),
				sgmac2_sgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_DBG1,
				SGMAC2_SGMAC_DBG1_OFFSET,
				SGMAC2_SGMAC_DBG1_MAX_INDEX,
				SGMAC2_SGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_dbg1_reg_field),
				sgmac2_sgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_MDIO_RD_DATA,
				SGMAC2_SGMAC_MDIO_RD_DATA_OFFSET,
				SGMAC2_SGMAC_MDIO_RD_DATA_MAX_INDEX,
				SGMAC2_SGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_mdio_rd_data_reg_field),
				sgmac2_sgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_STRETCH_MODE,
				SGMAC2_SGMAC_STRETCH_MODE_OFFSET,
				SGMAC2_SGMAC_STRETCH_MODE_MAX_INDEX,
				SGMAC2_SGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_stretch_mode_reg_field),
				sgmac2_sgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_STATS_MTU1,
				SGMAC2_SGMAC_STATS_MTU1_OFFSET,
				SGMAC2_SGMAC_STATS_MTU1_MAX_INDEX,
				SGMAC2_SGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_stats_mtu1_reg_field),
				sgmac2_sgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_STATS_MTU2,
				SGMAC2_SGMAC_STATS_MTU2_OFFSET,
				SGMAC2_SGMAC_STATS_MTU2_MAX_INDEX,
				SGMAC2_SGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_stats_mtu2_reg_field),
				sgmac2_sgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_STATS_CONFIG,
				SGMAC2_SGMAC_STATS_CONFIG_OFFSET,
				SGMAC2_SGMAC_STATS_CONFIG_MAX_INDEX,
				SGMAC2_SGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_stats_config_reg_field),
				sgmac2_sgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_STATS_INIT,
				SGMAC2_SGMAC_STATS_INIT_OFFSET,
				SGMAC2_SGMAC_STATS_INIT_MAX_INDEX,
				SGMAC2_SGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_stats_init_reg_field),
				sgmac2_sgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_STATS_INIT_DONE,
				SGMAC2_SGMAC_STATS_INIT_DONE_OFFSET,
				SGMAC2_SGMAC_STATS_INIT_DONE_MAX_INDEX,
				SGMAC2_SGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_stats_init_done_reg_field),
				sgmac2_sgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_DESKEW_FIFO_CONFIG,
				SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_deskew_fifo_config_reg_field),
				sgmac2_sgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CONFIG5,
				SGMAC2_SGMAC_CONFIG5_OFFSET,
				SGMAC2_SGMAC_CONFIG5_MAX_INDEX,
				SGMAC2_SGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_config5_reg_field),
				sgmac2_sgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CONFIG6,
				SGMAC2_SGMAC_CONFIG6_OFFSET,
				SGMAC2_SGMAC_CONFIG6_MAX_INDEX,
				SGMAC2_SGMAC_CONFIG6_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_config6_reg_field),
				sgmac2_sgmac_config6_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_INTERRUPT_STATUS_SET,
				SGMAC2_SGMAC_INTERRUPT_STATUS_SET_OFFSET,
				SGMAC2_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				SGMAC2_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_interrupt_status_set_reg_field),
				sgmac2_sgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_INTERRUPT_STATUS_RESET,
				SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_interrupt_status_reset_reg_field),
				sgmac2_sgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_INTERRUPT_MASK_SET,
				SGMAC2_SGMAC_INTERRUPT_MASK_SET_OFFSET,
				SGMAC2_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				SGMAC2_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_interrupt_mask_set_reg_field),
				sgmac2_sgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_INTERRUPT_MASK_RESET,
				SGMAC2_SGMAC_INTERRUPT_MASK_RESET_OFFSET,
				SGMAC2_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				SGMAC2_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_interrupt_mask_reset_reg_field),
				sgmac2_sgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PRBS_CFG,
				SGMAC2_SGMAC_PRBS_CFG_OFFSET,
				SGMAC2_SGMAC_PRBS_CFG_MAX_INDEX,
				SGMAC2_SGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_prbs_cfg_reg_field),
				sgmac2_sgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PRBS_ERR_CNT0,
				SGMAC2_SGMAC_PRBS_ERR_CNT0_OFFSET,
				SGMAC2_SGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				SGMAC2_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_prbs_err_cnt0_reg_field),
				sgmac2_sgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PRBS_ERR_CNT1,
				SGMAC2_SGMAC_PRBS_ERR_CNT1_OFFSET,
				SGMAC2_SGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				SGMAC2_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_prbs_err_cnt1_reg_field),
				sgmac2_sgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PRBS_ERR_CNT2,
				SGMAC2_SGMAC_PRBS_ERR_CNT2_OFFSET,
				SGMAC2_SGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				SGMAC2_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_prbs_err_cnt2_reg_field),
				sgmac2_sgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PRBS_ERR_CNT3,
				SGMAC2_SGMAC_PRBS_ERR_CNT3_OFFSET,
				SGMAC2_SGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				SGMAC2_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_prbs_err_cnt3_reg_field),
				sgmac2_sgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC8_B10B_ERR_CNT,
				SGMAC2_SGMAC8_B10B_ERR_CNT_OFFSET,
				SGMAC2_SGMAC8_B10B_ERR_CNT_MAX_INDEX,
				SGMAC2_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac8_b10b_err_cnt_reg_field),
				sgmac2_sgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_TP_ID,
				SGMAC2_SGMAC_TP_ID_OFFSET,
				SGMAC2_SGMAC_TP_ID_MAX_INDEX,
				SGMAC2_SGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_tp_id_reg_field),
				sgmac2_sgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_USE_ORGINAL_COS,
				SGMAC2_SGMAC_USE_ORGINAL_COS_OFFSET,
				SGMAC2_SGMAC_USE_ORGINAL_COS_MAX_INDEX,
				SGMAC2_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_use_orginal_cos_reg_field),
				sgmac2_sgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PRIORITY_MAP,
				SGMAC2_SGMAC_PRIORITY_MAP_OFFSET,
				SGMAC2_SGMAC_PRIORITY_MAP_MAX_INDEX,
				SGMAC2_SGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_priority_map_reg_field),
				sgmac2_sgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_GEN_PKT,
				SGMAC2_SGMAC_GEN_PKT_OFFSET,
				SGMAC2_SGMAC_GEN_PKT_MAX_INDEX,
				SGMAC2_SGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_gen_pkt_reg_field),
				sgmac2_sgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PAYLOAD,
				SGMAC2_SGMAC_PAYLOAD_OFFSET,
				SGMAC2_SGMAC_PAYLOAD_MAX_INDEX,
				SGMAC2_SGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_payload_reg_field),
				sgmac2_sgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_DRAIN_EN,
				SGMAC2_SGMAC_DRAIN_EN_OFFSET,
				SGMAC2_SGMAC_DRAIN_EN_MAX_INDEX,
				SGMAC2_SGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_drain_en_reg_field),
				sgmac2_sgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_MDIO_CMD_STATUS,
				SGMAC2_SGMAC_MDIO_CMD_STATUS_OFFSET,
				SGMAC2_SGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				SGMAC2_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_mdio_cmd_status_reg_field),
				sgmac2_sgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_MDIO_CFG,
				SGMAC2_SGMAC_MDIO_CFG_OFFSET,
				SGMAC2_SGMAC_MDIO_CFG_MAX_INDEX,
				SGMAC2_SGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_mdio_cfg_reg_field),
				sgmac2_sgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_PTP_EN,
				SGMAC2_SGMAC_PTP_EN_OFFSET,
				SGMAC2_SGMAC_PTP_EN_MAX_INDEX,
				SGMAC2_SGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_ptp_en_reg_field),
				sgmac2_sgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_MODE,
				SGMAC2_SGMAC_MODE_OFFSET,
				SGMAC2_SGMAC_MODE_MAX_INDEX,
				SGMAC2_SGMAC_MODE_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_mode_reg_field),
				sgmac2_sgmac_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CT_SUPERG_TX_CFG,
				SGMAC2_SGMAC_CT_SUPERG_TX_CFG_OFFSET,
				SGMAC2_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX,
				SGMAC2_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_ct_superg_tx_cfg_reg_field),
				sgmac2_sgmac_ct_superg_tx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CT_SUPERG_RX_CFG,
				SGMAC2_SGMAC_CT_SUPERG_RX_CFG_OFFSET,
				SGMAC2_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX,
				SGMAC2_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_ct_superg_rx_cfg_reg_field),
				sgmac2_sgmac_ct_superg_rx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CT_SUPERG_MON_STATS,
				SGMAC2_SGMAC_CT_SUPERG_MON_STATS_OFFSET,
				SGMAC2_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX,
				SGMAC2_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_ct_superg_mon_stats_reg_field),
				sgmac2_sgmac_ct_superg_mon_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_TS_STATUS,
				SGMAC2_SGMAC_TS_STATUS_OFFSET,
				SGMAC2_SGMAC_TS_STATUS_MAX_INDEX,
				SGMAC2_SGMAC_TS_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_ts_status_reg_field),
				sgmac2_sgmac_ts_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC2_SGMAC_CTL,
				SGMAC2_SGMAC_CTL_OFFSET,
				SGMAC2_SGMAC_CTL_MAX_INDEX,
				SGMAC2_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(sgmac2_sgmac_ctl_reg_field),
				sgmac2_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_MDIO_CMD,
				SGMAC3_SGMAC_MDIO_CMD_OFFSET,
				SGMAC3_SGMAC_MDIO_CMD_MAX_INDEX,
				SGMAC3_SGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_mdio_cmd_reg_field),
				sgmac3_sgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CONFIG1,
				SGMAC3_SGMAC_CONFIG1_OFFSET,
				SGMAC3_SGMAC_CONFIG1_MAX_INDEX,
				SGMAC3_SGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_config1_reg_field),
				sgmac3_sgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CONFIG2,
				SGMAC3_SGMAC_CONFIG2_OFFSET,
				SGMAC3_SGMAC_CONFIG2_MAX_INDEX,
				SGMAC3_SGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_config2_reg_field),
				sgmac3_sgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CONFIG3,
				SGMAC3_SGMAC_CONFIG3_OFFSET,
				SGMAC3_SGMAC_CONFIG3_MAX_INDEX,
				SGMAC3_SGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_config3_reg_field),
				sgmac3_sgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CONFIG4,
				SGMAC3_SGMAC_CONFIG4_OFFSET,
				SGMAC3_SGMAC_CONFIG4_MAX_INDEX,
				SGMAC3_SGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_config4_reg_field),
				sgmac3_sgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_SOFT_RST,
				SGMAC3_SGMAC_SOFT_RST_OFFSET,
				SGMAC3_SGMAC_SOFT_RST_MAX_INDEX,
				SGMAC3_SGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_soft_rst_reg_field),
				sgmac3_sgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_DBG1,
				SGMAC3_SGMAC_DBG1_OFFSET,
				SGMAC3_SGMAC_DBG1_MAX_INDEX,
				SGMAC3_SGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_dbg1_reg_field),
				sgmac3_sgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_MDIO_RD_DATA,
				SGMAC3_SGMAC_MDIO_RD_DATA_OFFSET,
				SGMAC3_SGMAC_MDIO_RD_DATA_MAX_INDEX,
				SGMAC3_SGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_mdio_rd_data_reg_field),
				sgmac3_sgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_STRETCH_MODE,
				SGMAC3_SGMAC_STRETCH_MODE_OFFSET,
				SGMAC3_SGMAC_STRETCH_MODE_MAX_INDEX,
				SGMAC3_SGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_stretch_mode_reg_field),
				sgmac3_sgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_STATS_MTU1,
				SGMAC3_SGMAC_STATS_MTU1_OFFSET,
				SGMAC3_SGMAC_STATS_MTU1_MAX_INDEX,
				SGMAC3_SGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_stats_mtu1_reg_field),
				sgmac3_sgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_STATS_MTU2,
				SGMAC3_SGMAC_STATS_MTU2_OFFSET,
				SGMAC3_SGMAC_STATS_MTU2_MAX_INDEX,
				SGMAC3_SGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_stats_mtu2_reg_field),
				sgmac3_sgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_STATS_CONFIG,
				SGMAC3_SGMAC_STATS_CONFIG_OFFSET,
				SGMAC3_SGMAC_STATS_CONFIG_MAX_INDEX,
				SGMAC3_SGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_stats_config_reg_field),
				sgmac3_sgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_STATS_INIT,
				SGMAC3_SGMAC_STATS_INIT_OFFSET,
				SGMAC3_SGMAC_STATS_INIT_MAX_INDEX,
				SGMAC3_SGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_stats_init_reg_field),
				sgmac3_sgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_STATS_INIT_DONE,
				SGMAC3_SGMAC_STATS_INIT_DONE_OFFSET,
				SGMAC3_SGMAC_STATS_INIT_DONE_MAX_INDEX,
				SGMAC3_SGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_stats_init_done_reg_field),
				sgmac3_sgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_DESKEW_FIFO_CONFIG,
				SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_deskew_fifo_config_reg_field),
				sgmac3_sgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CONFIG5,
				SGMAC3_SGMAC_CONFIG5_OFFSET,
				SGMAC3_SGMAC_CONFIG5_MAX_INDEX,
				SGMAC3_SGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_config5_reg_field),
				sgmac3_sgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CONFIG6,
				SGMAC3_SGMAC_CONFIG6_OFFSET,
				SGMAC3_SGMAC_CONFIG6_MAX_INDEX,
				SGMAC3_SGMAC_CONFIG6_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_config6_reg_field),
				sgmac3_sgmac_config6_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_INTERRUPT_STATUS_SET,
				SGMAC3_SGMAC_INTERRUPT_STATUS_SET_OFFSET,
				SGMAC3_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				SGMAC3_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_interrupt_status_set_reg_field),
				sgmac3_sgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_INTERRUPT_STATUS_RESET,
				SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_interrupt_status_reset_reg_field),
				sgmac3_sgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_INTERRUPT_MASK_SET,
				SGMAC3_SGMAC_INTERRUPT_MASK_SET_OFFSET,
				SGMAC3_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				SGMAC3_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_interrupt_mask_set_reg_field),
				sgmac3_sgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_INTERRUPT_MASK_RESET,
				SGMAC3_SGMAC_INTERRUPT_MASK_RESET_OFFSET,
				SGMAC3_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				SGMAC3_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_interrupt_mask_reset_reg_field),
				sgmac3_sgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PRBS_CFG,
				SGMAC3_SGMAC_PRBS_CFG_OFFSET,
				SGMAC3_SGMAC_PRBS_CFG_MAX_INDEX,
				SGMAC3_SGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_prbs_cfg_reg_field),
				sgmac3_sgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PRBS_ERR_CNT0,
				SGMAC3_SGMAC_PRBS_ERR_CNT0_OFFSET,
				SGMAC3_SGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				SGMAC3_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_prbs_err_cnt0_reg_field),
				sgmac3_sgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PRBS_ERR_CNT1,
				SGMAC3_SGMAC_PRBS_ERR_CNT1_OFFSET,
				SGMAC3_SGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				SGMAC3_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_prbs_err_cnt1_reg_field),
				sgmac3_sgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PRBS_ERR_CNT2,
				SGMAC3_SGMAC_PRBS_ERR_CNT2_OFFSET,
				SGMAC3_SGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				SGMAC3_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_prbs_err_cnt2_reg_field),
				sgmac3_sgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PRBS_ERR_CNT3,
				SGMAC3_SGMAC_PRBS_ERR_CNT3_OFFSET,
				SGMAC3_SGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				SGMAC3_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_prbs_err_cnt3_reg_field),
				sgmac3_sgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC8_B10B_ERR_CNT,
				SGMAC3_SGMAC8_B10B_ERR_CNT_OFFSET,
				SGMAC3_SGMAC8_B10B_ERR_CNT_MAX_INDEX,
				SGMAC3_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac8_b10b_err_cnt_reg_field),
				sgmac3_sgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_TP_ID,
				SGMAC3_SGMAC_TP_ID_OFFSET,
				SGMAC3_SGMAC_TP_ID_MAX_INDEX,
				SGMAC3_SGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_tp_id_reg_field),
				sgmac3_sgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_USE_ORGINAL_COS,
				SGMAC3_SGMAC_USE_ORGINAL_COS_OFFSET,
				SGMAC3_SGMAC_USE_ORGINAL_COS_MAX_INDEX,
				SGMAC3_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_use_orginal_cos_reg_field),
				sgmac3_sgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PRIORITY_MAP,
				SGMAC3_SGMAC_PRIORITY_MAP_OFFSET,
				SGMAC3_SGMAC_PRIORITY_MAP_MAX_INDEX,
				SGMAC3_SGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_priority_map_reg_field),
				sgmac3_sgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_GEN_PKT,
				SGMAC3_SGMAC_GEN_PKT_OFFSET,
				SGMAC3_SGMAC_GEN_PKT_MAX_INDEX,
				SGMAC3_SGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_gen_pkt_reg_field),
				sgmac3_sgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PAYLOAD,
				SGMAC3_SGMAC_PAYLOAD_OFFSET,
				SGMAC3_SGMAC_PAYLOAD_MAX_INDEX,
				SGMAC3_SGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_payload_reg_field),
				sgmac3_sgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_DRAIN_EN,
				SGMAC3_SGMAC_DRAIN_EN_OFFSET,
				SGMAC3_SGMAC_DRAIN_EN_MAX_INDEX,
				SGMAC3_SGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_drain_en_reg_field),
				sgmac3_sgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_MDIO_CMD_STATUS,
				SGMAC3_SGMAC_MDIO_CMD_STATUS_OFFSET,
				SGMAC3_SGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				SGMAC3_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_mdio_cmd_status_reg_field),
				sgmac3_sgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_MDIO_CFG,
				SGMAC3_SGMAC_MDIO_CFG_OFFSET,
				SGMAC3_SGMAC_MDIO_CFG_MAX_INDEX,
				SGMAC3_SGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_mdio_cfg_reg_field),
				sgmac3_sgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_PTP_EN,
				SGMAC3_SGMAC_PTP_EN_OFFSET,
				SGMAC3_SGMAC_PTP_EN_MAX_INDEX,
				SGMAC3_SGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_ptp_en_reg_field),
				sgmac3_sgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_MODE,
				SGMAC3_SGMAC_MODE_OFFSET,
				SGMAC3_SGMAC_MODE_MAX_INDEX,
				SGMAC3_SGMAC_MODE_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_mode_reg_field),
				sgmac3_sgmac_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CT_SUPERG_TX_CFG,
				SGMAC3_SGMAC_CT_SUPERG_TX_CFG_OFFSET,
				SGMAC3_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX,
				SGMAC3_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_ct_superg_tx_cfg_reg_field),
				sgmac3_sgmac_ct_superg_tx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CT_SUPERG_RX_CFG,
				SGMAC3_SGMAC_CT_SUPERG_RX_CFG_OFFSET,
				SGMAC3_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX,
				SGMAC3_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_ct_superg_rx_cfg_reg_field),
				sgmac3_sgmac_ct_superg_rx_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CT_SUPERG_MON_STATS,
				SGMAC3_SGMAC_CT_SUPERG_MON_STATS_OFFSET,
				SGMAC3_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX,
				SGMAC3_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_ct_superg_mon_stats_reg_field),
				sgmac3_sgmac_ct_superg_mon_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_TS_STATUS,
				SGMAC3_SGMAC_TS_STATUS_OFFSET,
				SGMAC3_SGMAC_TS_STATUS_MAX_INDEX,
				SGMAC3_SGMAC_TS_STATUS_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_ts_status_reg_field),
				sgmac3_sgmac_ts_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SGMAC3_SGMAC_CTL,
				SGMAC3_SGMAC_CTL_OFFSET,
				SGMAC3_SGMAC_CTL_MAX_INDEX,
				SGMAC3_SGMAC_CTL_ENTRY_SIZE,
				NUM_OF(sgmac3_sgmac_ctl_reg_field),
				sgmac3_sgmac_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SHARED_DS_INTERRUPT,
				SHARED_DS_INTERRUPT_OFFSET,
				SHARED_DS_INTERRUPT_MAX_INDEX,
				SHARED_DS_INTERRUPT_ENTRY_SIZE,
				NUM_OF(shared_ds_interrupt_reg_field),
				shared_ds_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SHARED_DS_PARITY_ENABLE,
				SHARED_DS_PARITY_ENABLE_OFFSET,
				SHARED_DS_PARITY_ENABLE_MAX_INDEX,
				SHARED_DS_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(shared_ds_parity_enable_reg_field),
				shared_ds_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SHARED_DS_THRESHOLD,
				SHARED_DS_THRESHOLD_OFFSET,
				SHARED_DS_THRESHOLD_MAX_INDEX,
				SHARED_DS_THRESHOLD_ENTRY_SIZE,
				NUM_OF(shared_ds_threshold_reg_field),
				shared_ds_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SHARED_DS_PARITY_FAIL_RECORD,
				SHARED_DS_PARITY_FAIL_RECORD_OFFSET,
				SHARED_DS_PARITY_FAIL_RECORD_MAX_INDEX,
				SHARED_DS_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(shared_ds_parity_fail_record_reg_field),
				shared_ds_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SHARED_DS_INIT,
				SHARED_DS_INIT_OFFSET,
				SHARED_DS_INIT_MAX_INDEX,
				SHARED_DS_INIT_ENTRY_SIZE,
				NUM_OF(shared_ds_init_reg_field),
				shared_ds_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				SHARED_DS_DEBUG_STATS,
				SHARED_DS_DEBUG_STATS_OFFSET,
				SHARED_DS_DEBUG_STATS_MAX_INDEX,
				SHARED_DS_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(shared_ds_debug_stats_reg_field),
				shared_ds_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_SATU_ADDR,
				STATISTICS_SATU_ADDR_OFFSET,
				STATISTICS_SATU_ADDR_MAX_INDEX,
				STATISTICS_SATU_ADDR_ENTRY_SIZE,
				NUM_OF(statistics_satu_addr_reg_field),
				statistics_satu_addr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_CTL,
				STATISTICS_CTL_OFFSET,
				STATISTICS_CTL_MAX_INDEX,
				STATISTICS_CTL_ENTRY_SIZE,
				NUM_OF(statistics_ctl_reg_field),
				statistics_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INIT,
				STATISTICS_INIT_OFFSET,
				STATISTICS_INIT_MAX_INDEX,
				STATISTICS_INIT_ENTRY_SIZE,
				NUM_OF(statistics_init_reg_field),
				statistics_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INIT_DONE,
				STATISTICS_INIT_DONE_OFFSET,
				STATISTICS_INIT_DONE_MAX_INDEX,
				STATISTICS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(statistics_init_done_reg_field),
				statistics_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_EPE_ACL_CREDIT,
				STATISTICS_EPE_ACL_CREDIT_OFFSET,
				STATISTICS_EPE_ACL_CREDIT_MAX_INDEX,
				STATISTICS_EPE_ACL_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_epe_acl_credit_reg_field),
				statistics_epe_acl_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_IPE_FWD_CREDIT,
				STATISTICS_IPE_FWD_CREDIT_OFFSET,
				STATISTICS_IPE_FWD_CREDIT_MAX_INDEX,
				STATISTICS_IPE_FWD_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_ipe_fwd_credit_reg_field),
				statistics_ipe_fwd_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_POLICING_CREDIT,
				STATISTICS_POLICING_CREDIT_OFFSET,
				STATISTICS_POLICING_CREDIT_MAX_INDEX,
				STATISTICS_POLICING_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_policing_credit_reg_field),
				statistics_policing_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICSQ_MGR_CREDIT,
				STATISTICSQ_MGR_CREDIT_OFFSET,
				STATISTICSQ_MGR_CREDIT_MAX_INDEX,
				STATISTICSQ_MGR_CREDIT_ENTRY_SIZE,
				NUM_OF(statisticsq_mgr_credit_reg_field),
				statisticsq_mgr_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_ACCESS,
				STATISTICS_TABLE_QDR_ACCESS_OFFSET,
				STATISTICS_TABLE_QDR_ACCESS_MAX_INDEX,
				STATISTICS_TABLE_QDR_ACCESS_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_access_reg_field),
				statistics_table_qdr_access_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_WR00,
				STATISTICS_TABLE_QDR_WR00_OFFSET,
				STATISTICS_TABLE_QDR_WR00_MAX_INDEX,
				STATISTICS_TABLE_QDR_WR00_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_wr00_reg_field),
				statistics_table_qdr_wr00_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_WR01,
				STATISTICS_TABLE_QDR_WR01_OFFSET,
				STATISTICS_TABLE_QDR_WR01_MAX_INDEX,
				STATISTICS_TABLE_QDR_WR01_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_wr01_reg_field),
				statistics_table_qdr_wr01_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_WR02,
				STATISTICS_TABLE_QDR_WR02_OFFSET,
				STATISTICS_TABLE_QDR_WR02_MAX_INDEX,
				STATISTICS_TABLE_QDR_WR02_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_wr02_reg_field),
				statistics_table_qdr_wr02_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_WR03,
				STATISTICS_TABLE_QDR_WR03_OFFSET,
				STATISTICS_TABLE_QDR_WR03_MAX_INDEX,
				STATISTICS_TABLE_QDR_WR03_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_wr03_reg_field),
				statistics_table_qdr_wr03_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_RD00,
				STATISTICS_TABLE_QDR_RD00_OFFSET,
				STATISTICS_TABLE_QDR_RD00_MAX_INDEX,
				STATISTICS_TABLE_QDR_RD00_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_rd00_reg_field),
				statistics_table_qdr_rd00_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_RD01,
				STATISTICS_TABLE_QDR_RD01_OFFSET,
				STATISTICS_TABLE_QDR_RD01_MAX_INDEX,
				STATISTICS_TABLE_QDR_RD01_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_rd01_reg_field),
				statistics_table_qdr_rd01_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_RD02,
				STATISTICS_TABLE_QDR_RD02_OFFSET,
				STATISTICS_TABLE_QDR_RD02_MAX_INDEX,
				STATISTICS_TABLE_QDR_RD02_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_rd02_reg_field),
				statistics_table_qdr_rd02_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_RD03,
				STATISTICS_TABLE_QDR_RD03_OFFSET,
				STATISTICS_TABLE_QDR_RD03_MAX_INDEX,
				STATISTICS_TABLE_QDR_RD03_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_rd03_reg_field),
				statistics_table_qdr_rd03_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTERNAL_BASE_PTR,
				STATISTICS_INTERNAL_BASE_PTR_OFFSET,
				STATISTICS_INTERNAL_BASE_PTR_MAX_INDEX,
				STATISTICS_INTERNAL_BASE_PTR_ENTRY_SIZE,
				NUM_OF(statistics_internal_base_ptr_reg_field),
				statistics_internal_base_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_VALUE_SET,
				STATISTICS_INTR_VALUE_SET_OFFSET,
				STATISTICS_INTR_VALUE_SET_MAX_INDEX,
				STATISTICS_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(statistics_intr_value_set_reg_field),
				statistics_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_VALUE_RESET,
				STATISTICS_INTR_VALUE_RESET_OFFSET,
				STATISTICS_INTR_VALUE_RESET_MAX_INDEX,
				STATISTICS_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(statistics_intr_value_reset_reg_field),
				statistics_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_MASK_SET,
				STATISTICS_INTR_MASK_SET_OFFSET,
				STATISTICS_INTR_MASK_SET_MAX_INDEX,
				STATISTICS_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(statistics_intr_mask_set_reg_field),
				statistics_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_MASK_RESET,
				STATISTICS_INTR_MASK_RESET_OFFSET,
				STATISTICS_INTR_MASK_RESET_MAX_INDEX,
				STATISTICS_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(statistics_intr_mask_reset_reg_field),
				statistics_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_ARB_RD_CREDIT,
				STATISTICS_TABLE_QDR_ARB_RD_CREDIT_OFFSET,
				STATISTICS_TABLE_QDR_ARB_RD_CREDIT_MAX_INDEX,
				STATISTICS_TABLE_QDR_ARB_RD_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_arb_rd_credit_reg_field),
				statistics_table_qdr_arb_rd_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_RUNNING_RD_CREDIT,
				STATISTICS_RUNNING_RD_CREDIT_OFFSET,
				STATISTICS_RUNNING_RD_CREDIT_MAX_INDEX,
				STATISTICS_RUNNING_RD_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_running_rd_credit_reg_field),
				statistics_running_rd_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_TABLE_QDR_ARB_WR_CREDIT,
				STATISTICS_TABLE_QDR_ARB_WR_CREDIT_OFFSET,
				STATISTICS_TABLE_QDR_ARB_WR_CREDIT_MAX_INDEX,
				STATISTICS_TABLE_QDR_ARB_WR_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_table_qdr_arb_wr_credit_reg_field),
				statistics_table_qdr_arb_wr_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_RUNNING_WR_CREDIT,
				STATISTICS_RUNNING_WR_CREDIT_OFFSET,
				STATISTICS_RUNNING_WR_CREDIT_MAX_INDEX,
				STATISTICS_RUNNING_WR_CREDIT_ENTRY_SIZE,
				NUM_OF(statistics_running_wr_credit_reg_field),
				statistics_running_wr_credit_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_EPE_DROP_COUNT,
				STATISTICS_EPE_DROP_COUNT_OFFSET,
				STATISTICS_EPE_DROP_COUNT_MAX_INDEX,
				STATISTICS_EPE_DROP_COUNT_ENTRY_SIZE,
				NUM_OF(statistics_epe_drop_count_reg_field),
				statistics_epe_drop_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_IPE_DROP_COUNT,
				STATISTICS_IPE_DROP_COUNT_OFFSET,
				STATISTICS_IPE_DROP_COUNT_MAX_INDEX,
				STATISTICS_IPE_DROP_COUNT_ENTRY_SIZE,
				NUM_OF(statistics_ipe_drop_count_reg_field),
				statistics_ipe_drop_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_POLICING_DROP_COUNT,
				STATISTICS_POLICING_DROP_COUNT_OFFSET,
				STATISTICS_POLICING_DROP_COUNT_MAX_INDEX,
				STATISTICS_POLICING_DROP_COUNT_ENTRY_SIZE,
				NUM_OF(statistics_policing_drop_count_reg_field),
				statistics_policing_drop_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICSQ_MGR_DROP_COUNT,
				STATISTICSQ_MGR_DROP_COUNT_OFFSET,
				STATISTICSQ_MGR_DROP_COUNT_MAX_INDEX,
				STATISTICSQ_MGR_DROP_COUNT_ENTRY_SIZE,
				NUM_OF(statisticsq_mgr_drop_count_reg_field),
				statisticsq_mgr_drop_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_BYTE_COUNT_THRESHOLD,
				STATISTICS_BYTE_COUNT_THRESHOLD_OFFSET,
				STATISTICS_BYTE_COUNT_THRESHOLD_MAX_INDEX,
				STATISTICS_BYTE_COUNT_THRESHOLD_ENTRY_SIZE,
				NUM_OF(statistics_byte_count_threshold_reg_field),
				statistics_byte_count_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_PACKET_COUNT_THRESHOLD,
				STATISTICS_PACKET_COUNT_THRESHOLD_OFFSET,
				STATISTICS_PACKET_COUNT_THRESHOLD_MAX_INDEX,
				STATISTICS_PACKET_COUNT_THRESHOLD_ENTRY_SIZE,
				NUM_OF(statistics_packet_count_threshold_reg_field),
				statistics_packet_count_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_THRESHOLD_FIFO_DEPTH,
				STATISTICS_THRESHOLD_FIFO_DEPTH_OFFSET,
				STATISTICS_THRESHOLD_FIFO_DEPTH_MAX_INDEX,
				STATISTICS_THRESHOLD_FIFO_DEPTH_ENTRY_SIZE,
				NUM_OF(statistics_threshold_fifo_depth_reg_field),
				statistics_threshold_fifo_depth_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_FIFO_DEPTH_THRESHOLD,
				STATISTICS_FIFO_DEPTH_THRESHOLD_OFFSET,
				STATISTICS_FIFO_DEPTH_THRESHOLD_MAX_INDEX,
				STATISTICS_FIFO_DEPTH_THRESHOLD_ENTRY_SIZE,
				NUM_OF(statistics_fifo_depth_threshold_reg_field),
				statistics_fifo_depth_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_VALUE_SET_NORMAL,
				STATISTICS_INTR_VALUE_SET_NORMAL_OFFSET,
				STATISTICS_INTR_VALUE_SET_NORMAL_MAX_INDEX,
				STATISTICS_INTR_VALUE_SET_NORMAL_ENTRY_SIZE,
				NUM_OF(statistics_intr_value_set_normal_reg_field),
				statistics_intr_value_set_normal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_VALUE_RESET_NORMAL,
				STATISTICS_INTR_VALUE_RESET_NORMAL_OFFSET,
				STATISTICS_INTR_VALUE_RESET_NORMAL_MAX_INDEX,
				STATISTICS_INTR_VALUE_RESET_NORMAL_ENTRY_SIZE,
				NUM_OF(statistics_intr_value_reset_normal_reg_field),
				statistics_intr_value_reset_normal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_MASK_SET_NORMAL,
				STATISTICS_INTR_MASK_SET_NORMAL_OFFSET,
				STATISTICS_INTR_MASK_SET_NORMAL_MAX_INDEX,
				STATISTICS_INTR_MASK_SET_NORMAL_ENTRY_SIZE,
				NUM_OF(statistics_intr_mask_set_normal_reg_field),
				statistics_intr_mask_set_normal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_INTR_MASK_RESET_NORMAL,
				STATISTICS_INTR_MASK_RESET_NORMAL_OFFSET,
				STATISTICS_INTR_MASK_RESET_NORMAL_MAX_INDEX,
				STATISTICS_INTR_MASK_RESET_NORMAL_ENTRY_SIZE,
				NUM_OF(statistics_intr_mask_reset_normal_reg_field),
				statistics_intr_mask_reset_normal_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_STATS_EPE_BASE_PTR,
				STATISTICS_STATS_EPE_BASE_PTR_OFFSET,
				STATISTICS_STATS_EPE_BASE_PTR_MAX_INDEX,
				STATISTICS_STATS_EPE_BASE_PTR_ENTRY_SIZE,
				NUM_OF(statistics_stats_epe_base_ptr_reg_field),
				statistics_stats_epe_base_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STATISTICS_STATS_IPE_BASE_PTR,
				STATISTICS_STATS_IPE_BASE_PTR_OFFSET,
				STATISTICS_STATS_IPE_BASE_PTR_MAX_INDEX,
				STATISTICS_STATS_IPE_BASE_PTR_ENTRY_SIZE,
				NUM_OF(statistics_stats_ipe_base_ptr_reg_field),
				statistics_stats_ipe_base_ptr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STP_STATE_INTR_VALUE_SET,
				STP_STATE_INTR_VALUE_SET_OFFSET,
				STP_STATE_INTR_VALUE_SET_MAX_INDEX,
				STP_STATE_INTR_VALUE_SET_ENTRY_SIZE,
				NUM_OF(stp_state_intr_value_set_reg_field),
				stp_state_intr_value_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STP_STATE_INTR_VALUE_RESET,
				STP_STATE_INTR_VALUE_RESET_OFFSET,
				STP_STATE_INTR_VALUE_RESET_MAX_INDEX,
				STP_STATE_INTR_VALUE_RESET_ENTRY_SIZE,
				NUM_OF(stp_state_intr_value_reset_reg_field),
				stp_state_intr_value_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STP_STATE_INTR_MASK_SET,
				STP_STATE_INTR_MASK_SET_OFFSET,
				STP_STATE_INTR_MASK_SET_MAX_INDEX,
				STP_STATE_INTR_MASK_SET_ENTRY_SIZE,
				NUM_OF(stp_state_intr_mask_set_reg_field),
				stp_state_intr_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				STP_STATE_INTR_MASK_RESET,
				STP_STATE_INTR_MASK_RESET_OFFSET,
				STP_STATE_INTR_MASK_RESET_MAX_INDEX,
				STP_STATE_INTR_MASK_RESET_ENTRY_SIZE,
				NUM_OF(stp_state_intr_mask_reset_reg_field),
				stp_state_intr_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_INTERRUPT0,
				TB_INFO_ARB_INTERRUPT0_OFFSET,
				TB_INFO_ARB_INTERRUPT0_MAX_INDEX,
				TB_INFO_ARB_INTERRUPT0_ENTRY_SIZE,
				NUM_OF(tb_info_arb_interrupt0_reg_field),
				tb_info_arb_interrupt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_INTERRUPT1,
				TB_INFO_ARB_INTERRUPT1_OFFSET,
				TB_INFO_ARB_INTERRUPT1_MAX_INDEX,
				TB_INFO_ARB_INTERRUPT1_ENTRY_SIZE,
				NUM_OF(tb_info_arb_interrupt1_reg_field),
				tb_info_arb_interrupt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_INT_SRAM_PARITY_ENABLE,
				TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_OFFSET,
				TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_MAX_INDEX,
				TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_ENTRY_SIZE,
				NUM_OF(tb_info_arb_int_sram_parity_enable_reg_field),
				tb_info_arb_int_sram_parity_enable_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_PARITY_FAIL_RECORD,
				TB_INFO_ARB_PARITY_FAIL_RECORD_OFFSET,
				TB_INFO_ARB_PARITY_FAIL_RECORD_MAX_INDEX,
				TB_INFO_ARB_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(tb_info_arb_parity_fail_record_reg_field),
				tb_info_arb_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_INT_SRAM_DELAY_CFG,
				TB_INFO_ARB_INT_SRAM_DELAY_CFG_OFFSET,
				TB_INFO_ARB_INT_SRAM_DELAY_CFG_MAX_INDEX,
				TB_INFO_ARB_INT_SRAM_DELAY_CFG_ENTRY_SIZE,
				NUM_OF(tb_info_arb_int_sram_delay_cfg_reg_field),
				tb_info_arb_int_sram_delay_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_THRESHOLD_CFG,
				TB_INFO_ARB_THRESHOLD_CFG_OFFSET,
				TB_INFO_ARB_THRESHOLD_CFG_MAX_INDEX,
				TB_INFO_ARB_THRESHOLD_CFG_ENTRY_SIZE,
				NUM_OF(tb_info_arb_threshold_cfg_reg_field),
				tb_info_arb_threshold_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_WRR_CFG,
				TB_INFO_ARB_WRR_CFG_OFFSET,
				TB_INFO_ARB_WRR_CFG_MAX_INDEX,
				TB_INFO_ARB_WRR_CFG_ENTRY_SIZE,
				NUM_OF(tb_info_arb_wrr_cfg_reg_field),
				tb_info_arb_wrr_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_REQ_FIFO_THRESHOLD,
				TB_INFO_ARB_REQ_FIFO_THRESHOLD_OFFSET,
				TB_INFO_ARB_REQ_FIFO_THRESHOLD_MAX_INDEX,
				TB_INFO_ARB_REQ_FIFO_THRESHOLD_ENTRY_SIZE,
				NUM_OF(tb_info_arb_req_fifo_threshold_reg_field),
				tb_info_arb_req_fifo_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_TRACK_FIFO_THRESHOLD,
				TB_INFO_ARB_TRACK_FIFO_THRESHOLD_OFFSET,
				TB_INFO_ARB_TRACK_FIFO_THRESHOLD_MAX_INDEX,
				TB_INFO_ARB_TRACK_FIFO_THRESHOLD_ENTRY_SIZE,
				NUM_OF(tb_info_arb_track_fifo_threshold_reg_field),
				tb_info_arb_track_fifo_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_INTIF_DEBUG_STATS,
				TB_INFO_ARB_INTIF_DEBUG_STATS_OFFSET,
				TB_INFO_ARB_INTIF_DEBUG_STATS_MAX_INDEX,
				TB_INFO_ARB_INTIF_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(tb_info_arb_intif_debug_stats_reg_field),
				tb_info_arb_intif_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_ARB_SRAMIF_DEBUG_STATS,
				TB_INFO_ARB_SRAMIF_DEBUG_STATS_OFFSET,
				TB_INFO_ARB_SRAMIF_DEBUG_STATS_MAX_INDEX,
				TB_INFO_ARB_SRAMIF_DEBUG_STATS_ENTRY_SIZE,
				NUM_OF(tb_info_arb_sramif_debug_stats_reg_field),
				tb_info_arb_sramif_debug_stats_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_CONTROL,
				TB_INFO_EXT_DDR_CONTROL_OFFSET,
				TB_INFO_EXT_DDR_CONTROL_MAX_INDEX,
				TB_INFO_EXT_DDR_CONTROL_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_control_reg_field),
				tb_info_ext_ddr_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_PARITY_ERROR_COUNT,
				TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_OFFSET,
				TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_MAX_INDEX,
				TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_parity_error_count_reg_field),
				tb_info_ext_ddr_parity_error_count_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_BIST_CONTROL,
				TB_INFO_EXT_DDR_BIST_CONTROL_OFFSET,
				TB_INFO_EXT_DDR_BIST_CONTROL_MAX_INDEX,
				TB_INFO_EXT_DDR_BIST_CONTROL_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_bist_control_reg_field),
				tb_info_ext_ddr_bist_control_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_BIST_POINTERS,
				TB_INFO_EXT_DDR_BIST_POINTERS_OFFSET,
				TB_INFO_EXT_DDR_BIST_POINTERS_MAX_INDEX,
				TB_INFO_EXT_DDR_BIST_POINTERS_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_bist_pointers_reg_field),
				tb_info_ext_ddr_bist_pointers_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_CAPTURE_RESULT,
				TB_INFO_EXT_DDR_CAPTURE_RESULT_OFFSET,
				TB_INFO_EXT_DDR_CAPTURE_RESULT_MAX_INDEX,
				TB_INFO_EXT_DDR_CAPTURE_RESULT_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_capture_result_reg_field),
				tb_info_ext_ddr_capture_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_ADR_MATCH_MASK,
				TB_INFO_EXT_DDR_ADR_MATCH_MASK_OFFSET,
				TB_INFO_EXT_DDR_ADR_MATCH_MASK_MAX_INDEX,
				TB_INFO_EXT_DDR_ADR_MATCH_MASK_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_adr_match_mask_reg_field),
				tb_info_ext_ddr_adr_match_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_ADR_MATCH_VALUE,
				TB_INFO_EXT_DDR_ADR_MATCH_VALUE_OFFSET,
				TB_INFO_EXT_DDR_ADR_MATCH_VALUE_MAX_INDEX,
				TB_INFO_EXT_DDR_ADR_MATCH_VALUE_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_adr_match_value_reg_field),
				tb_info_ext_ddr_adr_match_value_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_INIT_CTL,
				TB_INFO_EXT_DDR_INIT_CTL_OFFSET,
				TB_INFO_EXT_DDR_INIT_CTL_MAX_INDEX,
				TB_INFO_EXT_DDR_INIT_CTL_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_init_ctl_reg_field),
				tb_info_ext_ddr_init_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD,
				TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_OFFSET,
				TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_MAX_INDEX,
				TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_req_fifo_threshold_reg_field),
				tb_info_ext_ddr_req_fifo_threshold_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_CTL_INTERRUPT,
				TB_INFO_EXT_DDR_CTL_INTERRUPT_OFFSET,
				TB_INFO_EXT_DDR_CTL_INTERRUPT_MAX_INDEX,
				TB_INFO_EXT_DDR_CTL_INTERRUPT_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_ctl_interrupt_reg_field),
				tb_info_ext_ddr_ctl_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD,
				TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_OFFSET,
				TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_MAX_INDEX,
				TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_ENTRY_SIZE,
				NUM_OF(tb_info_ext_ddr_ctl_parity_fail_record_reg_field),
				tb_info_ext_ddr_ctl_parity_fail_record_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_ARB_CONFIG,
				TCAM_ARB_CONFIG_OFFSET,
				TCAM_ARB_CONFIG_MAX_INDEX,
				TCAM_ARB_CONFIG_ENTRY_SIZE,
				NUM_OF(tcam_arb_config_reg_field),
				tcam_arb_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_ARB_EXT_INDEX_BASE,
				TCAM_ARB_EXT_INDEX_BASE_OFFSET,
				TCAM_ARB_EXT_INDEX_BASE_MAX_INDEX,
				TCAM_ARB_EXT_INDEX_BASE_ENTRY_SIZE,
				NUM_OF(tcam_arb_ext_index_base_reg_field),
				tcam_arb_ext_index_base_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_ARB_INTERRUPT,
				TCAM_ARB_INTERRUPT_OFFSET,
				TCAM_ARB_INTERRUPT_MAX_INDEX,
				TCAM_ARB_INTERRUPT_ENTRY_SIZE,
				NUM_OF(tcam_arb_interrupt_reg_field),
				tcam_arb_interrupt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_ARB_WEIGHT,
				TCAM_ARB_WEIGHT_OFFSET,
				TCAM_ARB_WEIGHT_MAX_INDEX,
				TCAM_ARB_WEIGHT_ENTRY_SIZE,
				NUM_OF(tcam_arb_weight_reg_field),
				tcam_arb_weight_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_SETUP,
				TCAM_CTL_EXT_SETUP_OFFSET,
				TCAM_CTL_EXT_SETUP_MAX_INDEX,
				TCAM_CTL_EXT_SETUP_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_setup_reg_field),
				tcam_ctl_ext_setup_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_ACCESS,
				TCAM_CTL_EXT_ACCESS_OFFSET,
				TCAM_CTL_EXT_ACCESS_MAX_INDEX,
				TCAM_CTL_EXT_ACCESS_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_access_reg_field),
				tcam_ctl_ext_access_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_CASCADE_CTL,
				TCAM_CTL_EXT_CASCADE_CTL_OFFSET,
				TCAM_CTL_EXT_CASCADE_CTL_MAX_INDEX,
				TCAM_CTL_EXT_CASCADE_CTL_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_cascade_ctl_reg_field),
				tcam_ctl_ext_cascade_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_WRITE_DATA,
				TCAM_CTL_EXT_WRITE_DATA_OFFSET,
				TCAM_CTL_EXT_WRITE_DATA_MAX_INDEX,
				TCAM_CTL_EXT_WRITE_DATA_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_write_data_reg_field),
				tcam_ctl_ext_write_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_WRITE_MASK,
				TCAM_CTL_EXT_WRITE_MASK_OFFSET,
				TCAM_CTL_EXT_WRITE_MASK_MAX_INDEX,
				TCAM_CTL_EXT_WRITE_MASK_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_write_mask_reg_field),
				tcam_ctl_ext_write_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_READ_DATA,
				TCAM_CTL_EXT_READ_DATA_OFFSET,
				TCAM_CTL_EXT_READ_DATA_MAX_INDEX,
				TCAM_CTL_EXT_READ_DATA_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_read_data_reg_field),
				tcam_ctl_ext_read_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_BIST_POINTERS,
				TCAM_CTL_EXT_BIST_POINTERS_OFFSET,
				TCAM_CTL_EXT_BIST_POINTERS_MAX_INDEX,
				TCAM_CTL_EXT_BIST_POINTERS_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_bist_pointers_reg_field),
				tcam_ctl_ext_bist_pointers_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_CAPTURE_RESULT,
				TCAM_CTL_EXT_CAPTURE_RESULT_OFFSET,
				TCAM_CTL_EXT_CAPTURE_RESULT_MAX_INDEX,
				TCAM_CTL_EXT_CAPTURE_RESULT_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_capture_result_reg_field),
				tcam_ctl_ext_capture_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_INIT_CTL,
				TCAM_CTL_EXT_INIT_CTL_OFFSET,
				TCAM_CTL_EXT_INIT_CTL_MAX_INDEX,
				TCAM_CTL_EXT_INIT_CTL_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_init_ctl_reg_field),
				tcam_ctl_ext_init_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_DEBUG,
				TCAM_CTL_EXT_DEBUG_OFFSET,
				TCAM_CTL_EXT_DEBUG_MAX_INDEX,
				TCAM_CTL_EXT_DEBUG_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_debug_reg_field),
				tcam_ctl_ext_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_INTR,
				TCAM_CTL_EXT_INTR_OFFSET,
				TCAM_CTL_EXT_INTR_MAX_INDEX,
				TCAM_CTL_EXT_INTR_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_intr_reg_field),
				tcam_ctl_ext_intr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_EXT_BIST_CTL,
				TCAM_CTL_EXT_BIST_CTL_OFFSET,
				TCAM_CTL_EXT_BIST_CTL_MAX_INDEX,
				TCAM_CTL_EXT_BIST_CTL_ENTRY_SIZE,
				NUM_OF(tcam_ctl_ext_bist_ctl_reg_field),
				tcam_ctl_ext_bist_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_SETUP,
				TCAM_CTL_INT_SETUP_OFFSET,
				TCAM_CTL_INT_SETUP_MAX_INDEX,
				TCAM_CTL_INT_SETUP_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_setup_reg_field),
				tcam_ctl_int_setup_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_ACCESS,
				TCAM_CTL_INT_ACCESS_OFFSET,
				TCAM_CTL_INT_ACCESS_MAX_INDEX,
				TCAM_CTL_INT_ACCESS_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_access_reg_field),
				tcam_ctl_int_access_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_CPU_RD_DATA,
				TCAM_CTL_INT_CPU_RD_DATA_OFFSET,
				TCAM_CTL_INT_CPU_RD_DATA_MAX_INDEX,
				TCAM_CTL_INT_CPU_RD_DATA_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_cpu_rd_data_reg_field),
				tcam_ctl_int_cpu_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_BIST_CTL,
				TCAM_CTL_INT_BIST_CTL_OFFSET,
				TCAM_CTL_INT_BIST_CTL_MAX_INDEX,
				TCAM_CTL_INT_BIST_CTL_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_bist_ctl_reg_field),
				tcam_ctl_int_bist_ctl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_BIST_POINTERS,
				TCAM_CTL_INT_BIST_POINTERS_OFFSET,
				TCAM_CTL_INT_BIST_POINTERS_MAX_INDEX,
				TCAM_CTL_INT_BIST_POINTERS_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_bist_pointers_reg_field),
				tcam_ctl_int_bist_pointers_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_CAPTURE_RESULT,
				TCAM_CTL_INT_CAPTURE_RESULT_OFFSET,
				TCAM_CTL_INT_CAPTURE_RESULT_MAX_INDEX,
				TCAM_CTL_INT_CAPTURE_RESULT_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_capture_result_reg_field),
				tcam_ctl_int_capture_result_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_INIT_CTRL,
				TCAM_CTL_INT_INIT_CTRL_OFFSET,
				TCAM_CTL_INT_INIT_CTRL_MAX_INDEX,
				TCAM_CTL_INT_INIT_CTRL_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_init_ctrl_reg_field),
				tcam_ctl_int_init_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_DEBUG,
				TCAM_CTL_INT_DEBUG_OFFSET,
				TCAM_CTL_INT_DEBUG_MAX_INDEX,
				TCAM_CTL_INT_DEBUG_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_debug_reg_field),
				tcam_ctl_int_debug_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_INTR,
				TCAM_CTL_INT_INTR_OFFSET,
				TCAM_CTL_INT_INTR_MAX_INDEX,
				TCAM_CTL_INT_INTR_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_intr_reg_field),
				tcam_ctl_int_intr_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_STATE,
				TCAM_CTL_INT_STATE_OFFSET,
				TCAM_CTL_INT_STATE_MAX_INDEX,
				TCAM_CTL_INT_STATE_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_state_reg_field),
				tcam_ctl_int_state_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_CPU_WR_DATA,
				TCAM_CTL_INT_CPU_WR_DATA_OFFSET,
				TCAM_CTL_INT_CPU_WR_DATA_MAX_INDEX,
				TCAM_CTL_INT_CPU_WR_DATA_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_cpu_wr_data_reg_field),
				tcam_ctl_int_cpu_wr_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_CPU_WR_MASK,
				TCAM_CTL_INT_CPU_WR_MASK_OFFSET,
				TCAM_CTL_INT_CPU_WR_MASK_MAX_INDEX,
				TCAM_CTL_INT_CPU_WR_MASK_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_cpu_wr_mask_reg_field),
				tcam_ctl_int_cpu_wr_mask_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_MISC_CTRL,
				TCAM_CTL_INT_MISC_CTRL_OFFSET,
				TCAM_CTL_INT_MISC_CTRL_MAX_INDEX,
				TCAM_CTL_INT_MISC_CTRL_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_misc_ctrl_reg_field),
				tcam_ctl_int_misc_ctrl_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_KEY_SIZE_CFG,
				TCAM_CTL_INT_KEY_SIZE_CFG_OFFSET,
				TCAM_CTL_INT_KEY_SIZE_CFG_MAX_INDEX,
				TCAM_CTL_INT_KEY_SIZE_CFG_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_key_size_cfg_reg_field),
				tcam_ctl_int_key_size_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				TCAM_CTL_INT_KEY_TYPE_CFG,
				TCAM_CTL_INT_KEY_TYPE_CFG_OFFSET,
				TCAM_CTL_INT_KEY_TYPE_CFG_MAX_INDEX,
				TCAM_CTL_INT_KEY_TYPE_CFG_ENTRY_SIZE,
				NUM_OF(tcam_ctl_int_key_type_cfg_reg_field),
				tcam_ctl_int_key_type_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_MDIO_CMD,
				XGMAC0_XGMAC_MDIO_CMD_OFFSET,
				XGMAC0_XGMAC_MDIO_CMD_MAX_INDEX,
				XGMAC0_XGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_mdio_cmd_reg_field),
				xgmac0_xgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_CONFIG1,
				XGMAC0_XGMAC_CONFIG1_OFFSET,
				XGMAC0_XGMAC_CONFIG1_MAX_INDEX,
				XGMAC0_XGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_config1_reg_field),
				xgmac0_xgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_CONFIG2,
				XGMAC0_XGMAC_CONFIG2_OFFSET,
				XGMAC0_XGMAC_CONFIG2_MAX_INDEX,
				XGMAC0_XGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_config2_reg_field),
				xgmac0_xgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_CONFIG3,
				XGMAC0_XGMAC_CONFIG3_OFFSET,
				XGMAC0_XGMAC_CONFIG3_MAX_INDEX,
				XGMAC0_XGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_config3_reg_field),
				xgmac0_xgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_CONFIG4,
				XGMAC0_XGMAC_CONFIG4_OFFSET,
				XGMAC0_XGMAC_CONFIG4_MAX_INDEX,
				XGMAC0_XGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_config4_reg_field),
				xgmac0_xgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_SOFT_RST,
				XGMAC0_XGMAC_SOFT_RST_OFFSET,
				XGMAC0_XGMAC_SOFT_RST_MAX_INDEX,
				XGMAC0_XGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_soft_rst_reg_field),
				xgmac0_xgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_DBG1,
				XGMAC0_XGMAC_DBG1_OFFSET,
				XGMAC0_XGMAC_DBG1_MAX_INDEX,
				XGMAC0_XGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_dbg1_reg_field),
				xgmac0_xgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_MDIO_RD_DATA,
				XGMAC0_XGMAC_MDIO_RD_DATA_OFFSET,
				XGMAC0_XGMAC_MDIO_RD_DATA_MAX_INDEX,
				XGMAC0_XGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_mdio_rd_data_reg_field),
				xgmac0_xgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_STRETCH_MODE,
				XGMAC0_XGMAC_STRETCH_MODE_OFFSET,
				XGMAC0_XGMAC_STRETCH_MODE_MAX_INDEX,
				XGMAC0_XGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_stretch_mode_reg_field),
				xgmac0_xgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_STATS_MTU1,
				XGMAC0_XGMAC_STATS_MTU1_OFFSET,
				XGMAC0_XGMAC_STATS_MTU1_MAX_INDEX,
				XGMAC0_XGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_stats_mtu1_reg_field),
				xgmac0_xgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_STATS_MTU2,
				XGMAC0_XGMAC_STATS_MTU2_OFFSET,
				XGMAC0_XGMAC_STATS_MTU2_MAX_INDEX,
				XGMAC0_XGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_stats_mtu2_reg_field),
				xgmac0_xgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_STATS_CONFIG,
				XGMAC0_XGMAC_STATS_CONFIG_OFFSET,
				XGMAC0_XGMAC_STATS_CONFIG_MAX_INDEX,
				XGMAC0_XGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_stats_config_reg_field),
				xgmac0_xgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_STATS_INIT,
				XGMAC0_XGMAC_STATS_INIT_OFFSET,
				XGMAC0_XGMAC_STATS_INIT_MAX_INDEX,
				XGMAC0_XGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_stats_init_reg_field),
				xgmac0_xgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_STATS_INIT_DONE,
				XGMAC0_XGMAC_STATS_INIT_DONE_OFFSET,
				XGMAC0_XGMAC_STATS_INIT_DONE_MAX_INDEX,
				XGMAC0_XGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_stats_init_done_reg_field),
				xgmac0_xgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_DESKEW_FIFO_CONFIG,
				XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_deskew_fifo_config_reg_field),
				xgmac0_xgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_CONFIG5,
				XGMAC0_XGMAC_CONFIG5_OFFSET,
				XGMAC0_XGMAC_CONFIG5_MAX_INDEX,
				XGMAC0_XGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_config5_reg_field),
				xgmac0_xgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_INTERRUPT_STATUS_SET,
				XGMAC0_XGMAC_INTERRUPT_STATUS_SET_OFFSET,
				XGMAC0_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				XGMAC0_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_interrupt_status_set_reg_field),
				xgmac0_xgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_INTERRUPT_STATUS_RESET,
				XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_interrupt_status_reset_reg_field),
				xgmac0_xgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_INTERRUPT_MASK_SET,
				XGMAC0_XGMAC_INTERRUPT_MASK_SET_OFFSET,
				XGMAC0_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				XGMAC0_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_interrupt_mask_set_reg_field),
				xgmac0_xgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_INTERRUPT_MASK_RESET,
				XGMAC0_XGMAC_INTERRUPT_MASK_RESET_OFFSET,
				XGMAC0_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				XGMAC0_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_interrupt_mask_reset_reg_field),
				xgmac0_xgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PRBS_CFG,
				XGMAC0_XGMAC_PRBS_CFG_OFFSET,
				XGMAC0_XGMAC_PRBS_CFG_MAX_INDEX,
				XGMAC0_XGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_prbs_cfg_reg_field),
				xgmac0_xgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PRBS_ERR_CNT0,
				XGMAC0_XGMAC_PRBS_ERR_CNT0_OFFSET,
				XGMAC0_XGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				XGMAC0_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_prbs_err_cnt0_reg_field),
				xgmac0_xgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PRBS_ERR_CNT1,
				XGMAC0_XGMAC_PRBS_ERR_CNT1_OFFSET,
				XGMAC0_XGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				XGMAC0_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_prbs_err_cnt1_reg_field),
				xgmac0_xgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PRBS_ERR_CNT2,
				XGMAC0_XGMAC_PRBS_ERR_CNT2_OFFSET,
				XGMAC0_XGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				XGMAC0_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_prbs_err_cnt2_reg_field),
				xgmac0_xgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PRBS_ERR_CNT3,
				XGMAC0_XGMAC_PRBS_ERR_CNT3_OFFSET,
				XGMAC0_XGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				XGMAC0_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_prbs_err_cnt3_reg_field),
				xgmac0_xgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC8_B10B_ERR_CNT,
				XGMAC0_XGMAC8_B10B_ERR_CNT_OFFSET,
				XGMAC0_XGMAC8_B10B_ERR_CNT_MAX_INDEX,
				XGMAC0_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac8_b10b_err_cnt_reg_field),
				xgmac0_xgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_TP_ID,
				XGMAC0_XGMAC_TP_ID_OFFSET,
				XGMAC0_XGMAC_TP_ID_MAX_INDEX,
				XGMAC0_XGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_tp_id_reg_field),
				xgmac0_xgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_USE_ORGINAL_COS,
				XGMAC0_XGMAC_USE_ORGINAL_COS_OFFSET,
				XGMAC0_XGMAC_USE_ORGINAL_COS_MAX_INDEX,
				XGMAC0_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_use_orginal_cos_reg_field),
				xgmac0_xgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PRIORITY_MAP,
				XGMAC0_XGMAC_PRIORITY_MAP_OFFSET,
				XGMAC0_XGMAC_PRIORITY_MAP_MAX_INDEX,
				XGMAC0_XGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_priority_map_reg_field),
				xgmac0_xgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_GEN_PKT,
				XGMAC0_XGMAC_GEN_PKT_OFFSET,
				XGMAC0_XGMAC_GEN_PKT_MAX_INDEX,
				XGMAC0_XGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_gen_pkt_reg_field),
				xgmac0_xgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PAYLOAD,
				XGMAC0_XGMAC_PAYLOAD_OFFSET,
				XGMAC0_XGMAC_PAYLOAD_MAX_INDEX,
				XGMAC0_XGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_payload_reg_field),
				xgmac0_xgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_DRAIN_EN,
				XGMAC0_XGMAC_DRAIN_EN_OFFSET,
				XGMAC0_XGMAC_DRAIN_EN_MAX_INDEX,
				XGMAC0_XGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_drain_en_reg_field),
				xgmac0_xgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_MDIO_CMD_STATUS,
				XGMAC0_XGMAC_MDIO_CMD_STATUS_OFFSET,
				XGMAC0_XGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				XGMAC0_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_mdio_cmd_status_reg_field),
				xgmac0_xgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_MDIO_CFG,
				XGMAC0_XGMAC_MDIO_CFG_OFFSET,
				XGMAC0_XGMAC_MDIO_CFG_MAX_INDEX,
				XGMAC0_XGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_mdio_cfg_reg_field),
				xgmac0_xgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PTP_EN,
				XGMAC0_XGMAC_PTP_EN_OFFSET,
				XGMAC0_XGMAC_PTP_EN_MAX_INDEX,
				XGMAC0_XGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_ptp_en_reg_field),
				xgmac0_xgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC0_XGMAC_PTP_STATUS,
				XGMAC0_XGMAC_PTP_STATUS_OFFSET,
				XGMAC0_XGMAC_PTP_STATUS_MAX_INDEX,
				XGMAC0_XGMAC_PTP_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac0_xgmac_ptp_status_reg_field),
				xgmac0_xgmac_ptp_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_MDIO_CMD,
				XGMAC1_XGMAC_MDIO_CMD_OFFSET,
				XGMAC1_XGMAC_MDIO_CMD_MAX_INDEX,
				XGMAC1_XGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_mdio_cmd_reg_field),
				xgmac1_xgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_CONFIG1,
				XGMAC1_XGMAC_CONFIG1_OFFSET,
				XGMAC1_XGMAC_CONFIG1_MAX_INDEX,
				XGMAC1_XGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_config1_reg_field),
				xgmac1_xgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_CONFIG2,
				XGMAC1_XGMAC_CONFIG2_OFFSET,
				XGMAC1_XGMAC_CONFIG2_MAX_INDEX,
				XGMAC1_XGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_config2_reg_field),
				xgmac1_xgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_CONFIG3,
				XGMAC1_XGMAC_CONFIG3_OFFSET,
				XGMAC1_XGMAC_CONFIG3_MAX_INDEX,
				XGMAC1_XGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_config3_reg_field),
				xgmac1_xgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_CONFIG4,
				XGMAC1_XGMAC_CONFIG4_OFFSET,
				XGMAC1_XGMAC_CONFIG4_MAX_INDEX,
				XGMAC1_XGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_config4_reg_field),
				xgmac1_xgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_SOFT_RST,
				XGMAC1_XGMAC_SOFT_RST_OFFSET,
				XGMAC1_XGMAC_SOFT_RST_MAX_INDEX,
				XGMAC1_XGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_soft_rst_reg_field),
				xgmac1_xgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_DBG1,
				XGMAC1_XGMAC_DBG1_OFFSET,
				XGMAC1_XGMAC_DBG1_MAX_INDEX,
				XGMAC1_XGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_dbg1_reg_field),
				xgmac1_xgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_MDIO_RD_DATA,
				XGMAC1_XGMAC_MDIO_RD_DATA_OFFSET,
				XGMAC1_XGMAC_MDIO_RD_DATA_MAX_INDEX,
				XGMAC1_XGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_mdio_rd_data_reg_field),
				xgmac1_xgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_STRETCH_MODE,
				XGMAC1_XGMAC_STRETCH_MODE_OFFSET,
				XGMAC1_XGMAC_STRETCH_MODE_MAX_INDEX,
				XGMAC1_XGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_stretch_mode_reg_field),
				xgmac1_xgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_STATS_MTU1,
				XGMAC1_XGMAC_STATS_MTU1_OFFSET,
				XGMAC1_XGMAC_STATS_MTU1_MAX_INDEX,
				XGMAC1_XGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_stats_mtu1_reg_field),
				xgmac1_xgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_STATS_MTU2,
				XGMAC1_XGMAC_STATS_MTU2_OFFSET,
				XGMAC1_XGMAC_STATS_MTU2_MAX_INDEX,
				XGMAC1_XGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_stats_mtu2_reg_field),
				xgmac1_xgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_STATS_CONFIG,
				XGMAC1_XGMAC_STATS_CONFIG_OFFSET,
				XGMAC1_XGMAC_STATS_CONFIG_MAX_INDEX,
				XGMAC1_XGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_stats_config_reg_field),
				xgmac1_xgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_STATS_INIT,
				XGMAC1_XGMAC_STATS_INIT_OFFSET,
				XGMAC1_XGMAC_STATS_INIT_MAX_INDEX,
				XGMAC1_XGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_stats_init_reg_field),
				xgmac1_xgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_STATS_INIT_DONE,
				XGMAC1_XGMAC_STATS_INIT_DONE_OFFSET,
				XGMAC1_XGMAC_STATS_INIT_DONE_MAX_INDEX,
				XGMAC1_XGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_stats_init_done_reg_field),
				xgmac1_xgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_DESKEW_FIFO_CONFIG,
				XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_deskew_fifo_config_reg_field),
				xgmac1_xgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_CONFIG5,
				XGMAC1_XGMAC_CONFIG5_OFFSET,
				XGMAC1_XGMAC_CONFIG5_MAX_INDEX,
				XGMAC1_XGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_config5_reg_field),
				xgmac1_xgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_INTERRUPT_STATUS_SET,
				XGMAC1_XGMAC_INTERRUPT_STATUS_SET_OFFSET,
				XGMAC1_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				XGMAC1_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_interrupt_status_set_reg_field),
				xgmac1_xgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_INTERRUPT_STATUS_RESET,
				XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_interrupt_status_reset_reg_field),
				xgmac1_xgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_INTERRUPT_MASK_SET,
				XGMAC1_XGMAC_INTERRUPT_MASK_SET_OFFSET,
				XGMAC1_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				XGMAC1_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_interrupt_mask_set_reg_field),
				xgmac1_xgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_INTERRUPT_MASK_RESET,
				XGMAC1_XGMAC_INTERRUPT_MASK_RESET_OFFSET,
				XGMAC1_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				XGMAC1_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_interrupt_mask_reset_reg_field),
				xgmac1_xgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PRBS_CFG,
				XGMAC1_XGMAC_PRBS_CFG_OFFSET,
				XGMAC1_XGMAC_PRBS_CFG_MAX_INDEX,
				XGMAC1_XGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_prbs_cfg_reg_field),
				xgmac1_xgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PRBS_ERR_CNT0,
				XGMAC1_XGMAC_PRBS_ERR_CNT0_OFFSET,
				XGMAC1_XGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				XGMAC1_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_prbs_err_cnt0_reg_field),
				xgmac1_xgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PRBS_ERR_CNT1,
				XGMAC1_XGMAC_PRBS_ERR_CNT1_OFFSET,
				XGMAC1_XGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				XGMAC1_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_prbs_err_cnt1_reg_field),
				xgmac1_xgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PRBS_ERR_CNT2,
				XGMAC1_XGMAC_PRBS_ERR_CNT2_OFFSET,
				XGMAC1_XGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				XGMAC1_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_prbs_err_cnt2_reg_field),
				xgmac1_xgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PRBS_ERR_CNT3,
				XGMAC1_XGMAC_PRBS_ERR_CNT3_OFFSET,
				XGMAC1_XGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				XGMAC1_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_prbs_err_cnt3_reg_field),
				xgmac1_xgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC8_B10B_ERR_CNT,
				XGMAC1_XGMAC8_B10B_ERR_CNT_OFFSET,
				XGMAC1_XGMAC8_B10B_ERR_CNT_MAX_INDEX,
				XGMAC1_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac8_b10b_err_cnt_reg_field),
				xgmac1_xgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_TP_ID,
				XGMAC1_XGMAC_TP_ID_OFFSET,
				XGMAC1_XGMAC_TP_ID_MAX_INDEX,
				XGMAC1_XGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_tp_id_reg_field),
				xgmac1_xgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_USE_ORGINAL_COS,
				XGMAC1_XGMAC_USE_ORGINAL_COS_OFFSET,
				XGMAC1_XGMAC_USE_ORGINAL_COS_MAX_INDEX,
				XGMAC1_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_use_orginal_cos_reg_field),
				xgmac1_xgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PRIORITY_MAP,
				XGMAC1_XGMAC_PRIORITY_MAP_OFFSET,
				XGMAC1_XGMAC_PRIORITY_MAP_MAX_INDEX,
				XGMAC1_XGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_priority_map_reg_field),
				xgmac1_xgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_GEN_PKT,
				XGMAC1_XGMAC_GEN_PKT_OFFSET,
				XGMAC1_XGMAC_GEN_PKT_MAX_INDEX,
				XGMAC1_XGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_gen_pkt_reg_field),
				xgmac1_xgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PAYLOAD,
				XGMAC1_XGMAC_PAYLOAD_OFFSET,
				XGMAC1_XGMAC_PAYLOAD_MAX_INDEX,
				XGMAC1_XGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_payload_reg_field),
				xgmac1_xgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_DRAIN_EN,
				XGMAC1_XGMAC_DRAIN_EN_OFFSET,
				XGMAC1_XGMAC_DRAIN_EN_MAX_INDEX,
				XGMAC1_XGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_drain_en_reg_field),
				xgmac1_xgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_MDIO_CMD_STATUS,
				XGMAC1_XGMAC_MDIO_CMD_STATUS_OFFSET,
				XGMAC1_XGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				XGMAC1_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_mdio_cmd_status_reg_field),
				xgmac1_xgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_MDIO_CFG,
				XGMAC1_XGMAC_MDIO_CFG_OFFSET,
				XGMAC1_XGMAC_MDIO_CFG_MAX_INDEX,
				XGMAC1_XGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_mdio_cfg_reg_field),
				xgmac1_xgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PTP_EN,
				XGMAC1_XGMAC_PTP_EN_OFFSET,
				XGMAC1_XGMAC_PTP_EN_MAX_INDEX,
				XGMAC1_XGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_ptp_en_reg_field),
				xgmac1_xgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC1_XGMAC_PTP_STATUS,
				XGMAC1_XGMAC_PTP_STATUS_OFFSET,
				XGMAC1_XGMAC_PTP_STATUS_MAX_INDEX,
				XGMAC1_XGMAC_PTP_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac1_xgmac_ptp_status_reg_field),
				xgmac1_xgmac_ptp_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_MDIO_CMD,
				XGMAC2_XGMAC_MDIO_CMD_OFFSET,
				XGMAC2_XGMAC_MDIO_CMD_MAX_INDEX,
				XGMAC2_XGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_mdio_cmd_reg_field),
				xgmac2_xgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_CONFIG1,
				XGMAC2_XGMAC_CONFIG1_OFFSET,
				XGMAC2_XGMAC_CONFIG1_MAX_INDEX,
				XGMAC2_XGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_config1_reg_field),
				xgmac2_xgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_CONFIG2,
				XGMAC2_XGMAC_CONFIG2_OFFSET,
				XGMAC2_XGMAC_CONFIG2_MAX_INDEX,
				XGMAC2_XGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_config2_reg_field),
				xgmac2_xgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_CONFIG3,
				XGMAC2_XGMAC_CONFIG3_OFFSET,
				XGMAC2_XGMAC_CONFIG3_MAX_INDEX,
				XGMAC2_XGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_config3_reg_field),
				xgmac2_xgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_CONFIG4,
				XGMAC2_XGMAC_CONFIG4_OFFSET,
				XGMAC2_XGMAC_CONFIG4_MAX_INDEX,
				XGMAC2_XGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_config4_reg_field),
				xgmac2_xgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_SOFT_RST,
				XGMAC2_XGMAC_SOFT_RST_OFFSET,
				XGMAC2_XGMAC_SOFT_RST_MAX_INDEX,
				XGMAC2_XGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_soft_rst_reg_field),
				xgmac2_xgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_DBG1,
				XGMAC2_XGMAC_DBG1_OFFSET,
				XGMAC2_XGMAC_DBG1_MAX_INDEX,
				XGMAC2_XGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_dbg1_reg_field),
				xgmac2_xgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_MDIO_RD_DATA,
				XGMAC2_XGMAC_MDIO_RD_DATA_OFFSET,
				XGMAC2_XGMAC_MDIO_RD_DATA_MAX_INDEX,
				XGMAC2_XGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_mdio_rd_data_reg_field),
				xgmac2_xgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_STRETCH_MODE,
				XGMAC2_XGMAC_STRETCH_MODE_OFFSET,
				XGMAC2_XGMAC_STRETCH_MODE_MAX_INDEX,
				XGMAC2_XGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_stretch_mode_reg_field),
				xgmac2_xgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_STATS_MTU1,
				XGMAC2_XGMAC_STATS_MTU1_OFFSET,
				XGMAC2_XGMAC_STATS_MTU1_MAX_INDEX,
				XGMAC2_XGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_stats_mtu1_reg_field),
				xgmac2_xgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_STATS_MTU2,
				XGMAC2_XGMAC_STATS_MTU2_OFFSET,
				XGMAC2_XGMAC_STATS_MTU2_MAX_INDEX,
				XGMAC2_XGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_stats_mtu2_reg_field),
				xgmac2_xgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_STATS_CONFIG,
				XGMAC2_XGMAC_STATS_CONFIG_OFFSET,
				XGMAC2_XGMAC_STATS_CONFIG_MAX_INDEX,
				XGMAC2_XGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_stats_config_reg_field),
				xgmac2_xgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_STATS_INIT,
				XGMAC2_XGMAC_STATS_INIT_OFFSET,
				XGMAC2_XGMAC_STATS_INIT_MAX_INDEX,
				XGMAC2_XGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_stats_init_reg_field),
				xgmac2_xgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_STATS_INIT_DONE,
				XGMAC2_XGMAC_STATS_INIT_DONE_OFFSET,
				XGMAC2_XGMAC_STATS_INIT_DONE_MAX_INDEX,
				XGMAC2_XGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_stats_init_done_reg_field),
				xgmac2_xgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_DESKEW_FIFO_CONFIG,
				XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_deskew_fifo_config_reg_field),
				xgmac2_xgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_CONFIG5,
				XGMAC2_XGMAC_CONFIG5_OFFSET,
				XGMAC2_XGMAC_CONFIG5_MAX_INDEX,
				XGMAC2_XGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_config5_reg_field),
				xgmac2_xgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_INTERRUPT_STATUS_SET,
				XGMAC2_XGMAC_INTERRUPT_STATUS_SET_OFFSET,
				XGMAC2_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				XGMAC2_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_interrupt_status_set_reg_field),
				xgmac2_xgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_INTERRUPT_STATUS_RESET,
				XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_interrupt_status_reset_reg_field),
				xgmac2_xgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_INTERRUPT_MASK_SET,
				XGMAC2_XGMAC_INTERRUPT_MASK_SET_OFFSET,
				XGMAC2_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				XGMAC2_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_interrupt_mask_set_reg_field),
				xgmac2_xgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_INTERRUPT_MASK_RESET,
				XGMAC2_XGMAC_INTERRUPT_MASK_RESET_OFFSET,
				XGMAC2_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				XGMAC2_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_interrupt_mask_reset_reg_field),
				xgmac2_xgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PRBS_CFG,
				XGMAC2_XGMAC_PRBS_CFG_OFFSET,
				XGMAC2_XGMAC_PRBS_CFG_MAX_INDEX,
				XGMAC2_XGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_prbs_cfg_reg_field),
				xgmac2_xgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PRBS_ERR_CNT0,
				XGMAC2_XGMAC_PRBS_ERR_CNT0_OFFSET,
				XGMAC2_XGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				XGMAC2_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_prbs_err_cnt0_reg_field),
				xgmac2_xgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PRBS_ERR_CNT1,
				XGMAC2_XGMAC_PRBS_ERR_CNT1_OFFSET,
				XGMAC2_XGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				XGMAC2_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_prbs_err_cnt1_reg_field),
				xgmac2_xgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PRBS_ERR_CNT2,
				XGMAC2_XGMAC_PRBS_ERR_CNT2_OFFSET,
				XGMAC2_XGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				XGMAC2_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_prbs_err_cnt2_reg_field),
				xgmac2_xgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PRBS_ERR_CNT3,
				XGMAC2_XGMAC_PRBS_ERR_CNT3_OFFSET,
				XGMAC2_XGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				XGMAC2_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_prbs_err_cnt3_reg_field),
				xgmac2_xgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC8_B10B_ERR_CNT,
				XGMAC2_XGMAC8_B10B_ERR_CNT_OFFSET,
				XGMAC2_XGMAC8_B10B_ERR_CNT_MAX_INDEX,
				XGMAC2_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac8_b10b_err_cnt_reg_field),
				xgmac2_xgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_TP_ID,
				XGMAC2_XGMAC_TP_ID_OFFSET,
				XGMAC2_XGMAC_TP_ID_MAX_INDEX,
				XGMAC2_XGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_tp_id_reg_field),
				xgmac2_xgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_USE_ORGINAL_COS,
				XGMAC2_XGMAC_USE_ORGINAL_COS_OFFSET,
				XGMAC2_XGMAC_USE_ORGINAL_COS_MAX_INDEX,
				XGMAC2_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_use_orginal_cos_reg_field),
				xgmac2_xgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PRIORITY_MAP,
				XGMAC2_XGMAC_PRIORITY_MAP_OFFSET,
				XGMAC2_XGMAC_PRIORITY_MAP_MAX_INDEX,
				XGMAC2_XGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_priority_map_reg_field),
				xgmac2_xgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_GEN_PKT,
				XGMAC2_XGMAC_GEN_PKT_OFFSET,
				XGMAC2_XGMAC_GEN_PKT_MAX_INDEX,
				XGMAC2_XGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_gen_pkt_reg_field),
				xgmac2_xgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PAYLOAD,
				XGMAC2_XGMAC_PAYLOAD_OFFSET,
				XGMAC2_XGMAC_PAYLOAD_MAX_INDEX,
				XGMAC2_XGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_payload_reg_field),
				xgmac2_xgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_DRAIN_EN,
				XGMAC2_XGMAC_DRAIN_EN_OFFSET,
				XGMAC2_XGMAC_DRAIN_EN_MAX_INDEX,
				XGMAC2_XGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_drain_en_reg_field),
				xgmac2_xgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_MDIO_CMD_STATUS,
				XGMAC2_XGMAC_MDIO_CMD_STATUS_OFFSET,
				XGMAC2_XGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				XGMAC2_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_mdio_cmd_status_reg_field),
				xgmac2_xgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_MDIO_CFG,
				XGMAC2_XGMAC_MDIO_CFG_OFFSET,
				XGMAC2_XGMAC_MDIO_CFG_MAX_INDEX,
				XGMAC2_XGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_mdio_cfg_reg_field),
				xgmac2_xgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PTP_EN,
				XGMAC2_XGMAC_PTP_EN_OFFSET,
				XGMAC2_XGMAC_PTP_EN_MAX_INDEX,
				XGMAC2_XGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_ptp_en_reg_field),
				xgmac2_xgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC2_XGMAC_PTP_STATUS,
				XGMAC2_XGMAC_PTP_STATUS_OFFSET,
				XGMAC2_XGMAC_PTP_STATUS_MAX_INDEX,
				XGMAC2_XGMAC_PTP_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac2_xgmac_ptp_status_reg_field),
				xgmac2_xgmac_ptp_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_MDIO_CMD,
				XGMAC3_XGMAC_MDIO_CMD_OFFSET,
				XGMAC3_XGMAC_MDIO_CMD_MAX_INDEX,
				XGMAC3_XGMAC_MDIO_CMD_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_mdio_cmd_reg_field),
				xgmac3_xgmac_mdio_cmd_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_CONFIG1,
				XGMAC3_XGMAC_CONFIG1_OFFSET,
				XGMAC3_XGMAC_CONFIG1_MAX_INDEX,
				XGMAC3_XGMAC_CONFIG1_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_config1_reg_field),
				xgmac3_xgmac_config1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_CONFIG2,
				XGMAC3_XGMAC_CONFIG2_OFFSET,
				XGMAC3_XGMAC_CONFIG2_MAX_INDEX,
				XGMAC3_XGMAC_CONFIG2_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_config2_reg_field),
				xgmac3_xgmac_config2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_CONFIG3,
				XGMAC3_XGMAC_CONFIG3_OFFSET,
				XGMAC3_XGMAC_CONFIG3_MAX_INDEX,
				XGMAC3_XGMAC_CONFIG3_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_config3_reg_field),
				xgmac3_xgmac_config3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_CONFIG4,
				XGMAC3_XGMAC_CONFIG4_OFFSET,
				XGMAC3_XGMAC_CONFIG4_MAX_INDEX,
				XGMAC3_XGMAC_CONFIG4_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_config4_reg_field),
				xgmac3_xgmac_config4_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_SOFT_RST,
				XGMAC3_XGMAC_SOFT_RST_OFFSET,
				XGMAC3_XGMAC_SOFT_RST_MAX_INDEX,
				XGMAC3_XGMAC_SOFT_RST_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_soft_rst_reg_field),
				xgmac3_xgmac_soft_rst_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_DBG1,
				XGMAC3_XGMAC_DBG1_OFFSET,
				XGMAC3_XGMAC_DBG1_MAX_INDEX,
				XGMAC3_XGMAC_DBG1_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_dbg1_reg_field),
				xgmac3_xgmac_dbg1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_MDIO_RD_DATA,
				XGMAC3_XGMAC_MDIO_RD_DATA_OFFSET,
				XGMAC3_XGMAC_MDIO_RD_DATA_MAX_INDEX,
				XGMAC3_XGMAC_MDIO_RD_DATA_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_mdio_rd_data_reg_field),
				xgmac3_xgmac_mdio_rd_data_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_STRETCH_MODE,
				XGMAC3_XGMAC_STRETCH_MODE_OFFSET,
				XGMAC3_XGMAC_STRETCH_MODE_MAX_INDEX,
				XGMAC3_XGMAC_STRETCH_MODE_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_stretch_mode_reg_field),
				xgmac3_xgmac_stretch_mode_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_STATS_MTU1,
				XGMAC3_XGMAC_STATS_MTU1_OFFSET,
				XGMAC3_XGMAC_STATS_MTU1_MAX_INDEX,
				XGMAC3_XGMAC_STATS_MTU1_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_stats_mtu1_reg_field),
				xgmac3_xgmac_stats_mtu1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_STATS_MTU2,
				XGMAC3_XGMAC_STATS_MTU2_OFFSET,
				XGMAC3_XGMAC_STATS_MTU2_MAX_INDEX,
				XGMAC3_XGMAC_STATS_MTU2_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_stats_mtu2_reg_field),
				xgmac3_xgmac_stats_mtu2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_STATS_CONFIG,
				XGMAC3_XGMAC_STATS_CONFIG_OFFSET,
				XGMAC3_XGMAC_STATS_CONFIG_MAX_INDEX,
				XGMAC3_XGMAC_STATS_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_stats_config_reg_field),
				xgmac3_xgmac_stats_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_STATS_INIT,
				XGMAC3_XGMAC_STATS_INIT_OFFSET,
				XGMAC3_XGMAC_STATS_INIT_MAX_INDEX,
				XGMAC3_XGMAC_STATS_INIT_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_stats_init_reg_field),
				xgmac3_xgmac_stats_init_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_STATS_INIT_DONE,
				XGMAC3_XGMAC_STATS_INIT_DONE_OFFSET,
				XGMAC3_XGMAC_STATS_INIT_DONE_MAX_INDEX,
				XGMAC3_XGMAC_STATS_INIT_DONE_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_stats_init_done_reg_field),
				xgmac3_xgmac_stats_init_done_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_DESKEW_FIFO_CONFIG,
				XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_OFFSET,
				XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX,
				XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_deskew_fifo_config_reg_field),
				xgmac3_xgmac_deskew_fifo_config_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_CONFIG5,
				XGMAC3_XGMAC_CONFIG5_OFFSET,
				XGMAC3_XGMAC_CONFIG5_MAX_INDEX,
				XGMAC3_XGMAC_CONFIG5_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_config5_reg_field),
				xgmac3_xgmac_config5_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_INTERRUPT_STATUS_SET,
				XGMAC3_XGMAC_INTERRUPT_STATUS_SET_OFFSET,
				XGMAC3_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX,
				XGMAC3_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_interrupt_status_set_reg_field),
				xgmac3_xgmac_interrupt_status_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_INTERRUPT_STATUS_RESET,
				XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_OFFSET,
				XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX,
				XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_interrupt_status_reset_reg_field),
				xgmac3_xgmac_interrupt_status_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_INTERRUPT_MASK_SET,
				XGMAC3_XGMAC_INTERRUPT_MASK_SET_OFFSET,
				XGMAC3_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX,
				XGMAC3_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_interrupt_mask_set_reg_field),
				xgmac3_xgmac_interrupt_mask_set_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_INTERRUPT_MASK_RESET,
				XGMAC3_XGMAC_INTERRUPT_MASK_RESET_OFFSET,
				XGMAC3_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX,
				XGMAC3_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_interrupt_mask_reset_reg_field),
				xgmac3_xgmac_interrupt_mask_reset_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PRBS_CFG,
				XGMAC3_XGMAC_PRBS_CFG_OFFSET,
				XGMAC3_XGMAC_PRBS_CFG_MAX_INDEX,
				XGMAC3_XGMAC_PRBS_CFG_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_prbs_cfg_reg_field),
				xgmac3_xgmac_prbs_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PRBS_ERR_CNT0,
				XGMAC3_XGMAC_PRBS_ERR_CNT0_OFFSET,
				XGMAC3_XGMAC_PRBS_ERR_CNT0_MAX_INDEX,
				XGMAC3_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_prbs_err_cnt0_reg_field),
				xgmac3_xgmac_prbs_err_cnt0_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PRBS_ERR_CNT1,
				XGMAC3_XGMAC_PRBS_ERR_CNT1_OFFSET,
				XGMAC3_XGMAC_PRBS_ERR_CNT1_MAX_INDEX,
				XGMAC3_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_prbs_err_cnt1_reg_field),
				xgmac3_xgmac_prbs_err_cnt1_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PRBS_ERR_CNT2,
				XGMAC3_XGMAC_PRBS_ERR_CNT2_OFFSET,
				XGMAC3_XGMAC_PRBS_ERR_CNT2_MAX_INDEX,
				XGMAC3_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_prbs_err_cnt2_reg_field),
				xgmac3_xgmac_prbs_err_cnt2_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PRBS_ERR_CNT3,
				XGMAC3_XGMAC_PRBS_ERR_CNT3_OFFSET,
				XGMAC3_XGMAC_PRBS_ERR_CNT3_MAX_INDEX,
				XGMAC3_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_prbs_err_cnt3_reg_field),
				xgmac3_xgmac_prbs_err_cnt3_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC8_B10B_ERR_CNT,
				XGMAC3_XGMAC8_B10B_ERR_CNT_OFFSET,
				XGMAC3_XGMAC8_B10B_ERR_CNT_MAX_INDEX,
				XGMAC3_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac8_b10b_err_cnt_reg_field),
				xgmac3_xgmac8_b10b_err_cnt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_TP_ID,
				XGMAC3_XGMAC_TP_ID_OFFSET,
				XGMAC3_XGMAC_TP_ID_MAX_INDEX,
				XGMAC3_XGMAC_TP_ID_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_tp_id_reg_field),
				xgmac3_xgmac_tp_id_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_USE_ORGINAL_COS,
				XGMAC3_XGMAC_USE_ORGINAL_COS_OFFSET,
				XGMAC3_XGMAC_USE_ORGINAL_COS_MAX_INDEX,
				XGMAC3_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_use_orginal_cos_reg_field),
				xgmac3_xgmac_use_orginal_cos_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PRIORITY_MAP,
				XGMAC3_XGMAC_PRIORITY_MAP_OFFSET,
				XGMAC3_XGMAC_PRIORITY_MAP_MAX_INDEX,
				XGMAC3_XGMAC_PRIORITY_MAP_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_priority_map_reg_field),
				xgmac3_xgmac_priority_map_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_GEN_PKT,
				XGMAC3_XGMAC_GEN_PKT_OFFSET,
				XGMAC3_XGMAC_GEN_PKT_MAX_INDEX,
				XGMAC3_XGMAC_GEN_PKT_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_gen_pkt_reg_field),
				xgmac3_xgmac_gen_pkt_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PAYLOAD,
				XGMAC3_XGMAC_PAYLOAD_OFFSET,
				XGMAC3_XGMAC_PAYLOAD_MAX_INDEX,
				XGMAC3_XGMAC_PAYLOAD_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_payload_reg_field),
				xgmac3_xgmac_payload_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_DRAIN_EN,
				XGMAC3_XGMAC_DRAIN_EN_OFFSET,
				XGMAC3_XGMAC_DRAIN_EN_MAX_INDEX,
				XGMAC3_XGMAC_DRAIN_EN_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_drain_en_reg_field),
				xgmac3_xgmac_drain_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_MDIO_CMD_STATUS,
				XGMAC3_XGMAC_MDIO_CMD_STATUS_OFFSET,
				XGMAC3_XGMAC_MDIO_CMD_STATUS_MAX_INDEX,
				XGMAC3_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_mdio_cmd_status_reg_field),
				xgmac3_xgmac_mdio_cmd_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_MDIO_CFG,
				XGMAC3_XGMAC_MDIO_CFG_OFFSET,
				XGMAC3_XGMAC_MDIO_CFG_MAX_INDEX,
				XGMAC3_XGMAC_MDIO_CFG_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_mdio_cfg_reg_field),
				xgmac3_xgmac_mdio_cfg_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PTP_EN,
				XGMAC3_XGMAC_PTP_EN_OFFSET,
				XGMAC3_XGMAC_PTP_EN_MAX_INDEX,
				XGMAC3_XGMAC_PTP_EN_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_ptp_en_reg_field),
				xgmac3_xgmac_ptp_en_reg_field));

	DRV_IF_ERROR_RETURN(drv_reg_register(
				XGMAC3_XGMAC_PTP_STATUS,
				XGMAC3_XGMAC_PTP_STATUS_OFFSET,
				XGMAC3_XGMAC_PTP_STATUS_MAX_INDEX,
				XGMAC3_XGMAC_PTP_STATUS_ENTRY_SIZE,
				NUM_OF(xgmac3_xgmac_ptp_status_reg_field),
				xgmac3_xgmac_ptp_status_reg_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_PKT_MSG_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_PKT_MSG_MEM_OFFSET,
				BUF_RETRV_PKT_MSG_MEM_MAX_INDEX,
				BUF_RETRV_PKT_MSG_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_pkt_msg_mem_tbl_field),
				buf_retrv_pkt_msg_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_BUF_RAM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_BUF_RAM_OFFSET,
				BUF_RETRV_BUF_RAM_MAX_INDEX,
				BUF_RETRV_BUF_RAM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_buf_ram_tbl_field),
				buf_retrv_buf_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_PKT_CONFIG_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_PKT_CONFIG_MEM_OFFSET,
				BUF_RETRV_PKT_CONFIG_MEM_MAX_INDEX,
				BUF_RETRV_PKT_CONFIG_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_pkt_config_mem_tbl_field),
				buf_retrv_pkt_config_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_PKT_STATUS_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_PKT_STATUS_MEM_OFFSET,
				BUF_RETRV_PKT_STATUS_MEM_MAX_INDEX,
				BUF_RETRV_PKT_STATUS_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_pkt_status_mem_tbl_field),
				buf_retrv_pkt_status_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_PKT_PARK_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_PKT_PARK_MEM_OFFSET,
				BUF_RETRV_PKT_PARK_MEM_MAX_INDEX,
				BUF_RETRV_PKT_PARK_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_pkt_park_mem_tbl_field),
				buf_retrv_pkt_park_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_BUF_CONFIG_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_BUF_CONFIG_MEM_OFFSET,
				BUF_RETRV_BUF_CONFIG_MEM_MAX_INDEX,
				BUF_RETRV_BUF_CONFIG_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_buf_config_mem_tbl_field),
				buf_retrv_buf_config_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_BUF_STATUS_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_BUF_STATUS_MEM_OFFSET,
				BUF_RETRV_BUF_STATUS_MEM_MAX_INDEX,
				BUF_RETRV_BUF_STATUS_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_buf_status_mem_tbl_field),
				buf_retrv_buf_status_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_CREDIT_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_CREDIT_MEM_OFFSET,
				BUF_RETRV_CREDIT_MEM_MAX_INDEX,
				BUF_RETRV_CREDIT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_credit_mem_tbl_field),
				buf_retrv_credit_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_CREDIT_CONFIG_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_CREDIT_CONFIG_MEM_OFFSET,
				BUF_RETRV_CREDIT_CONFIG_MEM_MAX_INDEX,
				BUF_RETRV_CREDIT_CONFIG_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_credit_config_mem_tbl_field),
				buf_retrv_credit_config_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_EXCEPTION_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_EXCEPTION_MEM_OFFSET,
				BUF_RETRV_EXCEPTION_MEM_MAX_INDEX,
				BUF_RETRV_EXCEPTION_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_exception_mem_tbl_field),
				buf_retrv_exception_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_BUF_CREDIT_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_BUF_CREDIT_MEM_OFFSET,
				BUF_RETRV_BUF_CREDIT_MEM_MAX_INDEX,
				BUF_RETRV_BUF_CREDIT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_buf_credit_mem_tbl_field),
				buf_retrv_buf_credit_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_RETRV_BUF_CREDIT_CONFIG_MEM,
				INVALID_MASK_OFFSET,
				BUF_RETRV_BUF_CREDIT_CONFIG_MEM_OFFSET,
				BUF_RETRV_BUF_CREDIT_CONFIG_MEM_MAX_INDEX,
				BUF_RETRV_BUF_CREDIT_CONFIG_MEM_ENTRY_SIZE,
				0,
				NUM_OF(buf_retrv_buf_credit_config_mem_tbl_field),
				buf_retrv_buf_credit_config_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_BUF_RETRV_COLOR_MAP,
				INVALID_MASK_OFFSET,
				DS_BUF_RETRV_COLOR_MAP_OFFSET,
				DS_BUF_RETRV_COLOR_MAP_MAX_INDEX,
				DS_BUF_RETRV_COLOR_MAP_ENTRY_SIZE,
				0,
				NUM_OF(ds_buf_retrv_color_map_tbl_field),
				ds_buf_retrv_color_map_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				MET_FIFO_PRIORITY_MAP_TABLE,
				INVALID_MASK_OFFSET,
				MET_FIFO_PRIORITY_MAP_TABLE_OFFSET,
				MET_FIFO_PRIORITY_MAP_TABLE_MAX_INDEX,
				MET_FIFO_PRIORITY_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(met_fifo_priority_map_table_tbl_field),
				met_fifo_priority_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUFFER_STORE_RESRC_CNT,
				INVALID_MASK_OFFSET,
				BUFFER_STORE_RESRC_CNT_OFFSET,
				BUFFER_STORE_RESRC_CNT_MAX_INDEX,
				BUFFER_STORE_RESRC_CNT_ENTRY_SIZE,
				0,
				NUM_OF(buffer_store_resrc_cnt_tbl_field),
				buffer_store_resrc_cnt_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUFFER_STORE_RESRC_THRESHOLD,
				INVALID_MASK_OFFSET,
				BUFFER_STORE_RESRC_THRESHOLD_OFFSET,
				BUFFER_STORE_RESRC_THRESHOLD_MAX_INDEX,
				BUFFER_STORE_RESRC_THRESHOLD_ENTRY_SIZE,
				0,
				NUM_OF(buffer_store_resrc_threshold_tbl_field),
				buffer_store_resrc_threshold_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_STORE_CHANNEL_INFO_RAM,
				INVALID_MASK_OFFSET,
				BUF_STORE_CHANNEL_INFO_RAM_OFFSET,
				BUF_STORE_CHANNEL_INFO_RAM_MAX_INDEX,
				BUF_STORE_CHANNEL_INFO_RAM_ENTRY_SIZE,
				0,
				NUM_OF(buf_store_channel_info_ram_tbl_field),
				buf_store_channel_info_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUF_STORE_BUF_PTR,
				INVALID_MASK_OFFSET,
				BUF_STORE_BUF_PTR_OFFSET,
				BUF_STORE_BUF_PTR_MAX_INDEX,
				BUF_STORE_BUF_PTR_ENTRY_SIZE,
				0,
				NUM_OF(buf_store_buf_ptr_tbl_field),
				buf_store_buf_ptr_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				BUFFER_STORE_STALL_THRESHOLD,
				INVALID_MASK_OFFSET,
				BUFFER_STORE_STALL_THRESHOLD_OFFSET,
				BUFFER_STORE_STALL_THRESHOLD_MAX_INDEX,
				BUFFER_STORE_STALL_THRESHOLD_ENTRY_SIZE,
				0,
				NUM_OF(buffer_store_stall_threshold_tbl_field),
				buffer_store_stall_threshold_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CPUMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				CPUMAC_STATS_RAM_OFFSET,
				CPUMAC_STATS_RAM_MAX_INDEX,
				CPUMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(cpumac_stats_ram_tbl_field),
				cpumac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_INT_KEY_RAM,
				INVALID_MASK_OFFSET,
				TCAM_INT_KEY_RAM_OFFSET,
				TCAM_INT_KEY_RAM_MAX_INDEX,
				TCAM_INT_KEY_RAM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_int_key_ram_tbl_field),
				tcam_int_key_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_INT_MASK_RAM,
				INVALID_MASK_OFFSET,
				TCAM_INT_MASK_RAM_OFFSET,
				TCAM_INT_MASK_RAM_MAX_INDEX,
				TCAM_INT_MASK_RAM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_int_mask_ram_tbl_field),
				tcam_int_mask_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_EXT_KEY_RAM,
				INVALID_MASK_OFFSET,
				TCAM_EXT_KEY_RAM_OFFSET,
				TCAM_EXT_KEY_RAM_MAX_INDEX,
				TCAM_EXT_KEY_RAM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ext_key_ram_tbl_field),
				tcam_ext_key_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_EXT_MASK_RAM,
				INVALID_MASK_OFFSET,
				TCAM_EXT_MASK_RAM_OFFSET,
				TCAM_EXT_MASK_RAM_MAX_INDEX,
				TCAM_EXT_MASK_RAM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ext_mask_ram_tbl_field),
				tcam_ext_mask_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				INT_SRAM_RAM,
				INVALID_MASK_OFFSET,
				INT_SRAM_RAM_OFFSET,
				INT_SRAM_RAM_MAX_INDEX,
				INT_SRAM_RAM_ENTRY_SIZE,
				0,
				NUM_OF(int_sram_ram_tbl_field),
				int_sram_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				HASH_TAB98K_RAM,
				INVALID_MASK_OFFSET,
				HASH_TAB98K_RAM_OFFSET,
				HASH_TAB98K_RAM_MAX_INDEX,
				HASH_TAB98K_RAM_ENTRY_SIZE,
				0,
				NUM_OF(hash_tab98k_ram_tbl_field),
				hash_tab98k_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EXT_DDR_RAM,
				INVALID_MASK_OFFSET,
				EXT_DDR_RAM_OFFSET,
				EXT_DDR_RAM_MAX_INDEX,
				EXT_DDR_RAM_ENTRY_SIZE,
				0,
				NUM_OF(ext_ddr_ram_tbl_field),
				ext_ddr_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				HASH_TAB50K_RAM,
				INVALID_MASK_OFFSET,
				HASH_TAB50K_RAM_OFFSET,
				HASH_TAB50K_RAM_MAX_INDEX,
				HASH_TAB50K_RAM_ENTRY_SIZE,
				0,
				NUM_OF(hash_tab50k_ram_tbl_field),
				hash_tab50k_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_EXT_REG_RAM,
				INVALID_MASK_OFFSET,
				TCAM_EXT_REG_RAM_OFFSET,
				TCAM_EXT_REG_RAM_MAX_INDEX,
				TCAM_EXT_REG_RAM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ext_reg_ram_tbl_field),
				tcam_ext_reg_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_CLASSIFICATION_PHB_OFFSET_TABLE,
				INVALID_MASK_OFFSET,
				EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET,
				EPE_CLASSIFICATION_PHB_OFFSET_TABLE_MAX_INDEX,
				EPE_CLASSIFICATION_PHB_OFFSET_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(epe_classification_phb_offset_table_tbl_field),
				epe_classification_phb_offset_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_DEST_PHY_PORT,
				INVALID_MASK_OFFSET,
				DS_DEST_PHY_PORT_OFFSET,
				DS_DEST_PHY_PORT_MAX_INDEX,
				DS_DEST_PHY_PORT_ENTRY_SIZE,
				0,
				NUM_OF(ds_dest_phy_port_tbl_field),
				ds_dest_phy_port_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM,
				INVALID_MASK_OFFSET,
				EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_OFFSET,
				EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_MAX_INDEX,
				EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_ENTRY_SIZE,
				0,
				NUM_OF(epe_hdr_edit_l2_edit_loopback_ram_tbl_field),
				epe_hdr_edit_l2_edit_loopback_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM,
				INVALID_MASK_OFFSET,
				EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_OFFSET,
				EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_MAX_INDEX,
				EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_ENTRY_SIZE,
				0,
				NUM_OF(epe_header_edit_sgmac_priority_map_mem_tbl_field),
				epe_header_edit_sgmac_priority_map_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_HDR_EDIT_DISCARD_TYPE_STATS,
				INVALID_MASK_OFFSET,
				EPE_HDR_EDIT_DISCARD_TYPE_STATS_OFFSET,
				EPE_HDR_EDIT_DISCARD_TYPE_STATS_MAX_INDEX,
				EPE_HDR_EDIT_DISCARD_TYPE_STATS_ENTRY_SIZE,
				0,
				NUM_OF(epe_hdr_edit_discard_type_stats_tbl_field),
				epe_hdr_edit_discard_type_stats_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3_EDIT_TUNNEL_V6_IP,
				INVALID_MASK_OFFSET,
				DS_L3_EDIT_TUNNEL_V6_IP_OFFSET,
				DS_L3_EDIT_TUNNEL_V6_IP_MAX_INDEX,
				DS_L3_EDIT_TUNNEL_V6_IP_ENTRY_SIZE,
				0,
				NUM_OF(ds_l3_edit_tunnel_v6_ip_tbl_field),
				ds_l3_edit_tunnel_v6_ip_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3_EDIT_SEQUENCE_NUM,
				INVALID_MASK_OFFSET,
				DS_L3_EDIT_SEQUENCE_NUM_OFFSET,
				DS_L3_EDIT_SEQUENCE_NUM_MAX_INDEX,
				DS_L3_EDIT_SEQUENCE_NUM_ENTRY_SIZE,
				0,
				NUM_OF(ds_l3_edit_sequence_num_tbl_field),
				ds_l3_edit_sequence_num_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3_EDIT_TUNNEL_V4_IP_SA,
				INVALID_MASK_OFFSET,
				DS_L3_EDIT_TUNNEL_V4_IP_SA_OFFSET,
				DS_L3_EDIT_TUNNEL_V4_IP_SA_MAX_INDEX,
				DS_L3_EDIT_TUNNEL_V4_IP_SA_ENTRY_SIZE,
				0,
				NUM_OF(ds_l3_edit_tunnel_v4_ip_sa_tbl_field),
				ds_l3_edit_tunnel_v4_ip_sa_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_DEST_PORT,
				INVALID_MASK_OFFSET,
				DS_DEST_PORT_OFFSET,
				DS_DEST_PORT_MAX_INDEX,
				DS_DEST_PORT_ENTRY_SIZE,
				0,
				NUM_OF(ds_dest_port_tbl_field),
				ds_dest_port_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_EDIT_PRIORITY_MAP_TABLE,
				INVALID_MASK_OFFSET,
				EPE_EDIT_PRIORITY_MAP_TABLE_OFFSET,
				EPE_EDIT_PRIORITY_MAP_TABLE_MAX_INDEX,
				EPE_EDIT_PRIORITY_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(epe_edit_priority_map_table_tbl_field),
				epe_edit_priority_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_DEST_INTERFACE,
				INVALID_MASK_OFFSET,
				DS_DEST_INTERFACE_OFFSET,
				DS_DEST_INTERFACE_MAX_INDEX,
				DS_DEST_INTERFACE_ENTRY_SIZE,
				0,
				NUM_OF(ds_dest_interface_tbl_field),
				ds_dest_interface_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_VPLS_PORT,
				INVALID_MASK_OFFSET,
				DS_VPLS_PORT_OFFSET,
				DS_VPLS_PORT_MAX_INDEX,
				DS_VPLS_PORT_ENTRY_SIZE,
				0,
				NUM_OF(ds_vpls_port_tbl_field),
				ds_vpls_port_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_NEXT_HOP_INTERNAL4W,
				INVALID_MASK_OFFSET,
				EPE_NEXT_HOP_INTERNAL4W_OFFSET,
				EPE_NEXT_HOP_INTERNAL4W_MAX_INDEX,
				EPE_NEXT_HOP_INTERNAL4W_ENTRY_SIZE,
				0,
				NUM_OF(epe_next_hop_internal4w_tbl_field),
				epe_next_hop_internal4w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_NEXT_HOP_INTERNAL8W,
				INVALID_MASK_OFFSET,
				EPE_NEXT_HOP_INTERNAL8W_OFFSET,
				EPE_NEXT_HOP_INTERNAL8W_MAX_INDEX,
				EPE_NEXT_HOP_INTERNAL8W_ENTRY_SIZE,
				0,
				NUM_OF(epe_next_hop_internal8w_tbl_field),
				epe_next_hop_internal8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_STATSRAMEPEPHBINTF,
				INVALID_MASK_OFFSET,
				EPE_STATSRAMEPEPHBINTF_OFFSET,
				EPE_STATSRAMEPEPHBINTF_MAX_INDEX,
				EPE_STATSRAMEPEPHBINTF_ENTRY_SIZE,
				0,
				NUM_OF(epe_statsramepephbintf_tbl_field),
				epe_statsramepephbintf_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_STATSRAMEPEPORTLOG,
				INVALID_MASK_OFFSET,
				EPE_STATSRAMEPEPORTLOG_OFFSET,
				EPE_STATSRAMEPEPORTLOG_MAX_INDEX,
				EPE_STATSRAMEPEPORTLOG_ENTRY_SIZE,
				0,
				NUM_OF(epe_statsramepeportlog_tbl_field),
				epe_statsramepeportlog_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EPE_STATSRAMEPEOVERALLFWD,
				INVALID_MASK_OFFSET,
				EPE_STATSRAMEPEOVERALLFWD_OFFSET,
				EPE_STATSRAMEPEOVERALLFWD_MAX_INDEX,
				EPE_STATSRAMEPEOVERALLFWD_ENTRY_SIZE,
				0,
				NUM_OF(epe_statsramepeoverallfwd_tbl_field),
				epe_statsramepeoverallfwd_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRIC_CAS_INFO_RAM,
				INVALID_MASK_OFFSET,
				FABRIC_CAS_INFO_RAM_OFFSET,
				FABRIC_CAS_INFO_RAM_MAX_INDEX,
				FABRIC_CAS_INFO_RAM_ENTRY_SIZE,
				0,
				NUM_OF(fabric_cas_info_ram_tbl_field),
				fabric_cas_info_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRIC_CAS_DATA_RAM,
				INVALID_MASK_OFFSET,
				FABRIC_CAS_DATA_RAM_OFFSET,
				FABRIC_CAS_DATA_RAM_MAX_INDEX,
				FABRIC_CAS_DATA_RAM_ENTRY_SIZE,
				0,
				NUM_OF(fabric_cas_data_ram_tbl_field),
				fabric_cas_data_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBCELLBU_F0,
				INVALID_MASK_OFFSET,
				FABRICCRBCELLBU_F0_OFFSET,
				FABRICCRBCELLBU_F0_MAX_INDEX,
				FABRICCRBCELLBU_F0_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbcellbu_f0_tbl_field),
				fabriccrbcellbu_f0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBCELLBU_F1,
				INVALID_MASK_OFFSET,
				FABRICCRBCELLBU_F1_OFFSET,
				FABRICCRBCELLBU_F1_MAX_INDEX,
				FABRICCRBCELLBU_F1_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbcellbu_f1_tbl_field),
				fabriccrbcellbu_f1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBVALIDTABL_E0,
				INVALID_MASK_OFFSET,
				FABRICCRBVALIDTABL_E0_OFFSET,
				FABRICCRBVALIDTABL_E0_MAX_INDEX,
				FABRICCRBVALIDTABL_E0_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbvalidtabl_e0_tbl_field),
				fabriccrbvalidtabl_e0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBVALIDTABL_E1,
				INVALID_MASK_OFFSET,
				FABRICCRBVALIDTABL_E1_OFFSET,
				FABRICCRBVALIDTABL_E1_MAX_INDEX,
				FABRICCRBVALIDTABL_E1_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbvalidtabl_e1_tbl_field),
				fabriccrbvalidtabl_e1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBPTRTABL_E0,
				INVALID_MASK_OFFSET,
				FABRICCRBPTRTABL_E0_OFFSET,
				FABRICCRBPTRTABL_E0_MAX_INDEX,
				FABRICCRBPTRTABL_E0_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbptrtabl_e0_tbl_field),
				fabriccrbptrtabl_e0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBPTRTABL_E1,
				INVALID_MASK_OFFSET,
				FABRICCRBPTRTABL_E1_OFFSET,
				FABRICCRBPTRTABL_E1_MAX_INDEX,
				FABRICCRBPTRTABL_E1_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbptrtabl_e1_tbl_field),
				fabriccrbptrtabl_e1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBCELLINFOBU_F0,
				INVALID_MASK_OFFSET,
				FABRICCRBCELLINFOBU_F0_OFFSET,
				FABRICCRBCELLINFOBU_F0_MAX_INDEX,
				FABRICCRBCELLINFOBU_F0_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbcellinfobu_f0_tbl_field),
				fabriccrbcellinfobu_f0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICCRBCELLINFOBU_F1,
				INVALID_MASK_OFFSET,
				FABRICCRBCELLINFOBU_F1_OFFSET,
				FABRICCRBCELLINFOBU_F1_MAX_INDEX,
				FABRICCRBCELLINFOBU_F1_ENTRY_SIZE,
				0,
				NUM_OF(fabriccrbcellinfobu_f1_tbl_field),
				fabriccrbcellinfobu_f1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRIC_GTS_RTS_TRACK_RAM,
				INVALID_MASK_OFFSET,
				FABRIC_GTS_RTS_TRACK_RAM_OFFSET,
				FABRIC_GTS_RTS_TRACK_RAM_MAX_INDEX,
				FABRIC_GTS_RTS_TRACK_RAM_ENTRY_SIZE,
				0,
				NUM_OF(fabric_gts_rts_track_ram_tbl_field),
				fabric_gts_rts_track_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FABRICRTSCOUNTER,
				INVALID_MASK_OFFSET,
				FABRICRTSCOUNTER_OFFSET,
				FABRICRTSCOUNTER_MAX_INDEX,
				FABRICRTSCOUNTER_ENTRY_SIZE,
				0,
				NUM_OF(fabricrtscounter_tbl_field),
				fabricrtscounter_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CHANINFOTABLE,
				INVALID_MASK_OFFSET,
				CHANINFOTABLE_OFFSET,
				CHANINFOTABLE_MAX_INDEX,
				CHANINFOTABLE_ENTRY_SIZE,
				0,
				NUM_OF(chaninfotable_tbl_field),
				chaninfotable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CELLINFOTABLE,
				INVALID_MASK_OFFSET,
				CELLINFOTABLE_OFFSET,
				CELLINFOTABLE_MAX_INDEX,
				CELLINFOTABLE_ENTRY_SIZE,
				0,
				NUM_OF(cellinfotable_tbl_field),
				cellinfotable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CELLTABLE,
				INVALID_MASK_OFFSET,
				CELLTABLE_OFFSET,
				CELLTABLE_MAX_INDEX,
				CELLTABLE_ENTRY_SIZE,
				0,
				NUM_OF(celltable_tbl_field),
				celltable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				HASH_DS_CTL_HASH_TABLE,
				INVALID_MASK_OFFSET,
				HASH_DS_CTL_HASH_TABLE_OFFSET,
				HASH_DS_CTL_HASH_TABLE_MAX_INDEX,
				HASH_DS_CTL_HASH_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(hash_ds_ctl_hash_table_tbl_field),
				hash_ds_ctl_hash_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_AGING_RAM,
				INVALID_MASK_OFFSET,
				IPE_AGING_RAM_OFFSET,
				IPE_AGING_RAM_MAX_INDEX,
				IPE_AGING_RAM_ENTRY_SIZE,
				0,
				NUM_OF(ipe_aging_ram_tbl_field),
				ipe_aging_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				FWDEXTTABLE,
				INVALID_MASK_OFFSET,
				FWDEXTTABLE_OFFSET,
				FWDEXTTABLE_MAX_INDEX,
				FWDEXTTABLE_ENTRY_SIZE,
				0,
				NUM_OF(fwdexttable_tbl_field),
				fwdexttable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				APSBRIDGETABLE,
				INVALID_MASK_OFFSET,
				APSBRIDGETABLE_OFFSET,
				APSBRIDGETABLE_MAX_INDEX,
				APSBRIDGETABLE_ENTRY_SIZE,
				0,
				NUM_OF(apsbridgetable_tbl_field),
				apsbridgetable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SEQUENCENUMBERTABLE,
				INVALID_MASK_OFFSET,
				SEQUENCENUMBERTABLE_OFFSET,
				SEQUENCENUMBERTABLE_MAX_INDEX,
				SEQUENCENUMBERTABLE_ENTRY_SIZE,
				0,
				NUM_OF(sequencenumbertable_tbl_field),
				sequencenumbertable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				APSSELECTTABLE,
				INVALID_MASK_OFFSET,
				APSSELECTTABLE_OFFSET,
				APSSELECTTABLE_MAX_INDEX,
				APSSELECTTABLE_ENTRY_SIZE,
				0,
				NUM_OF(apsselecttable_tbl_field),
				apsselecttable_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DISCARDCOUNT,
				INVALID_MASK_OFFSET,
				DISCARDCOUNT_OFFSET,
				DISCARDCOUNT_MAX_INDEX,
				DISCARDCOUNT_ENTRY_SIZE,
				0,
				NUM_OF(discardcount_tbl_field),
				discardcount_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				PHY_PORT_MAP_TABLE,
				INVALID_MASK_OFFSET,
				PHY_PORT_MAP_TABLE_OFFSET,
				PHY_PORT_MAP_TABLE_MAX_INDEX,
				PHY_PORT_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(phy_port_map_table_tbl_field),
				phy_port_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SGMAC_TC_MAP_TABLE,
				INVALID_MASK_OFFSET,
				SGMAC_TC_MAP_TABLE_OFFSET,
				SGMAC_TC_MAP_TABLE_MAX_INDEX,
				SGMAC_TC_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(sgmac_tc_map_table_tbl_field),
				sgmac_tc_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_PHY_PORT,
				INVALID_MASK_OFFSET,
				DS_PHY_PORT_OFFSET,
				DS_PHY_PORT_MAX_INDEX,
				DS_PHY_PORT_ENTRY_SIZE,
				0,
				NUM_OF(ds_phy_port_tbl_field),
				ds_phy_port_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_PROTOCOL_VLAN,
				INVALID_MASK_OFFSET,
				DS_PROTOCOL_VLAN_OFFSET,
				DS_PROTOCOL_VLAN_MAX_INDEX,
				DS_PROTOCOL_VLAN_ENTRY_SIZE,
				0,
				NUM_OF(ds_protocol_vlan_tbl_field),
				ds_protocol_vlan_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ROUTER_MAC,
				INVALID_MASK_OFFSET,
				DS_ROUTER_MAC_OFFSET,
				DS_ROUTER_MAC_MAX_INDEX,
				DS_ROUTER_MAC_ENTRY_SIZE,
				0,
				NUM_OF(ds_router_mac_tbl_field),
				ds_router_mac_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_VRF,
				INVALID_MASK_OFFSET,
				DS_VRF_OFFSET,
				DS_VRF_MAX_INDEX,
				DS_VRF_ENTRY_SIZE,
				0,
				NUM_OF(ds_vrf_tbl_field),
				ds_vrf_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_SRC_PORT,
				INVALID_MASK_OFFSET,
				DS_SRC_PORT_OFFSET,
				DS_SRC_PORT_MAX_INDEX,
				DS_SRC_PORT_ENTRY_SIZE,
				0,
				NUM_OF(ds_src_port_tbl_field),
				ds_src_port_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_PHY_PORT_EXT,
				INVALID_MASK_OFFSET,
				DS_PHY_PORT_EXT_OFFSET,
				DS_PHY_PORT_EXT_MAX_INDEX,
				DS_PHY_PORT_EXT_ENTRY_SIZE,
				0,
				NUM_OF(ds_phy_port_ext_tbl_field),
				ds_phy_port_ext_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_SRC_INTERFACE,
				INVALID_MASK_OFFSET,
				DS_SRC_INTERFACE_OFFSET,
				DS_SRC_INTERFACE_MAX_INDEX,
				DS_SRC_INTERFACE_ENTRY_SIZE,
				0,
				NUM_OF(ds_src_interface_tbl_field),
				ds_src_interface_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_CTL,
				INVALID_MASK_OFFSET,
				DS_MPLS_CTL_OFFSET,
				DS_MPLS_CTL_MAX_INDEX,
				DS_MPLS_CTL_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_ctl_tbl_field),
				ds_mpls_ctl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_BIDI_PIM_GROUP_TABLE,
				INVALID_MASK_OFFSET,
				DS_BIDI_PIM_GROUP_TABLE_OFFSET,
				DS_BIDI_PIM_GROUP_TABLE_MAX_INDEX,
				DS_BIDI_PIM_GROUP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ds_bidi_pim_group_table_tbl_field),
				ds_bidi_pim_group_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_STORM_CTL_TABLE,
				INVALID_MASK_OFFSET,
				DS_STORM_CTL_TABLE_OFFSET,
				DS_STORM_CTL_TABLE_MAX_INDEX,
				DS_STORM_CTL_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ds_storm_ctl_table_tbl_field),
				ds_storm_ctl_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_DS_PBB_MAC_TABLE,
				INVALID_MASK_OFFSET,
				IPE_DS_PBB_MAC_TABLE_OFFSET,
				IPE_DS_PBB_MAC_TABLE_MAX_INDEX,
				IPE_DS_PBB_MAC_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ipe_ds_pbb_mac_table_tbl_field),
				ipe_ds_pbb_mac_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_LEARNING_CACHE,
				INVALID_MASK_OFFSET,
				IPE_LEARNING_CACHE_OFFSET,
				IPE_LEARNING_CACHE_MAX_INDEX,
				IPE_LEARNING_CACHE_ENTRY_SIZE,
				0,
				NUM_OF(ipe_learning_cache_tbl_field),
				ipe_learning_cache_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_CLASSIFICATION_DSCP_MAP_TABLE,
				INVALID_MASK_OFFSET,
				IPE_CLASSIFICATION_DSCP_MAP_TABLE_OFFSET,
				IPE_CLASSIFICATION_DSCP_MAP_TABLE_MAX_INDEX,
				IPE_CLASSIFICATION_DSCP_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ipe_classification_dscp_map_table_tbl_field),
				ipe_classification_dscp_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_CLASSIFICATION_COS_MAP_TABLE,
				INVALID_MASK_OFFSET,
				IPE_CLASSIFICATION_COS_MAP_TABLE_OFFSET,
				IPE_CLASSIFICATION_COS_MAP_TABLE_MAX_INDEX,
				IPE_CLASSIFICATION_COS_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ipe_classification_cos_map_table_tbl_field),
				ipe_classification_cos_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE,
				INVALID_MASK_OFFSET,
				IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_OFFSET,
				IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_MAX_INDEX,
				IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ipe_classification_precedence_map_table_tbl_field),
				ipe_classification_precedence_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_MPLS_EXP_MAP_TABLE,
				INVALID_MASK_OFFSET,
				IPE_MPLS_EXP_MAP_TABLE_OFFSET,
				IPE_MPLS_EXP_MAP_TABLE_MAX_INDEX,
				IPE_MPLS_EXP_MAP_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ipe_mpls_exp_map_table_tbl_field),
				ipe_mpls_exp_map_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_STATSRAMIPEPHBINTF,
				INVALID_MASK_OFFSET,
				IPE_STATSRAMIPEPHBINTF_OFFSET,
				IPE_STATSRAMIPEPHBINTF_MAX_INDEX,
				IPE_STATSRAMIPEPHBINTF_ENTRY_SIZE,
				0,
				NUM_OF(ipe_statsramipephbintf_tbl_field),
				ipe_statsramipephbintf_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_STATSRAMIPEPORTLOG,
				INVALID_MASK_OFFSET,
				IPE_STATSRAMIPEPORTLOG_OFFSET,
				IPE_STATSRAMIPEPORTLOG_MAX_INDEX,
				IPE_STATSRAMIPEPORTLOG_ENTRY_SIZE,
				0,
				NUM_OF(ipe_statsramipeportlog_tbl_field),
				ipe_statsramipeportlog_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				IPE_STATSRAMIPEOVERALLFWD,
				INVALID_MASK_OFFSET,
				IPE_STATSRAMIPEOVERALLFWD_OFFSET,
				IPE_STATSRAMIPEOVERALLFWD_MAX_INDEX,
				IPE_STATSRAMIPEOVERALLFWD_ENTRY_SIZE,
				0,
				NUM_OF(ipe_statsramipeoverallfwd_tbl_field),
				ipe_statsramipeoverallfwd_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				MET_FIFO_RCD_RAM,
				INVALID_MASK_OFFSET,
				MET_FIFO_RCD_RAM_OFFSET,
				MET_FIFO_RCD_RAM_MAX_INDEX,
				MET_FIFO_RCD_RAM_ENTRY_SIZE,
				0,
				NUM_OF(met_fifo_rcd_ram_tbl_field),
				met_fifo_rcd_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				MET_FIFO_MSG_RAM,
				INVALID_MASK_OFFSET,
				MET_FIFO_MSG_RAM_OFFSET,
				MET_FIFO_MSG_RAM_MAX_INDEX,
				MET_FIFO_MSG_RAM_ENTRY_SIZE,
				0,
				NUM_OF(met_fifo_msg_ram_tbl_field),
				met_fifo_msg_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MET_FIFO_EXCP,
				INVALID_MASK_OFFSET,
				DS_MET_FIFO_EXCP_OFFSET,
				DS_MET_FIFO_EXCP_MAX_INDEX,
				DS_MET_FIFO_EXCP_ENTRY_SIZE,
				0,
				NUM_OF(ds_met_fifo_excp_tbl_field),
				ds_met_fifo_excp_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_APS_BRIDGE_MCAST,
				INVALID_MASK_OFFSET,
				DS_APS_BRIDGE_MCAST_OFFSET,
				DS_APS_BRIDGE_MCAST_MAX_INDEX,
				DS_APS_BRIDGE_MCAST_ENTRY_SIZE,
				0,
				NUM_OF(ds_aps_bridge_mcast_tbl_field),
				ds_aps_bridge_mcast_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_LINK_AGG_BLOCK_MASK,
				INVALID_MASK_OFFSET,
				DS_LINK_AGG_BLOCK_MASK_OFFSET,
				DS_LINK_AGG_BLOCK_MASK_MAX_INDEX,
				DS_LINK_AGG_BLOCK_MASK_ENTRY_SIZE,
				0,
				NUM_OF(ds_link_agg_block_mask_tbl_field),
				ds_link_agg_block_mask_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_LINK_AGG_BITMAP,
				INVALID_MASK_OFFSET,
				DS_LINK_AGG_BITMAP_OFFSET,
				DS_LINK_AGG_BITMAP_MAX_INDEX,
				DS_LINK_AGG_BITMAP_ENTRY_SIZE,
				0,
				NUM_OF(ds_link_agg_bitmap_tbl_field),
				ds_link_agg_bitmap_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				NET_RX_CHANNEL_INFO_RAM,
				INVALID_MASK_OFFSET,
				NET_RX_CHANNEL_INFO_RAM_OFFSET,
				NET_RX_CHANNEL_INFO_RAM_MAX_INDEX,
				NET_RX_CHANNEL_INFO_RAM_ENTRY_SIZE,
				0,
				NUM_OF(net_rx_channel_info_ram_tbl_field),
				net_rx_channel_info_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				NET_RX_LINK_LIST_TABLE,
				INVALID_MASK_OFFSET,
				NET_RX_LINK_LIST_TABLE_OFFSET,
				NET_RX_LINK_LIST_TABLE_MAX_INDEX,
				NET_RX_LINK_LIST_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(net_rx_link_list_table_tbl_field),
				net_rx_link_list_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				NET_RX_PKT_BUF_RAM,
				INVALID_MASK_OFFSET,
				NET_RX_PKT_BUF_RAM_OFFSET,
				NET_RX_PKT_BUF_RAM_MAX_INDEX,
				NET_RX_PKT_BUF_RAM_ENTRY_SIZE,
				0,
				NUM_OF(net_rx_pkt_buf_ram_tbl_field),
				net_rx_pkt_buf_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				PKT_MEM,
				INVALID_MASK_OFFSET,
				PKT_MEM_OFFSET,
				PKT_MEM_MAX_INDEX,
				PKT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(pkt_mem_tbl_field),
				pkt_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CH_STATIC_INFO_REGS,
				INVALID_MASK_OFFSET,
				CH_STATIC_INFO_REGS_OFFSET,
				CH_STATIC_INFO_REGS_MAX_INDEX,
				CH_STATIC_INFO_REGS_ENTRY_SIZE,
				0,
				NUM_OF(ch_static_info_regs_tbl_field),
				ch_static_info_regs_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CH_DYNAMIC_INFO_REGS,
				INVALID_MASK_OFFSET,
				CH_DYNAMIC_INFO_REGS_OFFSET,
				CH_DYNAMIC_INFO_REGS_MAX_INDEX,
				CH_DYNAMIC_INFO_REGS_ENTRY_SIZE,
				0,
				NUM_OF(ch_dynamic_info_regs_tbl_field),
				ch_dynamic_info_regs_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				CALENDAR_CTL,
				INVALID_MASK_OFFSET,
				CALENDAR_CTL_OFFSET,
				CALENDAR_CTL_MAX_INDEX,
				CALENDAR_CTL_ENTRY_SIZE,
				0,
				NUM_OF(calendar_ctl_tbl_field),
				calendar_ctl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_DS_OAM_EXCP,
				INVALID_MASK_OFFSET,
				OAM_DS_OAM_EXCP_OFFSET,
				OAM_DS_OAM_EXCP_MAX_INDEX,
				OAM_DS_OAM_EXCP_ENTRY_SIZE,
				0,
				NUM_OF(oam_ds_oam_excp_tbl_field),
				oam_ds_oam_excp_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MEP_CHAN_TABLE,
				INVALID_MASK_OFFSET,
				DS_MEP_CHAN_TABLE_OFFSET,
				DS_MEP_CHAN_TABLE_MAX_INDEX,
				DS_MEP_CHAN_TABLE_ENTRY_SIZE,
				0,
				NUM_OF(ds_mep_chan_table_tbl_field),
				ds_mep_chan_table_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_DS_MA,
				INVALID_MASK_OFFSET,
				OAM_DS_MA_OFFSET,
				OAM_DS_MA_MAX_INDEX,
				OAM_DS_MA_ENTRY_SIZE,
				0,
				NUM_OF(oam_ds_ma_tbl_field),
				oam_ds_ma_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_DS_MA_NAME,
				INVALID_MASK_OFFSET,
				OAM_DS_MA_NAME_OFFSET,
				OAM_DS_MA_NAME_MAX_INDEX,
				OAM_DS_MA_NAME_ENTRY_SIZE,
				0,
				NUM_OF(oam_ds_ma_name_tbl_field),
				oam_ds_ma_name_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_DS_ICC,
				INVALID_MASK_OFFSET,
				OAM_DS_ICC_OFFSET,
				OAM_DS_ICC_MAX_INDEX,
				OAM_DS_ICC_ENTRY_SIZE,
				0,
				NUM_OF(oam_ds_icc_tbl_field),
				oam_ds_icc_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_DS_PORT_PROPERTY,
				INVALID_MASK_OFFSET,
				OAM_DS_PORT_PROPERTY_OFFSET,
				OAM_DS_PORT_PROPERTY_MAX_INDEX,
				OAM_DS_PORT_PROPERTY_ENTRY_SIZE,
				0,
				NUM_OF(oam_ds_port_property_tbl_field),
				oam_ds_port_property_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_DS_DEFECT_PRIORITY,
				INVALID_MASK_OFFSET,
				OAM_DS_DEFECT_PRIORITY_OFFSET,
				OAM_DS_DEFECT_PRIORITY_MAX_INDEX,
				OAM_DS_DEFECT_PRIORITY_ENTRY_SIZE,
				0,
				NUM_OF(oam_ds_defect_priority_tbl_field),
				oam_ds_defect_priority_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				OAM_ERR_CACHE,
				INVALID_MASK_OFFSET,
				OAM_ERR_CACHE_OFFSET,
				OAM_ERR_CACHE_MAX_INDEX,
				OAM_ERR_CACHE_ENTRY_SIZE,
				0,
				NUM_OF(oam_err_cache_tbl_field),
				oam_err_cache_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				PKTBUF,
				INVALID_MASK_OFFSET,
				PKTBUF_OFFSET,
				PKTBUF_MAX_INDEX,
				PKTBUF_ENTRY_SIZE,
				0,
				NUM_OF(pktbuf_tbl_field),
				pktbuf_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				INTPROFILERAM,
				INVALID_MASK_OFFSET,
				INTPROFILERAM_OFFSET,
				INTPROFILERAM_MAX_INDEX,
				INTPROFILERAM_ENTRY_SIZE,
				0,
				NUM_OF(intprofileram_tbl_field),
				intprofileram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				EXTPROFILERAM,
				INVALID_MASK_OFFSET,
				EXTPROFILERAM_OFFSET,
				EXTPROFILERAM_MAX_INDEX,
				EXTPROFILERAM_ENTRY_SIZE,
				0,
				NUM_OF(extprofileram_tbl_field),
				extprofileram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				RAM_BIST_QDR,
				INVALID_MASK_OFFSET,
				RAM_BIST_QDR_OFFSET,
				RAM_BIST_QDR_MAX_INDEX,
				RAM_BIST_QDR_ENTRY_SIZE,
				0,
				NUM_OF(ram_bist_qdr_tbl_field),
				ram_bist_qdr_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				RAM_QDR,
				INVALID_MASK_OFFSET,
				RAM_QDR_OFFSET,
				RAM_QDR_MAX_INDEX,
				RAM_QDR_ENTRY_SIZE,
				0,
				NUM_OF(ram_qdr_tbl_field),
				ram_qdr_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_IPG_INDEX,
				INVALID_MASK_OFFSET,
				DS_QUEUE_IPG_INDEX_OFFSET,
				DS_QUEUE_IPG_INDEX_MAX_INDEX,
				DS_QUEUE_IPG_INDEX_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_ipg_index_tbl_field),
				ds_queue_ipg_index_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_DEPTH,
				INVALID_MASK_OFFSET,
				DS_QUEUE_DEPTH_OFFSET,
				DS_QUEUE_DEPTH_MAX_INDEX,
				DS_QUEUE_DEPTH_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_depth_tbl_field),
				ds_queue_depth_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_LINK_AGGREGATION,
				INVALID_MASK_OFFSET,
				DS_LINK_AGGREGATION_OFFSET,
				DS_LINK_AGGREGATION_MAX_INDEX,
				DS_LINK_AGGREGATION_ENTRY_SIZE,
				0,
				NUM_OF(ds_link_aggregation_tbl_field),
				ds_link_aggregation_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_DROP_PROFILE_ID,
				INVALID_MASK_OFFSET,
				DS_QUEUE_DROP_PROFILE_ID_OFFSET,
				DS_QUEUE_DROP_PROFILE_ID_MAX_INDEX,
				DS_QUEUE_DROP_PROFILE_ID_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_drop_profile_id_tbl_field),
				ds_queue_drop_profile_id_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_DROP_PROFILE,
				INVALID_MASK_OFFSET,
				DS_QUEUE_DROP_PROFILE_OFFSET,
				DS_QUEUE_DROP_PROFILE_MAX_INDEX,
				DS_QUEUE_DROP_PROFILE_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_drop_profile_tbl_field),
				ds_queue_drop_profile_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_NUM_GEN_CTL,
				INVALID_MASK_OFFSET,
				DS_QUEUE_NUM_GEN_CTL_OFFSET,
				DS_QUEUE_NUM_GEN_CTL_MAX_INDEX,
				DS_QUEUE_NUM_GEN_CTL_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_num_gen_ctl_tbl_field),
				ds_queue_num_gen_ctl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DSQ_MGR_EGRESS_RESRC_THRESHOLD,
				INVALID_MASK_OFFSET,
				DSQ_MGR_EGRESS_RESRC_THRESHOLD_OFFSET,
				DSQ_MGR_EGRESS_RESRC_THRESHOLD_MAX_INDEX,
				DSQ_MGR_EGRESS_RESRC_THRESHOLD_ENTRY_SIZE,
				0,
				NUM_OF(dsq_mgr_egress_resrc_threshold_tbl_field),
				dsq_mgr_egress_resrc_threshold_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DSQ_MGR_EGRESS_RESRC_COUNT,
				INVALID_MASK_OFFSET,
				DSQ_MGR_EGRESS_RESRC_COUNT_OFFSET,
				DSQ_MGR_EGRESS_RESRC_COUNT_MAX_INDEX,
				DSQ_MGR_EGRESS_RESRC_COUNT_ENTRY_SIZE,
				0,
				NUM_OF(dsq_mgr_egress_resrc_count_tbl_field),
				dsq_mgr_egress_resrc_count_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_LINK_AGG_MEMBER_NUM,
				INVALID_MASK_OFFSET,
				DS_LINK_AGG_MEMBER_NUM_OFFSET,
				DS_LINK_AGG_MEMBER_NUM_MAX_INDEX,
				DS_LINK_AGG_MEMBER_NUM_ENTRY_SIZE,
				0,
				NUM_OF(ds_link_agg_member_num_tbl_field),
				ds_link_agg_member_num_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_SGMAC_MAP,
				INVALID_MASK_OFFSET,
				DS_SGMAC_MAP_OFFSET,
				DS_SGMAC_MAP_MAX_INDEX,
				DS_SGMAC_MAP_ENTRY_SIZE,
				0,
				NUM_OF(ds_sgmac_map_tbl_field),
				ds_sgmac_map_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_HEAD_HASH_MOD,
				INVALID_MASK_OFFSET,
				DS_HEAD_HASH_MOD_OFFSET,
				DS_HEAD_HASH_MOD_MAX_INDEX,
				DS_HEAD_HASH_MOD_ENTRY_SIZE,
				0,
				NUM_OF(ds_head_hash_mod_tbl_field),
				ds_head_hash_mod_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_SERVICE_QUEUE_HASH_KEY,
				INVALID_MASK_OFFSET,
				DS_SERVICE_QUEUE_HASH_KEY_OFFSET,
				DS_SERVICE_QUEUE_HASH_KEY_MAX_INDEX,
				DS_SERVICE_QUEUE_HASH_KEY_ENTRY_SIZE,
				0,
				NUM_OF(ds_service_queue_hash_key_tbl_field),
				ds_service_queue_hash_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_SERVICE_QUEUE,
				INVALID_MASK_OFFSET,
				DS_SERVICE_QUEUE_OFFSET,
				DS_SERVICE_QUEUE_MAX_INDEX,
				DS_SERVICE_QUEUE_ENTRY_SIZE,
				0,
				NUM_OF(ds_service_queue_tbl_field),
				ds_service_queue_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				Q_MGRQ_HASH_CAM_HASH_CTL,
				INVALID_MASK_OFFSET,
				Q_MGRQ_HASH_CAM_HASH_CTL_OFFSET,
				Q_MGRQ_HASH_CAM_HASH_CTL_MAX_INDEX,
				Q_MGRQ_HASH_CAM_HASH_CTL_ENTRY_SIZE,
				0,
				NUM_OF(q_mgrq_hash_cam_hash_ctl_tbl_field),
				q_mgrq_hash_cam_hash_ctl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DSQ_MGRQ_LINK_LIST,
				INVALID_MASK_OFFSET,
				DSQ_MGRQ_LINK_LIST_OFFSET,
				DSQ_MGRQ_LINK_LIST_MAX_INDEX,
				DSQ_MGRQ_LINK_LIST_ENTRY_SIZE,
				0,
				NUM_OF(dsq_mgrq_link_list_tbl_field),
				dsq_mgrq_link_list_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DSQ_MGRQ_LINK_STATE,
				INVALID_MASK_OFFSET,
				DSQ_MGRQ_LINK_STATE_OFFSET,
				DSQ_MGRQ_LINK_STATE_MAX_INDEX,
				DSQ_MGRQ_LINK_STATE_ENTRY_SIZE,
				0,
				NUM_OF(dsq_mgrq_link_state_tbl_field),
				dsq_mgrq_link_state_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_SHAPE,
				INVALID_MASK_OFFSET,
				DS_QUEUE_SHAPE_OFFSET,
				DS_QUEUE_SHAPE_MAX_INDEX,
				DS_QUEUE_SHAPE_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_shape_tbl_field),
				ds_queue_shape_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_DRR_DEFICIT,
				INVALID_MASK_OFFSET,
				DS_QUEUE_DRR_DEFICIT_OFFSET,
				DS_QUEUE_DRR_DEFICIT_MAX_INDEX,
				DS_QUEUE_DRR_DEFICIT_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_drr_deficit_tbl_field),
				ds_queue_drr_deficit_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IN_PROFILE_NEXT_QUEUE_PTR,
				INVALID_MASK_OFFSET,
				DS_IN_PROFILE_NEXT_QUEUE_PTR_OFFSET,
				DS_IN_PROFILE_NEXT_QUEUE_PTR_MAX_INDEX,
				DS_IN_PROFILE_NEXT_QUEUE_PTR_ENTRY_SIZE,
				0,
				NUM_OF(ds_in_profile_next_queue_ptr_tbl_field),
				ds_in_profile_next_queue_ptr_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_OUT_PROFILE_NEXT_QUEUE_PTR,
				INVALID_MASK_OFFSET,
				DS_OUT_PROFILE_NEXT_QUEUE_PTR_OFFSET,
				DS_OUT_PROFILE_NEXT_QUEUE_PTR_MAX_INDEX,
				DS_OUT_PROFILE_NEXT_QUEUE_PTR_ENTRY_SIZE,
				0,
				NUM_OF(ds_out_profile_next_queue_ptr_tbl_field),
				ds_out_profile_next_queue_ptr_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_DRR_WEIGHT,
				INVALID_MASK_OFFSET,
				DS_QUEUE_DRR_WEIGHT_OFFSET,
				DS_QUEUE_DRR_WEIGHT_MAX_INDEX,
				DS_QUEUE_DRR_WEIGHT_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_drr_weight_tbl_field),
				ds_queue_drr_weight_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_MAP,
				INVALID_MASK_OFFSET,
				DS_QUEUE_MAP_OFFSET,
				DS_QUEUE_MAP_MAX_INDEX,
				DS_QUEUE_MAP_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_map_tbl_field),
				ds_queue_map_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_CHANNEL_LINK_STATE,
				INVALID_MASK_OFFSET,
				DS_CHANNEL_LINK_STATE_OFFSET,
				DS_CHANNEL_LINK_STATE_MAX_INDEX,
				DS_CHANNEL_LINK_STATE_ENTRY_SIZE,
				0,
				NUM_OF(ds_channel_link_state_tbl_field),
				ds_channel_link_state_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_STATE,
				INVALID_MASK_OFFSET,
				DS_QUEUE_STATE_OFFSET,
				DS_QUEUE_STATE_MAX_INDEX,
				DS_QUEUE_STATE_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_state_tbl_field),
				ds_queue_state_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_SHAPE_STATE,
				INVALID_MASK_OFFSET,
				DS_QUEUE_SHAPE_STATE_OFFSET,
				DS_QUEUE_SHAPE_STATE_MAX_INDEX,
				DS_QUEUE_SHAPE_STATE_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_shape_state_tbl_field),
				ds_queue_shape_state_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_GROUP_SHAPE_PROFILE_ID,
				INVALID_MASK_OFFSET,
				DS_GROUP_SHAPE_PROFILE_ID_OFFSET,
				DS_GROUP_SHAPE_PROFILE_ID_MAX_INDEX,
				DS_GROUP_SHAPE_PROFILE_ID_ENTRY_SIZE,
				0,
				NUM_OF(ds_group_shape_profile_id_tbl_field),
				ds_group_shape_profile_id_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_GROUP_SHAPE_STATE,
				INVALID_MASK_OFFSET,
				DS_GROUP_SHAPE_STATE_OFFSET,
				DS_GROUP_SHAPE_STATE_MAX_INDEX,
				DS_GROUP_SHAPE_STATE_ENTRY_SIZE,
				0,
				NUM_OF(ds_group_shape_state_tbl_field),
				ds_group_shape_state_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_GROUP_SHAPE_PROFILE,
				INVALID_MASK_OFFSET,
				DS_GROUP_SHAPE_PROFILE_OFFSET,
				DS_GROUP_SHAPE_PROFILE_MAX_INDEX,
				DS_GROUP_SHAPE_PROFILE_ENTRY_SIZE,
				0,
				NUM_OF(ds_group_shape_profile_tbl_field),
				ds_group_shape_profile_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_GROUP_CONTEXT,
				INVALID_MASK_OFFSET,
				DS_GROUP_CONTEXT_OFFSET,
				DS_GROUP_CONTEXT_MAX_INDEX,
				DS_GROUP_CONTEXT_ENTRY_SIZE,
				0,
				NUM_OF(ds_group_context_tbl_field),
				ds_group_context_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_SHAPE_PROFILE_ID,
				INVALID_MASK_OFFSET,
				DS_QUEUE_SHAPE_PROFILE_ID_OFFSET,
				DS_QUEUE_SHAPE_PROFILE_ID_MAX_INDEX,
				DS_QUEUE_SHAPE_PROFILE_ID_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_shape_profile_id_tbl_field),
				ds_queue_shape_profile_id_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_SHAPE_PROFILE,
				INVALID_MASK_OFFSET,
				DS_QUEUE_SHAPE_PROFILE_OFFSET,
				DS_QUEUE_SHAPE_PROFILE_MAX_INDEX,
				DS_QUEUE_SHAPE_PROFILE_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_shape_profile_tbl_field),
				ds_queue_shape_profile_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_GROUP_SHAPE,
				INVALID_MASK_OFFSET,
				DS_GROUP_SHAPE_OFFSET,
				DS_GROUP_SHAPE_MAX_INDEX,
				DS_GROUP_SHAPE_ENTRY_SIZE,
				0,
				NUM_OF(ds_group_shape_tbl_field),
				ds_group_shape_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_GROUP_CACHE,
				INVALID_MASK_OFFSET,
				DS_GROUP_CACHE_OFFSET,
				DS_GROUP_CACHE_MAX_INDEX,
				DS_GROUP_CACHE_ENTRY_SIZE,
				0,
				NUM_OF(ds_group_cache_tbl_field),
				ds_group_cache_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_CHANNEL_CREDIT,
				INVALID_MASK_OFFSET,
				DS_CHANNEL_CREDIT_OFFSET,
				DS_CHANNEL_CREDIT_MAX_INDEX,
				DS_CHANNEL_CREDIT_ENTRY_SIZE,
				0,
				NUM_OF(ds_channel_credit_tbl_field),
				ds_channel_credit_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_CHANNEL_SHAPE_PROFILE,
				INVALID_MASK_OFFSET,
				DS_CHANNEL_SHAPE_PROFILE_OFFSET,
				DS_CHANNEL_SHAPE_PROFILE_MAX_INDEX,
				DS_CHANNEL_SHAPE_PROFILE_ENTRY_SIZE,
				0,
				NUM_OF(ds_channel_shape_profile_tbl_field),
				ds_channel_shape_profile_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_CHANNEL_SHAPE,
				INVALID_MASK_OFFSET,
				DS_CHANNEL_SHAPE_OFFSET,
				DS_CHANNEL_SHAPE_MAX_INDEX,
				DS_CHANNEL_SHAPE_ENTRY_SIZE,
				0,
				NUM_OF(ds_channel_shape_tbl_field),
				ds_channel_shape_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_CH_CREDIT,
				INVALID_MASK_OFFSET,
				DS_CH_CREDIT_OFFSET,
				DS_CH_CREDIT_MAX_INDEX,
				DS_CH_CREDIT_ENTRY_SIZE,
				0,
				NUM_OF(ds_ch_credit_tbl_field),
				ds_ch_credit_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_FABRIC_WRR_WEIGHT_CFG,
				INVALID_MASK_OFFSET,
				DS_FABRIC_WRR_WEIGHT_CFG_OFFSET,
				DS_FABRIC_WRR_WEIGHT_CFG_MAX_INDEX,
				DS_FABRIC_WRR_WEIGHT_CFG_ENTRY_SIZE,
				0,
				NUM_OF(ds_fabric_wrr_weight_cfg_tbl_field),
				ds_fabric_wrr_weight_cfg_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_FABRIC_WRR_WEIGHT,
				INVALID_MASK_OFFSET,
				DS_FABRIC_WRR_WEIGHT_OFFSET,
				DS_FABRIC_WRR_WEIGHT_MAX_INDEX,
				DS_FABRIC_WRR_WEIGHT_ENTRY_SIZE,
				0,
				NUM_OF(ds_fabric_wrr_weight_tbl_field),
				ds_fabric_wrr_weight_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_NETWORK_WRR_WEIGHT_CFG,
				INVALID_MASK_OFFSET,
				DS_NETWORK_WRR_WEIGHT_CFG_OFFSET,
				DS_NETWORK_WRR_WEIGHT_CFG_MAX_INDEX,
				DS_NETWORK_WRR_WEIGHT_CFG_ENTRY_SIZE,
				0,
				NUM_OF(ds_network_wrr_weight_cfg_tbl_field),
				ds_network_wrr_weight_cfg_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG,
				INVALID_MASK_OFFSET,
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				0,
				NUM_OF(q_mgr_network_out_profile_wrr_weight_cfg_tbl_field),
				q_mgr_network_out_profile_wrr_weight_cfg_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT,
				INVALID_MASK_OFFSET,
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_OFFSET,
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_MAX_INDEX,
				Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_ENTRY_SIZE,
				0,
				NUM_OF(q_mgr_network_out_profile_wrr_weight_tbl_field),
				q_mgr_network_out_profile_wrr_weight_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG,
				INVALID_MASK_OFFSET,
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET,
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX,
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE,
				0,
				NUM_OF(q_mgr_fabric_out_profile_wrr_weight_cfg_tbl_field),
				q_mgr_fabric_out_profile_wrr_weight_cfg_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT,
				INVALID_MASK_OFFSET,
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_OFFSET,
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_MAX_INDEX,
				Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_ENTRY_SIZE,
				0,
				NUM_OF(q_mgr_fabric_out_profile_wrr_weight_tbl_field),
				q_mgr_fabric_out_profile_wrr_weight_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_NETWORK_WRR_WEIGHT,
				INVALID_MASK_OFFSET,
				DS_NETWORK_WRR_WEIGHT_OFFSET,
				DS_NETWORK_WRR_WEIGHT_MAX_INDEX,
				DS_NETWORK_WRR_WEIGHT_ENTRY_SIZE,
				0,
				NUM_OF(ds_network_wrr_weight_tbl_field),
				ds_network_wrr_weight_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QUEUE_ENTRY,
				INVALID_MASK_OFFSET,
				DS_QUEUE_ENTRY_OFFSET,
				DS_QUEUE_ENTRY_MAX_INDEX,
				DS_QUEUE_ENTRY_ENTRY_SIZE,
				0,
				NUM_OF(ds_queue_entry_tbl_field),
				ds_queue_entry_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP0_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP0_STATS_RAM_OFFSET,
				QUADMACAPP0_STATS_RAM_MAX_INDEX,
				QUADMACAPP0_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp0_stats_ram_tbl_field),
				quadmacapp0_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP10_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP10_STATS_RAM_OFFSET,
				QUADMACAPP10_STATS_RAM_MAX_INDEX,
				QUADMACAPP10_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp10_stats_ram_tbl_field),
				quadmacapp10_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP11_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP11_STATS_RAM_OFFSET,
				QUADMACAPP11_STATS_RAM_MAX_INDEX,
				QUADMACAPP11_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp11_stats_ram_tbl_field),
				quadmacapp11_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP1_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP1_STATS_RAM_OFFSET,
				QUADMACAPP1_STATS_RAM_MAX_INDEX,
				QUADMACAPP1_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp1_stats_ram_tbl_field),
				quadmacapp1_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP2_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP2_STATS_RAM_OFFSET,
				QUADMACAPP2_STATS_RAM_MAX_INDEX,
				QUADMACAPP2_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp2_stats_ram_tbl_field),
				quadmacapp2_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP3_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP3_STATS_RAM_OFFSET,
				QUADMACAPP3_STATS_RAM_MAX_INDEX,
				QUADMACAPP3_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp3_stats_ram_tbl_field),
				quadmacapp3_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP4_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP4_STATS_RAM_OFFSET,
				QUADMACAPP4_STATS_RAM_MAX_INDEX,
				QUADMACAPP4_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp4_stats_ram_tbl_field),
				quadmacapp4_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP5_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP5_STATS_RAM_OFFSET,
				QUADMACAPP5_STATS_RAM_MAX_INDEX,
				QUADMACAPP5_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp5_stats_ram_tbl_field),
				quadmacapp5_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP6_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP6_STATS_RAM_OFFSET,
				QUADMACAPP6_STATS_RAM_MAX_INDEX,
				QUADMACAPP6_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp6_stats_ram_tbl_field),
				quadmacapp6_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP7_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP7_STATS_RAM_OFFSET,
				QUADMACAPP7_STATS_RAM_MAX_INDEX,
				QUADMACAPP7_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp7_stats_ram_tbl_field),
				quadmacapp7_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP8_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP8_STATS_RAM_OFFSET,
				QUADMACAPP8_STATS_RAM_MAX_INDEX,
				QUADMACAPP8_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp8_stats_ram_tbl_field),
				quadmacapp8_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				QUADMACAPP9_STATS_RAM,
				INVALID_MASK_OFFSET,
				QUADMACAPP9_STATS_RAM_OFFSET,
				QUADMACAPP9_STATS_RAM_MAX_INDEX,
				QUADMACAPP9_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(quadmacapp9_stats_ram_tbl_field),
				quadmacapp9_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SGMAC0_SGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				SGMAC0_SGMAC_STATS_RAM_OFFSET,
				SGMAC0_SGMAC_STATS_RAM_MAX_INDEX,
				SGMAC0_SGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(sgmac0_sgmac_stats_ram_tbl_field),
				sgmac0_sgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SGMAC1_SGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				SGMAC1_SGMAC_STATS_RAM_OFFSET,
				SGMAC1_SGMAC_STATS_RAM_MAX_INDEX,
				SGMAC1_SGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(sgmac1_sgmac_stats_ram_tbl_field),
				sgmac1_sgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SGMAC2_SGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				SGMAC2_SGMAC_STATS_RAM_OFFSET,
				SGMAC2_SGMAC_STATS_RAM_MAX_INDEX,
				SGMAC2_SGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(sgmac2_sgmac_stats_ram_tbl_field),
				sgmac2_sgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SGMAC3_SGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				SGMAC3_SGMAC_STATS_RAM_OFFSET,
				SGMAC3_SGMAC_STATS_RAM_MAX_INDEX,
				SGMAC3_SGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(sgmac3_sgmac_stats_ram_tbl_field),
				sgmac3_sgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				SHARED_DS_VLAN_MEM,
				INVALID_MASK_OFFSET,
				SHARED_DS_VLAN_MEM_OFFSET,
				SHARED_DS_VLAN_MEM_MAX_INDEX,
				SHARED_DS_VLAN_MEM_ENTRY_SIZE,
				0,
				NUM_OF(shared_ds_vlan_mem_tbl_field),
				shared_ds_vlan_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_LINK_AGGREAGATION_GROUP,
				INVALID_MASK_OFFSET,
				DS_LINK_AGGREAGATION_GROUP_OFFSET,
				DS_LINK_AGGREAGATION_GROUP_MAX_INDEX,
				DS_LINK_AGGREAGATION_GROUP_ENTRY_SIZE,
				0,
				NUM_OF(ds_link_aggreagation_group_tbl_field),
				ds_link_aggreagation_group_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				STP_STATE_RAM,
				INVALID_MASK_OFFSET,
				STP_STATE_RAM_OFFSET,
				STP_STATE_RAM_MAX_INDEX,
				STP_STATE_RAM_ENTRY_SIZE,
				0,
				NUM_OF(stp_state_ram_tbl_field),
				stp_state_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TB_INFO_INT_MEM,
				INVALID_MASK_OFFSET,
				TB_INFO_INT_MEM_OFFSET,
				TB_INFO_INT_MEM_MAX_INDEX,
				TB_INFO_INT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tb_info_int_mem_tbl_field),
				tb_info_int_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TB_INFO_HASH_MEM,
				INVALID_MASK_OFFSET,
				TB_INFO_HASH_MEM_OFFSET,
				TB_INFO_HASH_MEM_MAX_INDEX,
				TB_INFO_HASH_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tb_info_hash_mem_tbl_field),
				tb_info_hash_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TB_INFO_EXT_MEM,
				INVALID_MASK_OFFSET,
				TB_INFO_EXT_MEM_OFFSET,
				TB_INFO_EXT_MEM_MAX_INDEX,
				TB_INFO_EXT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tb_info_ext_mem_tbl_field),
				tb_info_ext_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				RAM_BIST_TB_INFO_EXT_DDR,
				INVALID_MASK_OFFSET,
				RAM_BIST_TB_INFO_EXT_DDR_OFFSET,
				RAM_BIST_TB_INFO_EXT_DDR_MAX_INDEX,
				RAM_BIST_TB_INFO_EXT_DDR_ENTRY_SIZE,
				0,
				NUM_OF(ram_bist_tb_info_ext_ddr_tbl_field),
				ram_bist_tb_info_ext_ddr_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_CTL_EXT_BIST_REQUEST_MEM,
				INVALID_MASK_OFFSET,
				TCAM_CTL_EXT_BIST_REQUEST_MEM_OFFSET,
				TCAM_CTL_EXT_BIST_REQUEST_MEM_MAX_INDEX,
				TCAM_CTL_EXT_BIST_REQUEST_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ctl_ext_bist_request_mem_tbl_field),
				tcam_ctl_ext_bist_request_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_CTL_EXT_BIST_RESULT_MEM,
				INVALID_MASK_OFFSET,
				TCAM_CTL_EXT_BIST_RESULT_MEM_OFFSET,
				TCAM_CTL_EXT_BIST_RESULT_MEM_MAX_INDEX,
				TCAM_CTL_EXT_BIST_RESULT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ctl_ext_bist_result_mem_tbl_field),
				tcam_ctl_ext_bist_result_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_CTL_INT_CPU_REQUEST_MEM,
				INVALID_MASK_OFFSET,
				TCAM_CTL_INT_CPU_REQUEST_MEM_OFFSET,
				TCAM_CTL_INT_CPU_REQUEST_MEM_MAX_INDEX,
				TCAM_CTL_INT_CPU_REQUEST_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ctl_int_cpu_request_mem_tbl_field),
				tcam_ctl_int_cpu_request_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				TCAM_CTL_INT_CPU_RESULT_MEM,
				INVALID_MASK_OFFSET,
				TCAM_CTL_INT_CPU_RESULT_MEM_OFFSET,
				TCAM_CTL_INT_CPU_RESULT_MEM_MAX_INDEX,
				TCAM_CTL_INT_CPU_RESULT_MEM_ENTRY_SIZE,
				0,
				NUM_OF(tcam_ctl_int_cpu_result_mem_tbl_field),
				tcam_ctl_int_cpu_result_mem_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				XGMAC0_XGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				XGMAC0_XGMAC_STATS_RAM_OFFSET,
				XGMAC0_XGMAC_STATS_RAM_MAX_INDEX,
				XGMAC0_XGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(xgmac0_xgmac_stats_ram_tbl_field),
				xgmac0_xgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				XGMAC1_XGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				XGMAC1_XGMAC_STATS_RAM_OFFSET,
				XGMAC1_XGMAC_STATS_RAM_MAX_INDEX,
				XGMAC1_XGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(xgmac1_xgmac_stats_ram_tbl_field),
				xgmac1_xgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				XGMAC2_XGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				XGMAC2_XGMAC_STATS_RAM_OFFSET,
				XGMAC2_XGMAC_STATS_RAM_MAX_INDEX,
				XGMAC2_XGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(xgmac2_xgmac_stats_ram_tbl_field),
				xgmac2_xgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				XGMAC3_XGMAC_STATS_RAM,
				INVALID_MASK_OFFSET,
				XGMAC3_XGMAC_STATS_RAM_OFFSET,
				XGMAC3_XGMAC_STATS_RAM_MAX_INDEX,
				XGMAC3_XGMAC_STATS_RAM_ENTRY_SIZE,
				0,
				NUM_OF(xgmac3_xgmac_stats_ram_tbl_field),
				xgmac3_xgmac_stats_ram_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MAC_ACL,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mac_acl_tbl_field),
				ds_mac_acl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_ACL,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_acl_tbl_field),
				ds_ipv4_acl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_ACL,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mpls_acl_tbl_field),
				ds_mpls_acl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_ACL,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_acl_tbl_field),
				ds_ipv6_acl_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MAC_QOS,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mac_qos_tbl_field),
				ds_mac_qos_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_QOS,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_qos_tbl_field),
				ds_ipv4_qos_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_QOS,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mpls_qos_tbl_field),
				ds_mpls_qos_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_QOS,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_qos_tbl_field),
				ds_ipv6_qos_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_UCAST_DA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_ucast_da_tbl_field),
				ds_ipv4_ucast_da_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_MCAST_DA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_mcast_da_tbl_field),
				ds_ipv4_mcast_da_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_UCAST_DA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_ucast_da_tbl_field),
				ds_ipv6_ucast_da_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_MCAST_DA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_mcast_da_tbl_field),
				ds_ipv6_mcast_da_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_UCAST_PBR_DUAL_DA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_ucast_pbr_dual_da_tbl_field),
				ds_ipv4_ucast_pbr_dual_da_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_UCAST_PBR_DUAL_DA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_ucast_pbr_dual_da_tbl_field),
				ds_ipv6_ucast_pbr_dual_da_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_UCAST_SA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_ucast_sa_tbl_field),
				ds_ipv4_ucast_sa_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_UCAST_SA,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_ucast_sa_tbl_field),
				ds_ipv6_ucast_sa_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_MCAST_RPF,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_mcast_rpf_tbl_field),
				ds_ipv4_mcast_rpf_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_MCAST_RPF,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_mcast_rpf_tbl_field),
				ds_ipv6_mcast_rpf_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_SA_NAT,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_sa_nat_tbl_field),
				ds_ipv4_sa_nat_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_SA_NAT,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv6_sa_nat_tbl_field),
				ds_ipv6_sa_nat_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_VLAN,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_user_id_vlan_tbl_field),
				ds_user_id_vlan_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_MAC,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_user_id_mac_tbl_field),
				ds_user_id_mac_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_IPV4,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_user_id_ipv4_tbl_field),
				ds_user_id_ipv4_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_IPV6,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_user_id_ipv6_tbl_field),
				ds_user_id_ipv6_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_ETH4W,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l2_edit_eth4w_tbl_field),
				ds_l2_edit_eth4w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_ETH8W,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l2_edit_eth8w_tbl_field),
				ds_l2_edit_eth8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_FLEX4W,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l2_edit_flex4w_tbl_field),
				ds_l2_edit_flex4w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_FLEX8W,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l2_edit_flex8w_tbl_field),
				ds_l2_edit_flex8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_LOOPBACK,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l2_edit_loopback_tbl_field),
				ds_l2_edit_loopback_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_PBB8W,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l2_edit_pbb8w_tbl_field),
				ds_l2_edit_pbb8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L2_EDIT_PBB4W,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l2_edit_pbb4w_tbl_field),
				ds_l2_edit_pbb4w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_MPLS4W,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l3edit_mpls4w_tbl_field),
				ds_l3edit_mpls4w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_MPLS8W,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l3edit_mpls8w_tbl_field),
				ds_l3edit_mpls8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_NAT4W,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l3edit_nat4w_tbl_field),
				ds_l3edit_nat4w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_NAT8W,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l3edit_nat8w_tbl_field),
				ds_l3edit_nat8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_TUNNEL_V4,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l3edit_tunnel_v4_tbl_field),
				ds_l3edit_tunnel_v4_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_TUNNEL_V6,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l3edit_tunnel_v6_tbl_field),
				ds_l3edit_tunnel_v6_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_FLEX,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_l3edit_flex_tbl_field),
				ds_l3edit_flex_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_L3EDIT_LOOP_BACK,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_l3edit_loop_back_tbl_field),
				ds_l3edit_loop_back_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MET_ENTRY,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_met_entry_tbl_field),
				ds_met_entry_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mpls_tbl_field),
				ds_mpls_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_NEXTHOP,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_nexthop_tbl_field),
				ds_nexthop_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_NEXTHOP8W,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_nexthop8w_tbl_field),
				ds_nexthop8w_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_POLICER,
				INVALID_MASK_OFFSET,
				0,
				4096,
				16,
				0,
				NUM_OF(ds_policer_tbl_field),
				ds_policer_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_FORWARDING_STATS,
				INVALID_MASK_OFFSET,
				0,
				4096,
				16,
				0,
				NUM_OF(ds_forwarding_stats_tbl_field),
				ds_forwarding_stats_tbl_field));

 DRV_IF_ERROR_RETURN(drv_tbl_register(
                     DS_VLAN,
                     INVALID_MASK_OFFSET,
                     0x0c480000,
                     (4096 + 768),
                     16,
                     0,
                     NUM_OF(ds_vlan_tbl_field),
                     ds_vlan_tbl_field));

 DRV_IF_ERROR_RETURN(drv_tbl_register(
                     DS_VLAN_STATUS,
                     INVALID_MASK_OFFSET,
                     0x0c493000,
                     (4096 - 768),
                     16,
                     0,
                     NUM_OF(ds_vlan_status_tbl_field),
                     ds_vlan_status_tbl_field));


	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MAC,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mac_tbl_field),
				ds_mac_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_FWD,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_fwd_tbl_field),
				ds_fwd_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_CHAN,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_CHAN_OFFSET,
				DS_OAM_HASH_CHAN_MAX_INDEX,
				DS_OAM_HASH_CHAN_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_oam_chan_tbl_field),
				ds_eth_oam_chan_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_PBT_OAM_CHAN,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_CHAN_OFFSET,
				DS_OAM_HASH_CHAN_MAX_INDEX,
				DS_OAM_HASH_CHAN_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_pbt_oam_chan_tbl_field),
				ds_mpls_pbt_oam_chan_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_RMEP_CHAN,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_CHAN_OFFSET,
				DS_OAM_HASH_CHAN_MAX_INDEX,
				DS_OAM_HASH_CHAN_ENTRY_SIZE,
				0,
				NUM_OF(ds_rmep_chan_tbl_field),
				ds_rmep_chan_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_MEP,
				INVALID_MASK_OFFSET,
				DS_ETH_MEP_OFFSET,
				DS_ETH_MEP_MAX_INDEX,
				DS_ETH_MEP_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_mep_tbl_field),
				ds_eth_mep_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_RMEP,
				INVALID_MASK_OFFSET,
				DS_ETH_RMEP_OFFSET,
				DS_ETH_RMEP_MAX_INDEX,
				DS_ETH_RMEP_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_rmep_tbl_field),
				ds_eth_rmep_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_MEP,
				INVALID_MASK_OFFSET,
				DS_MPLS_MEP_OFFSET,
				DS_MPLS_MEP_MAX_INDEX,
				DS_MPLS_MEP_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_mep_tbl_field),
				ds_mpls_mep_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_RMEP,
				INVALID_MASK_OFFSET,
				DS_MPLS_RMEP_OFFSET,
				DS_MPLS_RMEP_MAX_INDEX,
				DS_MPLS_RMEP_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_rmep_tbl_field),
				ds_mpls_rmep_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MAC_KEY,
				0,
				0,
				0,
				32,
				0,
				NUM_OF(ds_mac_key_tbl_field),
				ds_mac_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MAC_HASH_KEY0,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mac_hash_key0_tbl_field),
				ds_mac_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MAC_HASH_KEY1,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mac_hash_key1_tbl_field),
				ds_mac_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ACL_MAC_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_acl_mac_key_tbl_field),
				ds_acl_mac_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QOS_MAC_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_qos_mac_key_tbl_field),
				ds_qos_mac_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ACL_IPV4_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_acl_ipv4_key_tbl_field),
				ds_acl_ipv4_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QOS_IPV4_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_qos_ipv4_key_tbl_field),
				ds_qos_ipv4_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ACL_MPLS_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_acl_mpls_key_tbl_field),
				ds_acl_mpls_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QOS_MPLS_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_qos_mpls_key_tbl_field),
				ds_qos_mpls_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ACL_IPV6_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_acl_ipv6_key_tbl_field),
				ds_acl_ipv6_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_QOS_IPV6_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_qos_ipv6_key_tbl_field),
				ds_qos_ipv6_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_UCAST_ROUTE_KEY,
				0,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv4_ucast_route_key_tbl_field),
				ds_ipv4_ucast_route_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_MCAST_ROUTE_KEY,
				0,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv4_mcast_route_key_tbl_field),
				ds_ipv4_mcast_route_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_NAT_KEY,
				0,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv4_nat_key_tbl_field),
				ds_ipv4_nat_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_PBR_DUALDA_KEY,
				0,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv4_pbr_dualda_key_tbl_field),
				ds_ipv4_pbr_dualda_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_UCAST_HASH_KEY0,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_ucast_hash_key0_tbl_field),
				ds_ipv4_ucast_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_UCAST_HASH_KEY1,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_ucast_hash_key1_tbl_field),
				ds_ipv4_ucast_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_MCAST_HASH_KEY0,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_mcast_hash_key0_tbl_field),
				ds_ipv4_mcast_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV4_MCAST_HASH_KEY1,
				INVALID_MASK_OFFSET,
				0,
				0,
				16,
				0,
				NUM_OF(ds_ipv4_mcast_hash_key1_tbl_field),
				ds_ipv4_mcast_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_UCAST_ROUTE_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_ipv6_ucast_route_key_tbl_field),
				ds_ipv6_ucast_route_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_NAT_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_ipv6_nat_key_tbl_field),
				ds_ipv6_nat_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_PBR_DUALDA_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_ipv6_pbr_dualda_key_tbl_field),
				ds_ipv6_pbr_dualda_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_MCAST_ROUTE_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_ipv6_mcast_route_key_tbl_field),
				ds_ipv6_mcast_route_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_UCAST_HASH_KEY0,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv6_ucast_hash_key0_tbl_field),
				ds_ipv6_ucast_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_MCAST_HASH_KEY0,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv6_mcast_hash_key0_tbl_field),
				ds_ipv6_mcast_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_UCAST_HASH_KEY1,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv6_ucast_hash_key1_tbl_field),
				ds_ipv6_ucast_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_IPV6_MCAST_HASH_KEY1,
				INVALID_MASK_OFFSET,
				0,
				0,
				32,
				0,
				NUM_OF(ds_ipv6_mcast_hash_key1_tbl_field),
				ds_ipv6_mcast_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_VLAN_KEY,
				0,
				0,
				0,
				16,
				0,
				NUM_OF(ds_user_id_vlan_key_tbl_field),
				ds_user_id_vlan_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_MAC_KEY,
				0,
				0,
				0,
				32,
				0,
				NUM_OF(ds_user_id_mac_key_tbl_field),
				ds_user_id_mac_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_IPV4_KEY,
				0,
				0,
				0,
				64,
				0,
				NUM_OF(ds_user_id_ipv4_key_tbl_field),
				ds_user_id_ipv4_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_USER_ID_IPV6_KEY,
				0,
				0,
				0,
				128,
				0,
				NUM_OF(ds_user_id_ipv6_key_tbl_field),
				ds_user_id_ipv6_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_KEY,
				0,
				0,
				0,
				16,
				0,
				NUM_OF(ds_eth_oam_key_tbl_field),
				ds_eth_oam_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_HASH_KEY0,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY0_OFFSET,
				DS_OAM_HASH_KEY0_MAX_INDEX,
				DS_OAM_HASH_KEY0_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_oam_hash_key0_tbl_field),
				ds_eth_oam_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_HASH_KEY1,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY1_OFFSET,
				DS_OAM_HASH_KEY1_MAX_INDEX,
				DS_OAM_HASH_KEY1_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_oam_hash_key1_tbl_field),
				ds_eth_oam_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_PBT_OAM_KEY,
				0,
				0,
				0,
				16,
				0,
				NUM_OF(ds_pbt_oam_key_tbl_field),
				ds_pbt_oam_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_PBT_OAM_HASH_KEY0,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY0_OFFSET,
				DS_OAM_HASH_KEY0_MAX_INDEX,
				DS_OAM_HASH_KEY0_ENTRY_SIZE,
				0,
				NUM_OF(ds_pbt_oam_hash_key0_tbl_field),
				ds_pbt_oam_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_PBT_OAM_HASH_KEY1,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY1_OFFSET,
				DS_OAM_HASH_KEY1_MAX_INDEX,
				DS_OAM_HASH_KEY1_ENTRY_SIZE,
				0,
				NUM_OF(ds_pbt_oam_hash_key1_tbl_field),
				ds_pbt_oam_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_OAM_LABEL_KEY,
				0,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mpls_oam_label_key_tbl_field),
				ds_mpls_oam_label_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_OAM_LABEL_HASH_KEY0,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY0_OFFSET,
				DS_OAM_HASH_KEY0_MAX_INDEX,
				DS_OAM_HASH_KEY0_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_oam_label_hash_key0_tbl_field),
				ds_mpls_oam_label_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_OAM_LABEL_HASH_KEY1,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY1_OFFSET,
				DS_OAM_HASH_KEY1_MAX_INDEX,
				DS_OAM_HASH_KEY1_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_oam_label_hash_key1_tbl_field),
				ds_mpls_oam_label_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_OAM_IPV4_TTSI_KEY,
				0,
				0,
				0,
				16,
				0,
				NUM_OF(ds_mpls_oam_ipv4_ttsi_key_tbl_field),
				ds_mpls_oam_ipv4_ttsi_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY0_OFFSET,
				DS_OAM_HASH_KEY0_MAX_INDEX,
				DS_OAM_HASH_KEY0_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_oam_ipv4_ttsi_hash_key0_tbl_field),
				ds_mpls_oam_ipv4_ttsi_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY1_OFFSET,
				DS_OAM_HASH_KEY1_MAX_INDEX,
				DS_OAM_HASH_KEY1_ENTRY_SIZE,
				0,
				NUM_OF(ds_mpls_oam_ipv4_ttsi_hash_key1_tbl_field),
				ds_mpls_oam_ipv4_ttsi_hash_key1_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_RMEP_KEY,
				0,
				0,
				0,
				16,
				0,
				NUM_OF(ds_eth_oam_rmep_key_tbl_field),
				ds_eth_oam_rmep_key_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_RMEP_HASH_KEY0,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY0_OFFSET,
				DS_OAM_HASH_KEY0_MAX_INDEX,
				DS_OAM_HASH_KEY0_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_oam_rmep_hash_key0_tbl_field),
				ds_eth_oam_rmep_hash_key0_tbl_field));

	DRV_IF_ERROR_RETURN(drv_tbl_register(
				DS_ETH_OAM_RMEP_HASH_KEY1,
				INVALID_MASK_OFFSET,
				DS_OAM_HASH_KEY1_OFFSET,
				DS_OAM_HASH_KEY1_MAX_INDEX,
				DS_OAM_HASH_KEY1_ENTRY_SIZE,
				0,
				NUM_OF(ds_eth_oam_rmep_hash_key1_tbl_field),
				ds_eth_oam_rmep_hash_key1_tbl_field));

	return DRV_E_NONE;
}

