<!doctype html>
<html>
<head>
<title>PL_Interface_Downsizer_Config (PL_MODULE) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Versal Adaptive SoC AI Engine-ML v2 Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pl_module.html")>PL_MODULE Module</a> &gt; PL_Interface_Downsizer_Config (PL_MODULE) Register</p><h1>PL_Interface_Downsizer_Config (PL_MODULE) Register</h1>
<h2>PL_Interface_Downsizer_Config (PL_MODULE) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PL_Interface_Downsizer_Config</td></tr>
<tr valign=top><th class=sumparam>Offset Address</th><td class="hex noborder" id="registerOffset">0x0000030004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<p>The base address for this register can be found by using the following formula:</p>
<p>&nbsp;&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32 + &lt;rownum>) * 0x10_0000</p>
<p><b>Note</b>: &lt;colnum> and &lt;rownum> are the column and row indices of the module in the matrix of AI Engine tiles.</p>
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="hex noborder">0x000006DB</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PL to AIE Interface Configuration (downsizing and/or upsizing)</td></tr>
</table>
<p></p>
<h2>PL_Interface_Downsizer_Config (PL_MODULE) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>South6_South7_128_combine</td><td class="center">11</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Select converting from PL 128-bit input stream to 64-bit South6. Makes South7 unavailable. Overrides bits 9 and 10</td></tr>
<tr valign=top><td>South7</td><td class="center">10</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South7</td></tr>
<tr valign=top><td>South6</td><td class="center"> 9</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South6</td></tr>
<tr valign=top><td>South4_South5_128_combine</td><td class="center"> 8</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Select converting from PL 128-bit input stream to 64-bit South4. Makes South5 unavailable. Overrides bits 6 and 7</td></tr>
<tr valign=top><td>South5</td><td class="center"> 7</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South5</td></tr>
<tr valign=top><td>South4</td><td class="center"> 6</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South4</td></tr>
<tr valign=top><td>South2_South3_128_combine</td><td class="center"> 5</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Select converting from PL 128-bit input stream to 64-bit South2. Makes South3 unavailable. Overrides bits 3 and 4</td></tr>
<tr valign=top><td>South3</td><td class="center"> 4</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South3</td></tr>
<tr valign=top><td>South2</td><td class="center"> 3</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South2</td></tr>
<tr valign=top><td>South0_South1_128_combine</td><td class="center"> 2</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Select converting from PL 128-bit input stream to 64-bit South0. Makes South1 unavailable. Overrides bits 0 and 1</td></tr>
<tr valign=top><td>South1</td><td class="center"> 1</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South1</td></tr>
<tr valign=top><td>South0</td><td class="center"> 0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Select converting from PL 32 (0) or 64 (1) bits to 64 bits for South0</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>