INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/FinalProject/Dig2_FinalProject/FinalProject.srcs/sources_1/new/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/FinalProject/Dig2_FinalProject/FinalProject.srcs/sim_1/new/ControlFSM_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/FinalProject/Dig2_FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
