INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chapi/.Xilinx/AluWithClockGatingSystem/AluWithClockGatingSystem.srcs/sources_1/new/ALU_System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_System_4bit_Gated
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chapi/.Xilinx/AluWithClockGatingSystem/AluWithClockGatingSystem.srcs/sim_1/new/tb_ALU_System_4bit_Gated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_System_4bit_Gated_tb
