#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 31 20:31:29 2024
# Process ID: 27472
# Current directory: F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1
# Command line: vivado.exe -log top_fir_compiler_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_fir_compiler_0_2.tcl
# Log file: F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1/top_fir_compiler_0_2.vds
# Journal file: F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
source top_fir_compiler_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.430 ; gain = 177.805
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_fir_compiler_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9eaf29065f4ea8df to dir: F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/e/9eaf29065f4ea8df/top_fir_compiler_0_0.dcp to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1/top_fir_compiler_0_2.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/e/9eaf29065f4ea8df/top_fir_compiler_0_0_sim_netlist.v to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1/top_fir_compiler_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/e/9eaf29065f4ea8df/top_fir_compiler_0_0_sim_netlist.vhdl to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1/top_fir_compiler_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/e/9eaf29065f4ea8df/top_fir_compiler_0_0_stub.v to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1/top_fir_compiler_0_2_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.cache/ip/2023.2/9/e/9eaf29065f4ea8df/top_fir_compiler_0_0_stub.vhdl to F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1/top_fir_compiler_0_2_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_fir_compiler_0_2, cache-ID = 9eaf29065f4ea8df.
INFO: [Common 17-206] Exiting Vivado at Fri May 31 20:31:41 2024...
