T_1 F_1 ( T_2 V_1 , T_3 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nT_1 V_5 ;\r\nif ( ! V_2 ) {\r\nreturn ( V_6 ) ;\r\n}\r\nV_5 = F_2 ( V_7 ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nreturn ( V_5 ) ;\r\n}\r\nV_4 = F_4 ( V_1 ) ;\r\nif ( ! V_4 ) {\r\n( void ) F_5 ( V_7 ) ;\r\nreturn ( V_6 ) ;\r\n}\r\n* V_2 = V_4 -> V_8 ;\r\nV_5 = F_5 ( V_7 ) ;\r\nreturn ( V_5 ) ;\r\n}\r\nT_1 F_6 ( T_2 V_1 , T_4 * V_9 )\r\n{\r\nstruct V_3 * V_4 ;\r\nT_1 V_5 ;\r\nif ( ! V_9 ) {\r\nreturn ( V_6 ) ;\r\n}\r\nif ( V_1 == V_10 ) {\r\n* V_9 = V_11 ;\r\nreturn ( V_12 ) ;\r\n}\r\nV_5 = F_2 ( V_7 ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nreturn ( V_5 ) ;\r\n}\r\nV_4 = F_4 ( V_1 ) ;\r\nif ( ! V_4 ) {\r\n( void ) F_5 ( V_7 ) ;\r\nreturn ( V_6 ) ;\r\n}\r\n* V_9 = V_4 -> type ;\r\nV_5 = F_5 ( V_7 ) ;\r\nreturn ( V_5 ) ;\r\n}\r\nT_1 F_7 ( T_2 V_1 , T_2 * V_13 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_3 * V_14 ;\r\nT_1 V_5 ;\r\nif ( ! V_13 ) {\r\nreturn ( V_6 ) ;\r\n}\r\nif ( V_1 == V_10 ) {\r\nreturn ( V_15 ) ;\r\n}\r\nV_5 = F_2 ( V_7 ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nreturn ( V_5 ) ;\r\n}\r\nV_4 = F_4 ( V_1 ) ;\r\nif ( ! V_4 ) {\r\nV_5 = V_6 ;\r\ngoto V_16;\r\n}\r\nV_14 = V_4 -> V_17 ;\r\n* V_13 = F_8 ( T_2 , V_14 ) ;\r\nif ( ! V_14 ) {\r\nV_5 = V_15 ;\r\n}\r\nV_16:\r\n( void ) F_5 ( V_7 ) ;\r\nreturn ( V_5 ) ;\r\n}\r\nT_1\r\nF_9 ( T_4 type ,\r\nT_2 V_17 ,\r\nT_2 V_18 , T_2 * V_13 )\r\n{\r\nT_1 V_5 ;\r\nstruct V_3 * V_4 ;\r\nstruct V_3 * V_14 = NULL ;\r\nstruct V_3 * V_19 = NULL ;\r\nif ( type > V_20 ) {\r\nreturn ( V_6 ) ;\r\n}\r\nV_5 = F_2 ( V_7 ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nreturn ( V_5 ) ;\r\n}\r\nif ( ! V_18 ) {\r\nV_14 = F_4 ( V_17 ) ;\r\nif ( ! V_14 ) {\r\nV_5 = V_6 ;\r\ngoto V_16;\r\n}\r\n} else {\r\nV_19 = F_4 ( V_18 ) ;\r\nif ( ! V_19 ) {\r\nV_5 = V_6 ;\r\ngoto V_16;\r\n}\r\n}\r\nV_4 = F_10 ( type , V_14 , V_19 ) ;\r\nif ( ! V_4 ) {\r\nV_5 = V_21 ;\r\ngoto V_16;\r\n}\r\nif ( V_13 ) {\r\n* V_13 = F_8 ( T_2 , V_4 ) ;\r\n}\r\nV_16:\r\n( void ) F_5 ( V_7 ) ;\r\nreturn ( V_5 ) ;\r\n}
