`timescale 1ps / 1ps

module tb_sccomp;

// DUT ï¿½Ó¿ï¿½
reg clk;
reg rstn;
reg [15:0] sw_i;
wire [7:0] disp_seg_o;
wire [7:0] disp_an_o;

// Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
always begin
    #1 clk = ~clk; // 100 MHz (10 ns period)
end

// ï¿½ï¿½ï¿½ï¿½ï¿½Ô¹ï¿½ï¿½ï¿½
initial begin
    // ï¿½ï¿½Ê¼ï¿½ï¿½
    clk = 0;
    rstn = 0;
    sw_i = 16'h0100; // Ä¬ï¿½Ï£ï¿½ï¿½ï¿½Ê¾ ALU ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£Ê?

    // ï¿½ï¿½Î»
    #20 rstn = 1;

    // ï¿½ï¿½ CPU ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ê±ï¿½ä£¨ï¿½ï¿½ï¿½ï¿½ 1000 ï¿½ï¿½ï¿½ï¿½ï¿½Ú£ï¿½
    repeat (200000) @(posedge clk);

    // ï¿½ï¿½Ñ¡ï¿½ï¿½ï¿½Ð»ï¿½ï¿½ï¿½Ê¾Ä£Ê½ï¿½é¿´ï¿½Ä´ï¿½ï¿½ï¿½/ï¿½Ú´ï¿½


    $display("Simulation finished.");
    $finish;
end

// Êµï¿½ï¿½ï¿½ï¿½ DUT
sccomp uut (
    .clk(clk),
    .rstn(rstn),
    .sw_i(sw_i),
    .disp_seg_o(disp_seg_o),
    .disp_an_o(disp_an_o)
);


endmodule