

================================================================
== Vitis HLS Report for 'FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1'
================================================================
* Date:           Tue Nov  4 00:15:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      70|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      39|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_15s_31_1_1_U1  |mul_16s_15s_31_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_114_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln84_1_fu_149_p2  |         +|   0|  0|   9|           2|           2|
    |add_ln84_fu_142_p2    |         +|   0|  0|  39|          32|          32|
    |icmp_ln83_fu_98_p2    |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          41|          40|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_38                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |   3|   0|    3|          0|
    |sext_ln81_cast_reg_166   |  31|   0|   31|          0|
    |trunc_ln83_reg_174       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|FIR_coe_address0     |  out|    3|   ap_memory|                                    FIR_coe|         array|
|FIR_coe_ce0          |  out|    1|   ap_memory|                                    FIR_coe|         array|
|FIR_coe_q0           |   in|   15|   ap_memory|                                    FIR_coe|         array|
|FIR_delays_address0  |  out|    3|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_ce0       |  out|    1|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_we0       |  out|    1|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_d0        |  out|   32|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_address1  |  out|    3|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_ce1       |  out|    1|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_q1        |   in|   32|   ap_memory|                                 FIR_delays|         array|
|sext_ln81            |   in|   16|     ap_none|                                  sext_ln81|        scalar|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:83]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln81_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln81"   --->   Operation 6 'read' 'sext_ln81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln81_cast = sext i16 %sext_ln81_read"   --->   Operation 7 'sext' 'sext_ln81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln83 = store i3 1, i3 %i" [FIR_HLS.cpp:83]   --->   Operation 8 'store' 'store_ln83' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [FIR_HLS.cpp:83]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "%icmp_ln83 = icmp_eq  i3 %i_1, i3 5" [FIR_HLS.cpp:83]   --->   Operation 11 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.body.split, void %for.end.exitStub" [FIR_HLS.cpp:83]   --->   Operation 13 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i3 %i_1" [FIR_HLS.cpp:83]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i3 %i_1" [FIR_HLS.cpp:83]   --->   Operation 15 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%FIR_coe_addr = getelementptr i15 %FIR_coe, i64 0, i64 %zext_ln83" [FIR_HLS.cpp:84]   --->   Operation 16 'getelementptr' 'FIR_coe_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.67ns)   --->   "%FIR_coe_load = load i3 %FIR_coe_addr" [FIR_HLS.cpp:84]   --->   Operation 17 'load' 'FIR_coe_load' <Predicate = (!icmp_ln83)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i32 %FIR_delays, i64 0, i64 %zext_ln83" [FIR_HLS.cpp:84]   --->   Operation 18 'getelementptr' 'FIR_delays_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:84]   --->   Operation 19 'load' 'FIR_delays_load' <Predicate = (!icmp_ln83)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln83 = add i3 %i_1, i3 1" [FIR_HLS.cpp:83]   --->   Operation 20 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln83 = store i3 %add_ln83, i3 %i" [FIR_HLS.cpp:83]   --->   Operation 21 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:83]   --->   Operation 22 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [FIR_HLS.cpp:83]   --->   Operation 23 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_coe_load = load i3 %FIR_coe_addr" [FIR_HLS.cpp:84]   --->   Operation 24 'load' 'FIR_coe_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_2 : Operation 25 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:84]   --->   Operation 25 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i15 %FIR_coe_load" [FIR_HLS.cpp:84]   --->   Operation 26 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.38ns)   --->   "%mul_ln84 = mul i31 %sext_ln81_cast, i31 %sext_ln84" [FIR_HLS.cpp:84]   --->   Operation 27 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln84, i1 0" [FIR_HLS.cpp:84]   --->   Operation 28 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.01ns)   --->   "%add_ln84 = add i32 %FIR_delays_load, i32 %shl_ln1" [FIR_HLS.cpp:84]   --->   Operation 29 'add' 'add_ln84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%add_ln84_1 = add i2 %trunc_ln83, i2 3" [FIR_HLS.cpp:84]   --->   Operation 30 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i2 %add_ln84_1" [FIR_HLS.cpp:84]   --->   Operation 31 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%FIR_delays_addr_1 = getelementptr i32 %FIR_delays, i64 0, i64 %zext_ln84" [FIR_HLS.cpp:84]   --->   Operation 32 'getelementptr' 'FIR_delays_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln84 = store i32 %add_ln84, i3 %FIR_delays_addr_1" [FIR_HLS.cpp:84]   --->   Operation 33 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body" [FIR_HLS.cpp:83]   --->   Operation 34 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_coe]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FIR_delays]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sext_ln81]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
sext_ln81_read        (read             ) [ 000]
sext_ln81_cast        (sext             ) [ 011]
store_ln83            (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_1                   (load             ) [ 000]
icmp_ln83             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
br_ln83               (br               ) [ 000]
zext_ln83             (zext             ) [ 000]
trunc_ln83            (trunc            ) [ 011]
FIR_coe_addr          (getelementptr    ) [ 011]
FIR_delays_addr       (getelementptr    ) [ 011]
add_ln83              (add              ) [ 000]
store_ln83            (store            ) [ 000]
specpipeline_ln83     (specpipeline     ) [ 000]
specloopname_ln83     (specloopname     ) [ 000]
FIR_coe_load          (load             ) [ 000]
FIR_delays_load       (load             ) [ 000]
sext_ln84             (sext             ) [ 000]
mul_ln84              (mul              ) [ 000]
shl_ln1               (bitconcatenate   ) [ 000]
add_ln84              (add              ) [ 000]
add_ln84_1            (add              ) [ 000]
zext_ln84             (zext             ) [ 000]
FIR_delays_addr_1     (getelementptr    ) [ 000]
store_ln84            (store            ) [ 000]
br_ln83               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_coe">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln81">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sext_ln81_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln81_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="FIR_coe_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="15" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_coe_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_coe_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="FIR_delays_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="FIR_delays_load/1 store_ln84/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="FIR_delays_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln81_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln83_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln83_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln83_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln83_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln83_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln83_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln84_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="0"/>
<pin id="127" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mul_ln84_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="0" index="1" bw="15" slack="0"/>
<pin id="132" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="shl_ln1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln84_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln84_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln84_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="166" class="1005" name="sext_ln81_cast_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="1"/>
<pin id="168" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_cast "/>
</bind>
</comp>

<comp id="174" class="1005" name="trunc_ln83_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="179" class="1005" name="FIR_coe_addr_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FIR_coe_addr "/>
</bind>
</comp>

<comp id="184" class="1005" name="FIR_delays_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="77"><net_src comp="61" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="89"><net_src comp="42" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="113"><net_src comp="95" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="95" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="55" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="68" pin="7"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="134" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="149" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="162"><net_src comp="38" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="169"><net_src comp="86" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="177"><net_src comp="110" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="182"><net_src comp="48" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="187"><net_src comp="61" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_coe | {}
	Port: FIR_delays | {2 }
 - Input state : 
	Port: FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1 : FIR_coe | {1 2 }
	Port: FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1 : FIR_delays | {1 2 }
	Port: FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1 : sext_ln81 | {1 }
  - Chain level:
	State 1
		store_ln83 : 1
		i_1 : 1
		icmp_ln83 : 2
		br_ln83 : 3
		zext_ln83 : 2
		trunc_ln83 : 2
		FIR_coe_addr : 3
		FIR_coe_load : 4
		FIR_delays_addr : 3
		FIR_delays_load : 4
		add_ln83 : 2
		store_ln83 : 3
	State 2
		sext_ln84 : 1
		mul_ln84 : 2
		shl_ln1 : 3
		add_ln84 : 4
		zext_ln84 : 1
		FIR_delays_addr_1 : 2
		store_ln84 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln83_fu_114      |    0    |    0    |    10   |
|    add   |      add_ln84_fu_142      |    0    |    0    |    39   |
|          |     add_ln84_1_fu_149     |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln83_fu_98      |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln84_fu_129      |    1    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln81_read_read_fu_42 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |    sext_ln81_cast_fu_86   |    0    |    0    |    0    |
|          |      sext_ln84_fu_125     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln83_fu_104     |    0    |    0    |    0    |
|          |      zext_ln84_fu_154     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln83_fu_110     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln1_fu_134      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |    73   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  FIR_coe_addr_reg_179 |    3   |
|FIR_delays_addr_reg_184|    3   |
|       i_reg_159       |    3   |
| sext_ln81_cast_reg_166|   31   |
|   trunc_ln83_reg_174  |    2   |
+-----------------------+--------+
|         Total         |   42   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   42   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   42   |   91   |
+-----------+--------+--------+--------+--------+
