$comment
	File created using the following command:
		vcd file Mux2x1x6.msim.vcd -direction
$end
$date
	Wed Sep 05 18:02:44 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Mux2x1x6_vlg_vec_tst $end
$var reg 1 ! c $end
$var reg 6 " e0 [5:0] $end
$var reg 6 # e1 [5:0] $end
$var wire 1 $ s [5] $end
$var wire 1 % s [4] $end
$var wire 1 & s [3] $end
$var wire 1 ' s [2] $end
$var wire 1 ( s [1] $end
$var wire 1 ) s [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 s[0]~output_o $end
$var wire 1 2 s[1]~output_o $end
$var wire 1 3 s[2]~output_o $end
$var wire 1 4 s[3]~output_o $end
$var wire 1 5 s[4]~output_o $end
$var wire 1 6 s[5]~output_o $end
$var wire 1 7 c~input_o $end
$var wire 1 8 e1[0]~input_o $end
$var wire 1 9 e0[0]~input_o $end
$var wire 1 : s_s~0_combout $end
$var wire 1 ; e1[1]~input_o $end
$var wire 1 < e0[1]~input_o $end
$var wire 1 = s_s~1_combout $end
$var wire 1 > e1[2]~input_o $end
$var wire 1 ? e0[2]~input_o $end
$var wire 1 @ s_s~2_combout $end
$var wire 1 A e1[3]~input_o $end
$var wire 1 B e0[3]~input_o $end
$var wire 1 C s_s~3_combout $end
$var wire 1 D e0[4]~input_o $end
$var wire 1 E e1[4]~input_o $end
$var wire 1 F s_s~4_combout $end
$var wire 1 G e1[5]~input_o $end
$var wire 1 H e0[5]~input_o $end
$var wire 1 I s_s~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b1010 "
b10100 #
0)
0(
1'
0&
1%
0$
x*
0+
1,
x-
1.
1/
10
01
02
13
04
15
06
17
08
09
0:
0;
1<
0=
1>
0?
1@
0A
1B
0C
0D
1E
1F
0G
0H
0I
$end
#150000
0!
07
0*
0F
1C
0@
1=
05
14
03
12
0%
1&
0'
1(
#220000
1!
17
1*
1F
0C
1@
0=
15
04
13
02
1%
0&
1'
0(
#330000
bz01010 "
bz1010 "
bz010 "
bz10 "
bz0 "
bz "
bz10100 #
bz0100 #
bz100 #
bz00 #
bz0 #
bz #
z8
z;
z>
zA
zE
zG
z9
z<
z?
zB
zD
zH
0*
x:
x=
x@
xC
xF
xI
x1
x2
x3
x4
x5
x6
x)
x(
x'
x&
x%
x$
#410000
0!
07
1*
#1000000
