{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543266590387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543266590387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:09:50 2018 " "Processing started: Mon Nov 26 16:09:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543266590387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543266590387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arquitectura_v1 -c Arquitectura_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arquitectura_v1 -c Arquitectura_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543266590387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543266590824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/divisor_v1/divisor_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/divisor_v1/divisor_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_v1-Behaviour " "Found design unit 1: Divisor_v1-Behaviour" {  } { { "../Divisor_v1/Divisor_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Divisor_v1/Divisor_v1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_v1 " "Found entity 1: Divisor_v1" {  } { { "../Divisor_v1/Divisor_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Divisor_v1/Divisor_v1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/dataout_v1/dataout_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/dataout_v1/dataout_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataOut_v1-DataOut_arc_v1 " "Found design unit 1: DataOut_v1-DataOut_arc_v1" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataOut_v1 " "Found entity 1: DataOut_v1" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/datain_v1/datain_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/datain_v1/datain_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataIn_v1-DataIn_arc_v1 " "Found design unit 1: DataIn_v1-DataIn_arc_v1" {  } { { "../DataIn_v1/DataIn_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataIn_v1/DataIn_v1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataIn_v1 " "Found entity 1: DataIn_v1" {  } { { "../DataIn_v1/DataIn_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataIn_v1/DataIn_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/ucontrol_v1/ucontrol_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/ucontrol_v1/ucontrol_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UControl_v1-UControl_v1_arch " "Found design unit 1: UControl_v1-UControl_v1_arch" {  } { { "../UControl_v1/UControl_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/UControl_v1/UControl_v1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""} { "Info" "ISGN_ENTITY_NAME" "1 UControl_v1 " "Found entity 1: UControl_v1" {  } { { "../UControl_v1/UControl_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/UControl_v1/UControl_v1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/rom_v1/rom_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/rom_v1/rom_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_v1-Rom_v1_arc " "Found design unit 1: Rom_v1-Rom_v1_arc" {  } { { "../Rom_v1/Rom_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Rom_v1/Rom_v1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom_v1 " "Found entity 1: Rom_v1" {  } { { "../Rom_v1/Rom_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Rom_v1/Rom_v1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/register_v1/register_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/register_v1/register_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_v1-Register_arc " "Found design unit 1: Register_v1-Register_arc" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_v1 " "Found entity 1: Register_v1" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591419 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../Ram_v1/Ram_v1.vhd(35) " "Unrecognized synthesis attribute \"ram_style\" at ../Ram_v1/Ram_v1.vhd(35)" {  } { { "../Ram_v1/Ram_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Ram_v1/Ram_v1.vhd" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/ram_v1/ram_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/ram_v1/ram_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram_v1-Ram_v1_arc " "Found design unit 1: Ram_v1-Ram_v1_arc" {  } { { "../Ram_v1/Ram_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Ram_v1/Ram_v1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram_v1 " "Found entity 1: Ram_v1" {  } { { "../Ram_v1/Ram_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Ram_v1/Ram_v1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/pc_v1/pc_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/pc_v1/pc_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_v1-PC_v1_arc " "Found design unit 1: PC_v1-PC_v1_arc" {  } { { "../PC_v1/PC_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/PC_v1/PC_v1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_v1 " "Found entity 1: PC_v1" {  } { { "../PC_v1/PC_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/PC_v1/PC_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/or_v1/or_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/or_v1/or_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or_v1-Or_v1_arc " "Found design unit 1: Or_v1-Or_v1_arc" {  } { { "../Or_v1/Or_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Or_v1/Or_v1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or_v1 " "Found entity 1: Or_v1" {  } { { "../Or_v1/Or_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Or_v1/Or_v1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/muxpc_v1/muxpc_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/muxpc_v1/muxpc_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxPc_v1-MuxPc_v1_arc " "Found design unit 1: MuxPc_v1-MuxPc_v1_arc" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPc_v1 " "Found entity 1: MuxPc_v1" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/muxalu_v1/muxalu_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/muxalu_v1/muxalu_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxAlu_v1-MuxAlu_v1_arc " "Found design unit 1: MuxAlu_v1-MuxAlu_v1_arc" {  } { { "../MuxAlu_v1/MuxAlu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxAlu_v1/MuxAlu_v1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxAlu_v1 " "Found entity 1: MuxAlu_v1" {  } { { "../MuxAlu_v1/MuxAlu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxAlu_v1/MuxAlu_v1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/ir_v1/ir_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/ir_v1/ir_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_v1-IR_v1_arc " "Found design unit 1: IR_v1-IR_v1_arc" {  } { { "../IR_v1/IR_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/IR_v1/IR_v1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_v1 " "Found entity 1: IR_v1" {  } { { "../IR_v1/IR_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/IR_v1/IR_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/and_v1/and_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/and_v1/and_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_v1-And_v1_arc " "Found design unit 1: And_v1-And_v1_arc" {  } { { "../And_v1/And_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/And_v1/And_v1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_v1 " "Found entity 1: And_v1" {  } { { "../And_v1/And_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/And_v1/And_v1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/alu_v1/alu_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/alu_v1/alu_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu_v1-Alu_v1_arc " "Found design unit 1: Alu_v1-Alu_v1_arc" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu_v1 " "Found entity 1: Alu_v1" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/alu_out_v1/alu_out_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/alu_out_v1/alu_out_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu_out_v1-Alu_out_v1_arc " "Found design unit 1: Alu_out_v1-Alu_out_v1_arc" {  } { { "../Alu_Out_v1/Alu_Out_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_Out_v1/Alu_Out_v1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu_out_v1 " "Found entity 1: Alu_out_v1" {  } { { "../Alu_Out_v1/Alu_Out_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_Out_v1/Alu_Out_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_project/proyecto3/adder_v1/adder_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_project/proyecto3/adder_v1/adder_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_v1-Adder_v1_arc " "Found design unit 1: Adder_v1-Adder_v1_arc" {  } { { "../Adder_v1/Adder_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Adder_v1/Adder_v1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_v1 " "Found entity 1: Adder_v1" {  } { { "../Adder_v1/Adder_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Adder_v1/Adder_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitectura_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquitectura_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arquitectura_v1-structural " "Found design unit 1: Arquitectura_v1-structural" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arquitectura_v1 " "Found entity 1: Arquitectura_v1" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266591449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitectura_v1 " "Elaborating entity \"Arquitectura_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543266591574 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JUMPDIR Arquitectura_v1.vhd(42) " "VHDL Signal Declaration warning at Arquitectura_v1.vhd(42): used implicit default value for signal \"JUMPDIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IROE Arquitectura_v1.vhd(274) " "Verilog HDL or VHDL warning at Arquitectura_v1.vhd(274): object \"IROE\" assigned a value but never read" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRJOE Arquitectura_v1.vhd(276) " "Verilog HDL or VHDL warning at Arquitectura_v1.vhd(276): object \"IRJOE\" assigned a value but never read" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUXREGISTER Arquitectura_v1.vhd(287) " "Verilog HDL or VHDL warning at Arquitectura_v1.vhd(287): object \"MUXREGISTER\" assigned a value but never read" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOUTSAL Arquitectura_v1.vhd(291) " "Verilog HDL or VHDL warning at Arquitectura_v1.vhd(291): object \"ALUOUTSAL\" assigned a value but never read" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATAINOE Arquitectura_v1.vhd(296) " "Verilog HDL or VHDL warning at Arquitectura_v1.vhd(296): object \"DATAINOE\" assigned a value but never read" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkt Arquitectura_v1.vhd(309) " "Verilog HDL or VHDL warning at Arquitectura_v1.vhd(309): object \"clkt\" assigned a value but never read" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591590 "|Arquitectura_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_v1 Divisor_v1:DivisorC1 " "Elaborating entity \"Divisor_v1\" for hierarchy \"Divisor_v1:DivisorC1\"" {  } { { "Arquitectura_v1.vhd" "DivisorC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPc_v1 MuxPc_v1:MuxPc1 " "Elaborating entity \"MuxPc_v1\" for hierarchy \"MuxPc_v1:MuxPc1\"" {  } { { "Arquitectura_v1.vhd" "MuxPc1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591652 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp MuxPc_v1.vhd(32) " "VHDL Process Statement warning at MuxPc_v1.vhd(32): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[0\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[1\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[2\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[3\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[4\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[5\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[6\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] MuxPc_v1.vhd(32) " "Inferred latch for \"temp\[7\]\" at MuxPc_v1.vhd(32)" {  } { { "../MuxPc_v1/MuxPc_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxPc_v1/MuxPc_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591652 "|Arquitectura_v1|MuxPc_v1:MuxPc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_v1 PC_v1:PC1 " "Elaborating entity \"PC_v1\" for hierarchy \"PC_v1:PC1\"" {  } { { "Arquitectura_v1.vhd" "PC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_v1 Adder_v1:ADDERC1 " "Elaborating entity \"Adder_v1\" for hierarchy \"Adder_v1:ADDERC1\"" {  } { { "Arquitectura_v1.vhd" "ADDERC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_v1 Rom_v1:ROMC1 " "Elaborating entity \"Rom_v1\" for hierarchy \"Rom_v1:ROMC1\"" {  } { { "Arquitectura_v1.vhd" "ROMC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591700 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom Rom_v1.vhd(31) " "VHDL Signal Declaration warning at Rom_v1.vhd(31): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Rom_v1/Rom_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Rom_v1/Rom_v1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543266591700 "|Arquitectura_v1|Rom_v1:ROMC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_v1 IR_v1:IRC1 " "Elaborating entity \"IR_v1\" for hierarchy \"IR_v1:IRC1\"" {  } { { "Arquitectura_v1.vhd" "IRC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_v1 Register_v1:REGC1 " "Elaborating entity \"Register_v1\" for hierarchy \"Register_v1:REGC1\"" {  } { { "Arquitectura_v1.vhd" "REGC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero Register_v1.vhd(40) " "Verilog HDL or VHDL warning at Register_v1.vhd(40): object \"zero\" assigned a value but never read" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "r1 Register_v1.vhd(72) " "VHDL warning at Register_v1.vhd(72): sensitivity list already contains r1" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Register_busOut Register_v1.vhd(72) " "VHDL Process Statement warning at Register_v1.vhd(72): inferring latch(es) for signal or variable \"Register_busOut\", which holds its previous value in one or more paths through the process" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Register_alu Register_v1.vhd(72) " "VHDL Process Statement warning at Register_v1.vhd(72): inferring latch(es) for signal or variable \"Register_alu\", which holds its previous value in one or more paths through the process" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Register_mux Register_v1.vhd(116) " "VHDL Process Statement warning at Register_v1.vhd(116): inferring latch(es) for signal or variable \"Register_mux\", which holds its previous value in one or more paths through the process" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[0\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[0\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[1\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[1\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[2\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[2\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[3\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[3\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[4\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[4\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[5\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[5\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[6\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[6\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[7\] Register_v1.vhd(116) " "Inferred latch for \"Register_mux\[7\]\" at Register_v1.vhd(116)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[0\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[0\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[1\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[1\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[2\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[2\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[3\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[3\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[4\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[4\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[5\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[5\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[6\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[6\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[7\] Register_v1.vhd(72) " "Inferred latch for \"Register_alu\[7\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[0\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[0\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[1\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[1\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[2\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[2\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[3\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[3\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[4\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[4\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[5\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[5\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[6\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[6\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_busOut\[7\] Register_v1.vhd(72) " "Inferred latch for \"Register_busOut\[7\]\" at Register_v1.vhd(72)" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591762 "|Arquitectura_v1|Register_v1:REGC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAlu_v1 MuxAlu_v1:MuxAluC1 " "Elaborating entity \"MuxAlu_v1\" for hierarchy \"MuxAlu_v1:MuxAluC1\"" {  } { { "Arquitectura_v1.vhd" "MuxAluC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591793 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp MuxAlu_v1.vhd(32) " "VHDL Process Statement warning at MuxAlu_v1.vhd(32): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../MuxAlu_v1/MuxAlu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/MuxAlu_v1/MuxAlu_v1.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591793 "|Arquitectura_v1|MuxAlu_v1:MuxAluC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_v1 Alu_v1:AluC1 " "Elaborating entity \"Alu_v1\" for hierarchy \"Alu_v1:AluC1\"" {  } { { "Arquitectura_v1.vhd" "AluC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266591825 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESUL Alu_v1.vhd(32) " "VHDL Process Statement warning at Alu_v1.vhd(32): inferring latch(es) for signal or variable \"RESUL\", which holds its previous value in one or more paths through the process" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temporary Alu_v1.vhd(32) " "VHDL Process Statement warning at Alu_v1.vhd(32): inferring latch(es) for signal or variable \"temporary\", which holds its previous value in one or more paths through the process" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[0\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[0\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[1\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[1\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[2\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[2\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[3\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[3\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[4\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[4\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591825 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[5\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[5\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[6\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[6\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporary\[7\] Alu_v1.vhd(32) " "Inferred latch for \"temporary\[7\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[0\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[0\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[1\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[1\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[2\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[2\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[3\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[3\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[4\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[4\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[5\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[5\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[6\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[6\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESUL\[7\] Alu_v1.vhd(32) " "Inferred latch for \"RESUL\[7\]\" at Alu_v1.vhd(32)" {  } { { "../Alu_v1/Alu_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Alu_v1/Alu_v1.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266591840 "|Arquitectura_v1|Alu_v1:AluC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_out_v1 Alu_out_v1:AluOutC1 " "Elaborating entity \"Alu_out_v1\" for hierarchy \"Alu_out_v1:AluOutC1\"" {  } { { "Arquitectura_v1.vhd" "AluOutC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram_v1 Ram_v1:RAMC1 " "Elaborating entity \"Ram_v1\" for hierarchy \"Ram_v1:RAMC1\"" {  } { { "Arquitectura_v1.vhd" "RAMC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UControl_v1 UControl_v1:UControlC1 " "Elaborating entity \"UControl_v1\" for hierarchy \"UControl_v1:UControlC1\"" {  } { { "Arquitectura_v1.vhd" "UControlC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592294 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "romRead UControl_v1.vhd(184) " "VHDL Process Statement warning at UControl_v1.vhd(184): inferring latch(es) for signal or variable \"romRead\", which holds its previous value in one or more paths through the process" {  } { { "../UControl_v1/UControl_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/UControl_v1/UControl_v1.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266592294 "|Arquitectura_v1|UControl_v1:UControlC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "romRead UControl_v1.vhd(184) " "Inferred latch for \"romRead\" at UControl_v1.vhd(184)" {  } { { "../UControl_v1/UControl_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/UControl_v1/UControl_v1.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592309 "|Arquitectura_v1|UControl_v1:UControlC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_v1 And_v1:AndC1 " "Elaborating entity \"And_v1\" for hierarchy \"And_v1:AndC1\"" {  } { { "Arquitectura_v1.vhd" "AndC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_v1 Or_v1:ORC1 " "Elaborating entity \"Or_v1\" for hierarchy \"Or_v1:ORC1\"" {  } { { "Arquitectura_v1.vhd" "ORC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataIn_v1 DataIn_v1:DataInC1 " "Elaborating entity \"DataIn_v1\" for hierarchy \"DataIn_v1:DataInC1\"" {  } { { "Arquitectura_v1.vhd" "DataInC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataOut_v1 DataOut_v1:DataOutC1 " "Elaborating entity \"DataOut_v1\" for hierarchy \"DataOut_v1:DataOutC1\"" {  } { { "Arquitectura_v1.vhd" "DataOutC1" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266592372 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out3 DataOut_v1.vhd(25) " "VHDL Signal Declaration warning at DataOut_v1.vhd(25): used implicit default value for signal \"out3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out4 DataOut_v1.vhd(26) " "VHDL Signal Declaration warning at DataOut_v1.vhd(26): used implicit default value for signal \"out4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "diez DataOut_v1.vhd(31) " "VHDL Signal Declaration warning at DataOut_v1.vhd(31): used explicit default value for signal \"diez\" because signal was never assigned a value" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp4 DataOut_v1.vhd(37) " "VHDL Process Statement warning at DataOut_v1.vhd(37): inferring latch(es) for signal or variable \"tmp4\", which holds its previous value in one or more paths through the process" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 DataOut_v1.vhd(37) " "VHDL Process Statement warning at DataOut_v1.vhd(37): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[0\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[1\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[2\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[3\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[4\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[5\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[6\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[0\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[0\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[1\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[1\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[2\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[2\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[3\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[3\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[4\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[4\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[5\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[5\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[6\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[6\]\" at DataOut_v1.vhd(37)" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543266592372 "|Arquitectura_v1|DataOut_v1:DataOutC1"}
{ "Warning" "WSGN_WIRE_LOOP" "IR_v1:IRC1\|oeirj " "Node \"IR_v1:IRC1\|oeirj\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../IR_v1/IR_v1.vhd" "oeirj" { Text "C:/VHDL_Project/Proyecto3/IR_v1/IR_v1.vhd" 23 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1543266592715 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IR_v1:IRC1\|oeir " "Node \"IR_v1:IRC1\|oeir\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../IR_v1/IR_v1.vhd" "oeir" { Text "C:/VHDL_Project/Proyecto3/IR_v1/IR_v1.vhd" 23 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1543266592715 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Ram_v1:RAMC1\|my_ram_rtl_0 " "Inferred dual-clock RAM node \"Ram_v1:RAMC1\|my_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1543266592871 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Ram_v1:RAMC1\|my_ram_rtl_1 " "Inferred dual-clock RAM node \"Ram_v1:RAMC1\|my_ram_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1543266592871 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "249 256 0 1 1 " "249 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "7 255 " "Addresses ranging from 7 to 255 are not initialized" {  } { { "C:/VHDL_Project/Proyecto3/Arquitectura_v1/rom_contents.mif" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/rom_contents.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1543266593013 ""}  } { { "C:/VHDL_Project/Proyecto3/Arquitectura_v1/rom_contents.mif" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/rom_contents.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1543266593013 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "5 256 5 5 " "5 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 5 warnings found, and 5 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" 7 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1543266593013 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" 7 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1543266593013 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" 7 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1543266593013 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1543266593013 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1543266593013 ""}  } { { "C:/VHDL_Project/Proyecto3/Arquitectura_v1/rom_contents.mif" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/rom_contents.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1543266593013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[0\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[0\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[1\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[1\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[2\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[2\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[3\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[3\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[4\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[4\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[5\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[5\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[6\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[6\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Register_v1:REGC1\|Register_busOut\[7\] " "LATCH primitive \"Register_v1:REGC1\|Register_busOut\[7\]\" is permanently disabled" {  } { { "../Register_v1/Register_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Register_v1/Register_v1.vhd" 72 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1543266593357 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Ram_v1:RAMC1\|my_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ram_v1:RAMC1\|my_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ram_contents.mif " "Parameter INIT_FILE set to ram_contents.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Ram_v1:RAMC1\|my_ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Ram_v1:RAMC1\|my_ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ram_contents.mif " "Parameter INIT_FILE set to ram_contents.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543266593372 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543266593372 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543266593372 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DataOut_v1:DataOutC1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DataOut_v1:DataOutC1\|Mod0\"" {  } { { "../DataOut_v1/DataOut_v1.vhd" "Mod0" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266593372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DataOut_v1:DataOutC1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DataOut_v1:DataOutC1\|Div0\"" {  } { { "../DataOut_v1/DataOut_v1.vhd" "Div0" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266593372 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543266593372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1 " "Elaborated megafunction instantiation \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1 " "Instantiated megafunction \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ram_contents.mif " "Parameter \"INIT_FILE\" = \"ram_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543266593496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bcf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcf1 " "Found entity 1: altsyncram_bcf1" {  } { { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ruj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ruj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ruj1 " "Found entity 1: altsyncram_ruj1" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0 " "Elaborated megafunction instantiation \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0 " "Instantiated megafunction \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ram_contents.mif " "Parameter \"INIT_FILE\" = \"ram_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593637 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543266593637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmf1 " "Found entity 1: altsyncram_tmf1" {  } { { "db/altsyncram_tmf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_tmf1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataOut_v1:DataOutC1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DataOut_v1:DataOutC1\|lpm_divide:Mod0\"" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266593731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataOut_v1:DataOutC1\|lpm_divide:Mod0 " "Instantiated megafunction \"DataOut_v1:DataOutC1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593731 ""}  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543266593731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266593981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266593981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataOut_v1:DataOutC1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DataOut_v1:DataOutC1\|lpm_divide:Div0\"" {  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266593981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataOut_v1:DataOutC1\|lpm_divide:Div0 " "Instantiated megafunction \"DataOut_v1:DataOutC1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543266593981 ""}  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543266593981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266594028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266594028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266594043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266594043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266594075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266594075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543266594091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543266594091 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a0 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 43 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 74 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a2 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 105 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a3 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 136 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a4 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 167 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a5 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 198 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a6 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 229 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a7 " "Synthesized away node \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_1\|altsyncram_bcf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 260 2 0 } } { "db/altsyncram_bcf1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_bcf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266594246 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_1|altsyncram_bcf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1543266594246 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1543266594246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543266594497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida1\[5\] GND " "Pin \"salida1\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida1\[6\] GND " "Pin \"salida1\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[0\] GND " "Pin \"salida3\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[1\] GND " "Pin \"salida3\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[2\] GND " "Pin \"salida3\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[3\] GND " "Pin \"salida3\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[4\] GND " "Pin \"salida3\[4\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[5\] GND " "Pin \"salida3\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[6\] GND " "Pin \"salida3\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[0\] GND " "Pin \"salida4\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[1\] GND " "Pin \"salida4\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[2\] GND " "Pin \"salida4\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[3\] GND " "Pin \"salida4\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[4\] GND " "Pin \"salida4\[4\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[5\] GND " "Pin \"salida4\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[6\] GND " "Pin \"salida4\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|salida4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[4\] GND " "Pin \"ROMI\[4\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[5\] GND " "Pin \"ROMI\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[6\] GND " "Pin \"ROMI\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[7\] GND " "Pin \"ROMI\[7\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[8\] GND " "Pin \"ROMI\[8\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[9\] GND " "Pin \"ROMI\[9\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[10\] GND " "Pin \"ROMI\[10\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[11\] GND " "Pin \"ROMI\[11\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[12\] GND " "Pin \"ROMI\[12\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[13\] GND " "Pin \"ROMI\[13\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[14\] GND " "Pin \"ROMI\[14\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[15\] GND " "Pin \"ROMI\[15\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[16\] GND " "Pin \"ROMI\[16\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[17\] GND " "Pin \"ROMI\[17\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[18\] GND " "Pin \"ROMI\[18\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMI\[19\] GND " "Pin \"ROMI\[19\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ROMI[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[3\] GND " "Pin \"ESTA\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[5\] GND " "Pin \"ESTA\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[6\] GND " "Pin \"ESTA\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[7\] GND " "Pin \"ESTA\[7\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[8\] GND " "Pin \"ESTA\[8\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[9\] GND " "Pin \"ESTA\[9\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[10\] GND " "Pin \"ESTA\[10\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[11\] GND " "Pin \"ESTA\[11\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[12\] GND " "Pin \"ESTA\[12\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[13\] GND " "Pin \"ESTA\[13\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[14\] GND " "Pin \"ESTA\[14\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[15\] GND " "Pin \"ESTA\[15\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[16\] GND " "Pin \"ESTA\[16\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[17\] GND " "Pin \"ESTA\[17\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[18\] GND " "Pin \"ESTA\[18\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[19\] GND " "Pin \"ESTA\[19\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[20\] GND " "Pin \"ESTA\[20\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[21\] GND " "Pin \"ESTA\[21\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[22\] GND " "Pin \"ESTA\[22\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[23\] GND " "Pin \"ESTA\[23\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[24\] GND " "Pin \"ESTA\[24\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[25\] GND " "Pin \"ESTA\[25\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[26\] GND " "Pin \"ESTA\[26\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[27\] GND " "Pin \"ESTA\[27\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[28\] GND " "Pin \"ESTA\[28\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[29\] GND " "Pin \"ESTA\[29\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[30\] GND " "Pin \"ESTA\[30\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTA\[31\] GND " "Pin \"ESTA\[31\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|ESTA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODEACT\[0\] GND " "Pin \"OPCODEACT\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|OPCODEACT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODEACT\[1\] GND " "Pin \"OPCODEACT\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|OPCODEACT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODEACT\[2\] GND " "Pin \"OPCODEACT\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|OPCODEACT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODEACT\[3\] GND " "Pin \"OPCODEACT\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|OPCODEACT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[0\] GND " "Pin \"RS\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[1\] GND " "Pin \"RS\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[2\] GND " "Pin \"RS\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[3\] GND " "Pin \"RS\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT\[0\] GND " "Pin \"RT\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT\[1\] GND " "Pin \"RT\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT\[2\] GND " "Pin \"RT\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT\[3\] GND " "Pin \"RT\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|RT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[0\] GND " "Pin \"JUMPDIR\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[1\] GND " "Pin \"JUMPDIR\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[2\] GND " "Pin \"JUMPDIR\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[3\] GND " "Pin \"JUMPDIR\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[4\] GND " "Pin \"JUMPDIR\[4\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[5\] GND " "Pin \"JUMPDIR\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[6\] GND " "Pin \"JUMPDIR\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JUMPDIR\[7\] GND " "Pin \"JUMPDIR\[7\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|JUMPDIR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[0\] GND " "Pin \"CONSTANTEIRR\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[1\] GND " "Pin \"CONSTANTEIRR\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[2\] GND " "Pin \"CONSTANTEIRR\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[3\] GND " "Pin \"CONSTANTEIRR\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[4\] GND " "Pin \"CONSTANTEIRR\[4\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[5\] GND " "Pin \"CONSTANTEIRR\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[6\] GND " "Pin \"CONSTANTEIRR\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONSTANTEIRR\[7\] GND " "Pin \"CONSTANTEIRR\[7\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|CONSTANTEIRR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[0\] GND " "Pin \"DIRECCIONIR\[0\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[1\] GND " "Pin \"DIRECCIONIR\[1\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[2\] GND " "Pin \"DIRECCIONIR\[2\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[3\] GND " "Pin \"DIRECCIONIR\[3\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[4\] GND " "Pin \"DIRECCIONIR\[4\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[5\] GND " "Pin \"DIRECCIONIR\[5\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[6\] GND " "Pin \"DIRECCIONIR\[6\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRECCIONIR\[7\] GND " "Pin \"DIRECCIONIR\[7\]\" is stuck at GND" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543266594669 "|Arquitectura_v1|DIRECCIONIR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543266594669 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543266594840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543266595262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[0\] " "No output dependent on input pin \"entrada\[0\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[1\] " "No output dependent on input pin \"entrada\[1\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[2\] " "No output dependent on input pin \"entrada\[2\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[3\] " "No output dependent on input pin \"entrada\[3\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[4\] " "No output dependent on input pin \"entrada\[4\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[5\] " "No output dependent on input pin \"entrada\[5\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[6\] " "No output dependent on input pin \"entrada\[6\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[7\] " "No output dependent on input pin \"entrada\[7\]\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|entrada[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543266595559 "|Arquitectura_v1|enter"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543266595559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "680 " "Implemented 680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543266595559 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543266595559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "533 " "Implemented 533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543266595559 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543266595559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543266595559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543266595606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:09:55 2018 " "Processing ended: Mon Nov 26 16:09:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543266595606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543266595606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543266595606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543266595606 ""}
