{"Source Block": ["hdl/library/ad463x_data_capture/ad463x_data_capture.v@56:66@HdlIdDef", "\n);\n\nreg csn_d;\n\nwire reset;\n\nalways @(posedge clk) begin\n  csn_d <= csn;\nend\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[61, "wire reset;\n"]], "Add": [[61, "  wire reset;\n"]]}}