// Seed: 1881256779
module module_0 (
    output wire id_0,
    id_6,
    input wire void id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4
);
  wire id_7 = id_6;
  logic [7:0][1][-1] id_8 = id_4;
  wire id_9 = {id_2{id_1}}, id_10;
  assign id_8 = id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input uwire id_5
);
  wire id_7;
  tri  id_8;
  assign id_1 = !-1;
  wire id_9;
  parameter id_10 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_4 = 0;
  logic [7:0] id_11;
  wire id_12, id_13;
  wire id_14;
endmodule
