 
set ::env(PROJECT_NAME) aes_beh_model
set ::env(DESIGN_TOP) aes_beh_model
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/aes_beh_model/trunk/src/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/aes_beh_model/trunk/src/verilog/aes_beh_model.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

