URL: http://ballade.cs.ucla.edu:8080/~cong/papers/iscas93_minden.ps.Z
Refering-URL: http://ballade.cs.ucla.edu/~cong/publications.html
Root-URL: http://www.cs.ucla.edu
Phone: 3 1/2 1.69 1/2 1.69 1/1 1.00 7 2/5 2.97 2/3 2.66 3/3 3.00 15 3/6 4.35 3/5 3.93 3/3 3.00 30 4/8 5.99 5/7 5.88 5/5 5.00 100 7/12 9.48 10/13 11.48 8/8 8.00  3 1103.66 736.72 1164.96 7 2039.34 1852.91 3009.31 15 3224.41 3721.27 4216.83 30 4651.00 6318.27 6570.46  
Title: a factor of two of optimal for n 100. Table 1: Tree density statistics for
Author: net net C. J. Alpert, J. Cong, A. B. Kahng, G. Robins, and M. Sar-rafzadeh, [] K. D. Boese, J. Cong, A. B. Kahng, K. S. Leung, and D. Zhou, K. D. Boese and A. B. Kahng, Zero-Skew J. Cohoon and J. Randall, J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, R. P. Dilworth, C. Hilbert and C. Rathmell, IEEE Press, . [] F. K. Hwang, D. S. Richards, and P. Winter, [] M. A. B. Jackson, A. Srinivasan, and E. S. Kuh, A. B. Kahng, J. Cong, and G. Robins, A. B. Kahng and G. Robins, B. T. Preas and M. J. Lorenzetti, [] R. S. Tsay, 
Date: October 1992.  October  June 1991,  November 1991,  
Address: PEEL COMB ST size min/max ave min/max ave min/max ave  PEEL COMB ST size ave ave ave  Menlo Park, CA, 1988.  Santa Clara, CA,  
Affiliation: MST  MST  
Note: within  the PEEL cost may be lower than MST cost. 6 Conclusions and Future Work It is  References [1]  Tech. Rep. CS-92-35, CSD, University of Virginia,  Proc. Asia-Pacific Conf. on Circuits and Systems, (1992), pp. 35-40. [3]  Wirelength, in Proc. IEEE Intl. ASIC Conf., Rochester, NY, September 1992, pp. 17-21. [4]  in Proc. IEEE Intl. Conf. on Computer Design, Cambridge, MA,  1991, pp. 174-177. [5]  IC's, in Proc. IEEE Intl. Conf. on Computer Design, Cam-bridge, MA, October 1991, pp. 170-173.  IEEE Trans. on Computer-Aided Design, 11 (1992), pp. 739-752. [7]  Ann. Math, 51 (1950), pp. 161-166. [8]  IC's, in Proc. ACM/IEEE Design Automation Conf., 1990, pp. 573-579. [11]  in Proc. ACM/IEEE Design Automation Conf.,  pp. 322-327. [12]  IEEE Trans. on Computer-Aided Design, 11 (1992), pp. 893-902. [13]  Physical Design Automation of VLSI Systems, Benjamin/Cummings,  in Proc. IEEE Intl. Conf. on Computer-Aided Design,  pp. 336-339.  
Abstract: corresponding 21% increase in the tree cost over MST cost. Note that in the extended version of this work [1], we present a "computational lower bound" for a given problem instance. The method divides the unit square into an i by j (not necessarily uniform) rectangular grid such that the greatest number P of the resulting i j rectangles contain terminals. In order for the tree to be connected, a tree edge must cross the boundary of each rectangle which contains a terminal. From simple counting arguments, we deduce a i+j2 e for the density of any tree for the given problem instance. Using this lower bound, we find that COMB ST constructs a tree with optimal density in 164 of the 200 instances for n = 3 and n = 5. Moreover, the COMB ST outputs averaged 100 8384.32 14717.75 11083.93 Table 2: Tree cost statistics. We omit the cost of connecting the chains and antichains in PEEL, so that We have proposed a new spanning and Steiner tree formulation based on a minimum density criterion. We have also presented several efficient heuristics for constructing low-density trees. The average performance of all our algorithms is within constant factors of optimal in terms of both tree cost and density. Our techniques can also be used to unify the new density criterion with previous "performance-driven" interconnection objectives in order to achieve simultaneous optimization of up to three competing interconnection tree measures. Extensive simulations indicate that our approaches are effective in practice, and hold promise for applications to balanced-resource routing in VLSI layout. p (Fig. 4); we conjecture that PEEL can be shown to yield worst-case density that is within a constant factor of optimal. In fact, we offer two closely related conjectures: (i) that the minimum density of a spanning tree over net N is at least the minimum of the number of chains or the number of antichains needed to cover N ; and (ii) that the PEEL algorithm will use at most two times the minimum possible number of chains/antichains that cover N . lower bound of d P 1
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, J. Cong, A. B. Kahng, G. Robins, and M. Sar-rafzadeh, </author> <title> Minimum Density Interconnection Trees, </title> <type> Tech. Rep. </type> <institution> CS-92-35, CSD, University of Virginia, </institution> <month> October </month> <year> 1992. </year>
Reference: [2] <author> K. D. Boese, J. Cong, A. B. Kahng, K. S. Leung, and D. Zhou, </author> <title> On High-Speed VLSI Interconnects: Analysis and Design, </title> <booktitle> Proc. Asia-Pacific Conf. on Circuits and Systems, </booktitle> <year> (1992), </year> <pages> pp. 35-40. </pages>
Reference: [3] <author> K. D. Boese and A. B. Kahng, </author> <title> Zero-Skew Clock Routing Trees with Minimum Wirelength, </title> <booktitle> in Proc. IEEE Intl. ASIC Conf., </booktitle> <address> Rochester, NY, </address> <month> September </month> <year> 1992, </year> <pages> pp. 17-21. </pages>
Reference: [4] <author> J. Cohoon and J. Randall, </author> <title> Critical Net Routing, </title> <booktitle> in Proc. IEEE Intl. Conf. on Computer Design, </booktitle> <address> Cambridge, MA, </address> <month> October </month> <year> 1991, </year> <pages> pp. 174-177. </pages>
Reference: [5] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> Performance-Driven Global Routing for Cell Based IC's, </title> <booktitle> in Proc. IEEE Intl. Conf. on Computer Design, </booktitle> <address> Cam-bridge, MA, </address> <month> October </month> <year> 1991, </year> <pages> pp. </pages> <month> 170-173. </month> <title> [6] , Provably Good Performance-Driven Global Routing, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> 11 (1992), </volume> <pages> pp. 739-752. </pages>
Reference: [7] <author> R. P. </author> <title> Dilworth, A Decomposition Theorem for Partially Ordered Sets, </title> <journal> Ann. Math, </journal> <volume> 51 (1950), </volume> <pages> pp. 161-166. </pages>
Reference: [8] <author> C. Hilbert and C. Rathmell, Multichip Modeuls: </author> <title> System Advantages, Major Constructions, and Materials Technologies, </title> <publisher> IEEE Press, </publisher> <year> 1991. </year>
Reference: [9] <author> F. K. Hwang, D. S. Richards, and P. Winter, </author> <title> The Steiner Tree Problem, </title> <publisher> North-Holland, </publisher> <year> 1992. </year>
Reference: [10] <author> M. A. B. Jackson, A. Srinivasan, and E. S. Kuh, </author> <title> Clock Routing for High-Performance IC's, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 573-579. </pages>
Reference: [11] <author> A. B. Kahng, J. Cong, and G. Robins, </author> <title> High-Performance Clock Routing Based on Recursive Geometric Matching, </title> <booktitle> in Proc. ACM/IEEE Design Automation Conf., </booktitle> <month> June </month> <year> 1991, </year> <pages> pp. 322-327. </pages>
Reference: [12] <author> A. B. Kahng and G. Robins, </author> <title> A New Class of Iterative Steiner Tree Heuristics With Good Performance, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> 11 (1992), </volume> <pages> pp. 893-902. </pages>
Reference: [13] <author> B. T. Preas and M. J. Lorenzetti, </author> <title> Physical Design Automation of VLSI Systems, </title> <address> Benjamin/Cummings, Menlo Park, CA, </address> <year> 1988. </year>

References-found: 12

