
*** Running vivado
    with args -log system_mean_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_2.tcl -notrace
Command: synth_design -top system_mean_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 451.273 ; gain = 98.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_2' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/synth/system_mean_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean.v:12]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean.v:297]
INFO: [Synth 8-6157] synthesizing module 'mean_sdiv_32ns_32bkb' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_sdiv_32ns_32bkb_div' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_sdiv_32ns_32bkb_div_u' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mean_sdiv_32ns_32bkb_div_u' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mean_sdiv_32ns_32bkb_div' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mean_sdiv_32ns_32bkb' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:182]
INFO: [Synth 8-6155] done synthesizing module 'mean' (4#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_2' (5#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/synth/system_mean_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 505.762 ; gain = 152.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 505.762 ; gain = 152.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 505.762 ; gain = 152.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 870.141 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 870.141 ; gain = 516.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 870.141 ; gain = 516.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 870.141 ; gain = 516.988
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_236_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_fu_281_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 870.141 ; gain = 516.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               10 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mean_sdiv_32ns_32bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module mean_sdiv_32ns_32bkb_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module mean 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               10 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/done_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:154]
WARNING: [Synth 8-6014] Unused sequential element mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/remd_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/mean_sdiv_32ns_32bkb_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0403/hdl/verilog/mean_sdiv_32ns_32bkb.v:45]
INFO: [Synth 8-5544] ROM "icmp_fu_281_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_354_reg[10] )
WARNING: [Synth 8-3332] Sequential element (mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/mean_sdiv_32ns_32bkb_div_u_0/sign0_reg[0]) is unused and will be removed from module mean.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 870.141 ; gain = 516.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 870.141 ; gain = 516.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 886.969 ; gain = 533.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mean        | mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/mean_sdiv_32ns_32bkb_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    52|
|2     |LUT1    |   101|
|3     |LUT2    |    57|
|4     |LUT3    |   243|
|5     |LUT4    |    43|
|6     |LUT5    |    74|
|7     |LUT6    |    47|
|8     |SRLC32E |     1|
|9     |FDRE    |   716|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |  1335|
|2     |  inst                               |mean                       |  1335|
|3     |    mean_sdiv_32ns_32bkb_U1          |mean_sdiv_32ns_32bkb       |   613|
|4     |      mean_sdiv_32ns_32bkb_div_U     |mean_sdiv_32ns_32bkb_div   |   613|
|5     |        mean_sdiv_32ns_32bkb_div_u_0 |mean_sdiv_32ns_32bkb_div_u |   310|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 888.473 ; gain = 170.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 888.473 ; gain = 535.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 888.473 ; gain = 546.797
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/system_mean_0_2.dcp' has been generated.
