<snippet>
    <content><![CDATA[
////////////////////////////////////////////
]]></content>
    <!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
    <tabTrigger>hline</tabTrigger>
    <!-- Optional: Set a scope to limit where the snippet will trigger -->
    <scope>source.systemverilog</scope>
</snippet>
