
AVRASM ver. 2.1.30  C:\Users\farkoo\Documents\codevision\CodeVision\az5\3\Debug\List\3.asm Tue Apr 13 08:45:20 2021

C:\Users\farkoo\Documents\codevision\CodeVision\az5\3\Debug\List\3.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\CodeVision\az5\3\Debug\List\3.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\CodeVision\az5\3\Debug\List\3.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0041 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x2000003:
000033 c080      	.DB  0x80,0xC0
                 _0x20A0060:
C:\Users\farkoo\Documents\codevision\CodeVision\az5\3\Debug\List\3.asm(1130): warning: .cseg .db misalignment - padding zero byte
000034 0001      	.DB  0x1
                 _0x20A0000:
000035 4e2d
000036 4e41
000037 4900
000038 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\Users\farkoo\Documents\codevision\CodeVision\az5\3\Debug\List\3.asm(1133): warning: .cseg .db misalignment - padding zero byte
000039 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
00003a 0002      	.DW  0x02
00003b 0162      	.DW  __base_y_G100
00003c 0066      	.DW  _0x2000003*2
                 
00003d 0001      	.DW  0x01
00003e 0166      	.DW  __seed_G105
00003f 0068      	.DW  _0x20A0060*2
                 
                 _0xFFFFFFFF:
000040 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000041 94f8      	CLI
000042 27ee      	CLR  R30
000043 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000044 e0f1      	LDI  R31,1
000045 bffb      	OUT  GICR,R31
000046 bfeb      	OUT  GICR,R30
000047 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000048 e08d      	LDI  R24,(14-2)+1
000049 e0a2      	LDI  R26,2
00004a 27bb      	CLR  R27
                 __CLEAR_REG:
00004b 93ed      	ST   X+,R30
00004c 958a      	DEC  R24
00004d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004f e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000050 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000051 93ed      	ST   X+,R30
000052 9701      	SBIW R24,1
000053 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000054 e7e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000055 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000056 9185      	LPM  R24,Z+
000057 9195      	LPM  R25,Z+
000058 9700      	SBIW R24,0
000059 f061      	BREQ __GLOBAL_INI_END
00005a 91a5      	LPM  R26,Z+
00005b 91b5      	LPM  R27,Z+
00005c 9005      	LPM  R0,Z+
00005d 9015      	LPM  R1,Z+
00005e 01bf      	MOVW R22,R30
00005f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000060 9005      	LPM  R0,Z+
000061 920d      	ST   X+,R0
000062 9701      	SBIW R24,1
000063 f7e1      	BRNE __GLOBAL_INI_LOOP
000064 01fb      	MOVW R30,R22
000065 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000066 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000067 bfed      	OUT  SPL,R30
000068 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000069 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00006a e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00006b e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00006c 940c 006e 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 4/13/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <header.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Declare your global variables here
                 ;int duty_cycle = 0;
                 ;
                 ;void main(void)
                 ; 0000 001E {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 001F // Declare your local variables here
                 ; 0000 0020 
                 ; 0000 0021 
                 ; 0000 0022 // Alphanumeric LCD initialization
                 ; 0000 0023 // Connections are specified in the
                 ; 0000 0024 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0025 // RS - PORTC Bit 0
                 ; 0000 0026 // RD - PORTC Bit 1
                 ; 0000 0027 // EN - PORTB Bit 2
                 ; 0000 0028 // D4 - PORTC Bit 4
                 ; 0000 0029 // D5 - PORTC Bit 5
                 ; 0000 002A // D6 - PORTC Bit 6
                 ; 0000 002B // D7 - PORTC Bit 7
                 ; 0000 002C // Characters/line: 16
                 ; 0000 002D lcd_init(16);
00006e e1a0      	LDI  R26,LOW(16)
00006f 940e 0102 	CALL _lcd_init
                 ; 0000 002E init_ports();
000071 d006      	RCALL _init_ports
                 ; 0000 002F init_timer();
000072 940e 0084 	CALL _init_timer
                 ; 0000 0030 routin1();
000074 940e 00a5 	CALL _routin1
                 ; 0000 0031 
                 ; 0000 0032 while (1)
                 _0x3:
                 ; 0000 0033       {
                 ; 0000 0034       // Place your code here
                 ; 0000 0035 
                 ; 0000 0036       }
000076 cfff      	RJMP _0x3
                 ; 0000 0037 }
                 _0x6:
000077 cfff      	RJMP _0x6
                 ; .FEND
                 ;#include <header.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void init_ports(void){
                 ; 0001 0003 void init_ports(void){
                 
                 	.CSEG
                 _init_ports:
                 ; .FSTART _init_ports
                 ; 0001 0004 // Input/Output Ports initialization
                 ; 0001 0005 // Port A initialization
                 ; 0001 0006 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0007 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000078 e0e0      	LDI  R30,LOW(0)
000079 bbea      	OUT  0x1A,R30
                 ; 0001 0008 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 0009 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00007a bbeb      	OUT  0x1B,R30
                 ; 0001 000A 
                 ; 0001 000B // Port B initialization
                 ; 0001 000C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0001 000D DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00007b e0e8      	LDI  R30,LOW(8)
00007c bbe7      	OUT  0x17,R30
                 ; 0001 000E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0001 000F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00007d e0e0      	LDI  R30,LOW(0)
00007e bbe8      	OUT  0x18,R30
                 ; 0001 0010 
                 ; 0001 0011 // Port C initialization
                 ; 0001 0012 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0013 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00007f bbe4      	OUT  0x14,R30
                 ; 0001 0014 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 0015 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000080 bbe5      	OUT  0x15,R30
                 ; 0001 0016 
                 ; 0001 0017 // Port D initialization
                 ; 0001 0018 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0019 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000081 bbe1      	OUT  0x11,R30
                 ; 0001 001A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 001B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000082 bbe2      	OUT  0x12,R30
                 ; 0001 001C 
                 ; 0001 001D }
000083 9508      	RET
                 ; .FEND
                 ;#include <header.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void init_timer(void){
                 ; 0002 0003 void init_timer(void){
                 
                 	.CSEG
                 _init_timer:
                 ; .FSTART _init_timer
                 ; 0002 0004 
                 ; 0002 0005 // Timer/Counter 0 initialization
                 ; 0002 0006 // Clock source: System Clock
                 ; 0002 0007 // Clock value: 7.813 kHz
                 ; 0002 0008 // Mode: Phase correct PWM top=0xFF
                 ; 0002 0009 // OC0 output: Non-Inverted PWM
                 ; 0002 000A // Timer Period: 65.28 ms
                 ; 0002 000B // Output Pulse(s):
                 ; 0002 000C // OC0 Period: 65.28 ms Width: 3.328 ms
                 ; 0002 000D TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
000084 e6e5      	LDI  R30,LOW(101)
000085 bfe3      	OUT  0x33,R30
                 ; 0002 000E TCNT0=0x00;
000086 e0e0      	LDI  R30,LOW(0)
000087 bfe2      	OUT  0x32,R30
                 ; 0002 000F OCR0=0x0D;
000088 e0ed      	LDI  R30,LOW(13)
000089 bfec      	OUT  0x3C,R30
                 ; 0002 0010 
                 ; 0002 0011 // Timer/Counter 1 initialization
                 ; 0002 0012 // Clock source: System Clock
                 ; 0002 0013 // Clock value: Timer1 Stopped
                 ; 0002 0014 // Mode: Normal top=0xFFFF
                 ; 0002 0015 // OC1A output: Disconnected
                 ; 0002 0016 // OC1B output: Disconnected
                 ; 0002 0017 // Noise Canceler: Off
                 ; 0002 0018 // Input Capture on Falling Edge
                 ; 0002 0019 // Timer1 Overflow Interrupt: Off
                 ; 0002 001A // Input Capture Interrupt: Off
                 ; 0002 001B // Compare A Match Interrupt: Off
                 ; 0002 001C // Compare B Match Interrupt: Off
                 ; 0002 001D TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00008a e0e0      	LDI  R30,LOW(0)
00008b bdef      	OUT  0x2F,R30
                 ; 0002 001E TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00008c bdee      	OUT  0x2E,R30
                 ; 0002 001F TCNT1H=0x00;
00008d bded      	OUT  0x2D,R30
                 ; 0002 0020 TCNT1L=0x00;
00008e bdec      	OUT  0x2C,R30
                 ; 0002 0021 ICR1H=0x00;
00008f bde7      	OUT  0x27,R30
                 ; 0002 0022 ICR1L=0x00;
000090 bde6      	OUT  0x26,R30
                 ; 0002 0023 OCR1AH=0x00;
000091 bdeb      	OUT  0x2B,R30
                 ; 0002 0024 OCR1AL=0x00;
000092 bdea      	OUT  0x2A,R30
                 ; 0002 0025 OCR1BH=0x00;
000093 bde9      	OUT  0x29,R30
                 ; 0002 0026 OCR1BL=0x00;
000094 bde8      	OUT  0x28,R30
                 ; 0002 0027 
                 ; 0002 0028 // Timer/Counter 2 initialization
                 ; 0002 0029 // Clock source: System Clock
                 ; 0002 002A // Clock value: Timer2 Stopped
                 ; 0002 002B // Mode: Normal top=0xFF
                 ; 0002 002C // OC2 output: Disconnected
                 ; 0002 002D ASSR=0<<AS2;
000095 bde2      	OUT  0x22,R30
                 ; 0002 002E TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000096 bde5      	OUT  0x25,R30
                 ; 0002 002F TCNT2=0x00;
000097 bde4      	OUT  0x24,R30
                 ; 0002 0030 OCR2=0x00;
000098 bde3      	OUT  0x23,R30
                 ; 0002 0031 
                 ; 0002 0032 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0002 0033 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000099 bfe9      	OUT  0x39,R30
                 ; 0002 0034 
                 ; 0002 0035 
                 ; 0002 0036 // External Interrupt(s) initialization
                 ; 0002 0037 // INT0: Off
                 ; 0002 0038 // INT1: Off
                 ; 0002 0039 // INT2: Off
                 ; 0002 003A MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00009a bfe5      	OUT  0x35,R30
                 ; 0002 003B MCUCSR=(0<<ISC2);
00009b bfe4      	OUT  0x34,R30
                 ; 0002 003C 
                 ; 0002 003D // USART initialization
                 ; 0002 003E // USART disabled
                 ; 0002 003F UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00009c b9ea      	OUT  0xA,R30
                 ; 0002 0040 
                 ; 0002 0041 // Analog Comparator initialization
                 ; 0002 0042 // Analog Comparator: Off
                 ; 0002 0043 // The Analog Comparator's positive input is
                 ; 0002 0044 // connected to the AIN0 pin
                 ; 0002 0045 // The Analog Comparator's negative input is
                 ; 0002 0046 // connected to the AIN1 pin
                 ; 0002 0047 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00009d e8e0      	LDI  R30,LOW(128)
00009e b9e8      	OUT  0x8,R30
                 ; 0002 0048 SFIOR=(0<<ACME);
00009f e0e0      	LDI  R30,LOW(0)
0000a0 bfe0      	OUT  0x30,R30
                 ; 0002 0049 
                 ; 0002 004A // ADC initialization
                 ; 0002 004B // ADC disabled
                 ; 0002 004C ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000a1 b9e6      	OUT  0x6,R30
                 ; 0002 004D 
                 ; 0002 004E // SPI initialization
                 ; 0002 004F // SPI disabled
                 ; 0002 0050 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000a2 b9ed      	OUT  0xD,R30
                 ; 0002 0051 
                 ; 0002 0052 // TWI initialization
                 ; 0002 0053 // TWI disabled
                 ; 0002 0054 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000a3 bfe6      	OUT  0x36,R30
                 ; 0002 0055 
                 ; 0002 0056 }
0000a4 9508      	RET
                 ; .FEND
                 ;#include <header.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void routin1(void){
                 ; 0003 0003 void routin1(void){
                 
                 	.CSEG
                 _routin1:
                 ; .FSTART _routin1
                 ; 0003 0004     duty_cycle = 0;
0000a5 e0e0      	LDI  R30,LOW(0)
0000a6 93e0 0160 	STS  _duty_cycle,R30
0000a8 93e0 0161 	STS  _duty_cycle+1,R30
                 ; 0003 0005     DDRA = 0x00;
0000aa bbea      	OUT  0x1A,R30
                 ; 0003 0006     duty_cycle = PINA;
0000ab b3e9      	IN   R30,0x19
0000ac e0f0      	LDI  R31,0
0000ad 940e 0178 	CALL SUBOPT_0x0
                 ; 0003 0007     duty_cycle = ((duty_cycle*90)/255) + 5;
0000af e5aa      	LDI  R26,LOW(90)
0000b0 e0b0      	LDI  R27,HIGH(90)
0000b1 940e 028f 	CALL __MULW12
0000b3 01df      	MOVW R26,R30
0000b4 efef      	LDI  R30,LOW(255)
0000b5 e0f0      	LDI  R31,HIGH(255)
0000b6 940e 02a7 	CALL __DIVW21
0000b8 9635      	ADIW R30,5
0000b9 940e 0178 	CALL SUBOPT_0x0
                 ; 0003 0008     duty_cycle = floor((duty_cycle*255)/100);
0000bb efaf      	LDI  R26,LOW(255)
0000bc e0b0      	LDI  R27,HIGH(255)
0000bd 940e 028f 	CALL __MULW12
0000bf 01df      	MOVW R26,R30
0000c0 e6e4      	LDI  R30,LOW(100)
0000c1 e0f0      	LDI  R31,HIGH(100)
0000c2 940e 02a7 	CALL __DIVW21
0000c4 940e 0282 	CALL __CWD1
0000c6 940e 01f1 	CALL __CDF1
0000c8 01df      	MOVW R26,R30
0000c9 01cb      	MOVW R24,R22
0000ca 940e 0161 	CALL _floor
0000cc e6a0      	LDI  R26,LOW(_duty_cycle)
0000cd e0b1      	LDI  R27,HIGH(_duty_cycle)
0000ce 940e 01ba 	CALL __CFD1
0000d0 93ed      	ST   X+,R30
0000d1 93fc      	ST   X,R31
                 ; 0003 0009     OCR0 = duty_cycle;
0000d2 91e0 0160 	LDS  R30,_duty_cycle
0000d4 bfec      	OUT  0x3C,R30
                 ; 0003 000A }
0000d5 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000d6 93aa      	ST   -Y,R26
0000d7 b3e5      	IN   R30,0x15
0000d8 70ef      	ANDI R30,LOW(0xF)
0000d9 2fae      	MOV  R26,R30
0000da 81e8      	LD   R30,Y
0000db 7fe0      	ANDI R30,LOW(0xF0)
0000dc 2bea      	OR   R30,R26
0000dd bbe5      	OUT  0x15,R30
                +
0000de e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000df 958a     +DEC R24
0000e0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000e1 9ac2      	SBI  0x18,2
                +
0000e2 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000e3 958a     +DEC R24
0000e4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000e5 98c2      	CBI  0x18,2
                +
0000e6 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000e7 958a     +DEC R24
0000e8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000e9 c044      	RJMP _0x20C0002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000ea 93aa      	ST   -Y,R26
0000eb 81a8      	LD   R26,Y
0000ec dfe9      	RCALL __lcd_write_nibble_G100
0000ed 81e8          ld    r30,y
0000ee 95e2          swap  r30
0000ef 83e8          st    y,r30
0000f0 81a8      	LD   R26,Y
0000f1 dfe4      	RCALL __lcd_write_nibble_G100
                +
0000f2 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000f3 958a     +DEC R24
0000f4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000f5 c038      	RJMP _0x20C0002
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000f6 e0a2      	LDI  R26,LOW(2)
0000f7 940e 017d 	CALL SUBOPT_0x1
0000f9 e0ac      	LDI  R26,LOW(12)
0000fa dfef      	RCALL __lcd_write_data
0000fb e0a1      	LDI  R26,LOW(1)
0000fc 940e 017d 	CALL SUBOPT_0x1
0000fe e0e0      	LDI  R30,LOW(0)
0000ff 2e4e      	MOV  R4,R30
000100 2e5e      	MOV  R5,R30
000101 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000102 93aa      	ST   -Y,R26
000103 b3e4      	IN   R30,0x14
000104 6fe0      	ORI  R30,LOW(0xF0)
000105 bbe4      	OUT  0x14,R30
000106 9aba      	SBI  0x17,2
000107 9aa0      	SBI  0x14,0
000108 9aa1      	SBI  0x14,1
000109 98c2      	CBI  0x18,2
00010a 98a8      	CBI  0x15,0
00010b 98a9      	CBI  0x15,1
00010c 8078      	LDD  R7,Y+0
00010d 81e8      	LD   R30,Y
00010e 58e0      	SUBI R30,-LOW(128)
                +
00010f 93e0 0164+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000111 81e8      	LD   R30,Y
000112 54e0      	SUBI R30,-LOW(192)
                +
000113 93e0 0165+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000115 e1a4      	LDI  R26,LOW(20)
000116 e0b0      	LDI  R27,0
000117 940e 018b 	CALL _delay_ms
000119 940e 0183 	CALL SUBOPT_0x2
00011b 940e 0183 	CALL SUBOPT_0x2
00011d 940e 0183 	CALL SUBOPT_0x2
00011f e2a0      	LDI  R26,LOW(32)
000120 dfb5      	RCALL __lcd_write_nibble_G100
                +
000121 ec88     +LDI R24 , LOW ( 200 )
000122 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000123 9701     +SBIW R24 , 1
000124 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000125 e2a8      	LDI  R26,LOW(40)
000126 dfc3      	RCALL __lcd_write_data
000127 e0a4      	LDI  R26,LOW(4)
000128 dfc1      	RCALL __lcd_write_data
000129 e8a5      	LDI  R26,LOW(133)
00012a dfbf      	RCALL __lcd_write_data
00012b e0a6      	LDI  R26,LOW(6)
00012c dfbd      	RCALL __lcd_write_data
00012d dfc8      	RCALL _lcd_clear
                 _0x20C0002:
00012e 9621      	ADIW R28,1
00012f 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 _ftrunc:
                 ; .FSTART _ftrunc
000130 940e 02c9 	CALL __PUTPARD2
000132 817b         ldd  r23,y+3
000133 816a         ldd  r22,y+2
000134 81f9         ldd  r31,y+1
000135 81e8         ld   r30,y
000136 fb77         bst  r23,7
000137 0f77         lsl  r23
000138 fd67         sbrc r22,7
000139 6071         sbr  r23,1
00013a 2f97         mov  r25,r23
00013b 579e         subi r25,0x7e
00013c f081         breq __ftrunc0
00013d f078         brcs __ftrunc0
00013e 3198         cpi  r25,24
00013f f490         brsh __ftrunc1
000140 27aa         clr  r26
000141 27bb         clr  r27
000142 2788         clr  r24
                 __ftrunc2:
000143 9408         sec
000144 9587         ror  r24
000145 95b7         ror  r27
000146 95a7         ror  r26
000147 959a         dec  r25
000148 f7d1         brne __ftrunc2
000149 23ea         and  r30,r26
00014a 23fb         and  r31,r27
00014b 2368         and  r22,r24
00014c c005         rjmp __ftrunc1
                 __ftrunc0:
00014d 94e8         clt
00014e 2777         clr  r23
00014f 27ee         clr  r30
000150 27ff         clr  r31
000151 2766         clr  r22
                 __ftrunc1:
000152 776f         cbr  r22,0x80
000153 9576         lsr  r23
000154 f408         brcc __ftrunc3
000155 6860         sbr  r22,0x80
                 __ftrunc3:
000156 f977         bld  r23,7
000157 91a9         ld   r26,y+
000158 91b9         ld   r27,y+
000159 9189         ld   r24,y+
00015a 9199         ld   r25,y+
00015b 17ea         cp   r30,r26
00015c 07fb         cpc  r31,r27
00015d 0768         cpc  r22,r24
00015e 0779         cpc  r23,r25
00015f fb97         bst  r25,7
000160 9508         ret
                 ; .FEND
                 _floor:
                 ; .FSTART _floor
000161 940e 02c9 	CALL __PUTPARD2
000163 940e 02bf 	CALL __GETD2S0
000165 940e 0130 	CALL _ftrunc
000167 940e 02c4 	CALL __PUTD1S0
000169 f419          brne __floor1
                 __floor0:
00016a 940e 02ba 	CALL __GETD1S0
00016c c009      	RJMP _0x20C0001
                 __floor1:
00016d f7e6          brtc __floor0
00016e 940e 02ba 	CALL __GETD1S0
                +
000170 e0a0     +LDI R26 , LOW ( 0x3F800000 )
000171 e0b0     +LDI R27 , HIGH ( 0x3F800000 )
000172 e880     +LDI R24 , BYTE3 ( 0x3F800000 )
000173 e39f     +LDI R25 , BYTE4 ( 0x3F800000 )
                 	__GETD2N 0x3F800000
000174 940e 0224 	CALL __SUBF12
                 _0x20C0001:
000176 9624      	ADIW R28,4
000177 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _duty_cycle:
000160           	.BYTE 0x2
                 __base_y_G100:
000162           	.BYTE 0x4
                 __seed_G105:
000166           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
000178 93e0 0160 	STS  _duty_cycle,R30
00017a 93f0 0161 	STS  _duty_cycle+1,R31
00017c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
00017d 940e 00ea 	CALL __lcd_write_data
00017f e0a3      	LDI  R26,LOW(3)
000180 e0b0      	LDI  R27,0
000181 940c 018b 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
000183 e3a0      	LDI  R26,LOW(48)
000184 940e 00d6 	CALL __lcd_write_nibble_G100
                +
000186 ec88     +LDI R24 , LOW ( 200 )
000187 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000188 9701     +SBIW R24 , 1
000189 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00018a 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00018b 9610      	adiw r26,0
00018c f039      	breq __delay_ms1
                 __delay_ms0:
                +
00018d ed80     +LDI R24 , LOW ( 0x7D0 )
00018e e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00018f 9701     +SBIW R24 , 1
000190 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000191 95a8      	wdr
000192 9711      	sbiw r26,1
000193 f7c9      	brne __delay_ms0
                 __delay_ms1:
000194 9508      	ret
                 
                 __REPACK:
000195 e850      	LDI  R21,0x80
000196 2757      	EOR  R21,R23
000197 f411      	BRNE __REPACK0
000198 935f      	PUSH R21
000199 c0ca      	RJMP __ZERORES
                 __REPACK0:
00019a 3f5f      	CPI  R21,0xFF
00019b f031      	BREQ __REPACK1
00019c 0f66      	LSL  R22
00019d 0c00      	LSL  R0
00019e 9557      	ROR  R21
00019f 9567      	ROR  R22
0001a0 2f75      	MOV  R23,R21
0001a1 9508      	RET
                 __REPACK1:
0001a2 935f      	PUSH R21
0001a3 2000      	TST  R0
0001a4 f00a      	BRMI __REPACK2
0001a5 c0ca      	RJMP __MAXRES
                 __REPACK2:
0001a6 c0c3      	RJMP __MINRES
                 
                 __UNPACK:
0001a7 e850      	LDI  R21,0x80
0001a8 2e19      	MOV  R1,R25
0001a9 2215      	AND  R1,R21
0001aa 0f88      	LSL  R24
0001ab 1f99      	ROL  R25
0001ac 2795      	EOR  R25,R21
0001ad 0f55      	LSL  R21
0001ae 9587      	ROR  R24
                 
                 __UNPACK1:
0001af e850      	LDI  R21,0x80
0001b0 2e07      	MOV  R0,R23
0001b1 2205      	AND  R0,R21
0001b2 0f66      	LSL  R22
0001b3 1f77      	ROL  R23
0001b4 2775      	EOR  R23,R21
0001b5 0f55      	LSL  R21
0001b6 9567      	ROR  R22
0001b7 9508      	RET
                 
                 __CFD1U:
0001b8 9468      	SET
0001b9 c001      	RJMP __CFD1U0
                 __CFD1:
0001ba 94e8      	CLT
                 __CFD1U0:
0001bb 935f      	PUSH R21
0001bc dff2      	RCALL __UNPACK1
0001bd 3870      	CPI  R23,0x80
0001be f018      	BRLO __CFD10
0001bf 3f7f      	CPI  R23,0xFF
0001c0 f408      	BRCC __CFD10
0001c1 c0a2      	RJMP __ZERORES
                 __CFD10:
0001c2 e156      	LDI  R21,22
0001c3 1b57      	SUB  R21,R23
0001c4 f4aa      	BRPL __CFD11
0001c5 9551      	NEG  R21
0001c6 3058      	CPI  R21,8
0001c7 f40e      	BRTC __CFD19
0001c8 3059      	CPI  R21,9
                 __CFD19:
0001c9 f030      	BRLO __CFD17
0001ca efef      	SER  R30
0001cb efff      	SER  R31
0001cc ef6f      	SER  R22
0001cd e77f      	LDI  R23,0x7F
0001ce f977      	BLD  R23,7
0001cf c01a      	RJMP __CFD15
                 __CFD17:
0001d0 2777      	CLR  R23
0001d1 2355      	TST  R21
0001d2 f0b9      	BREQ __CFD15
                 __CFD18:
0001d3 0fee      	LSL  R30
0001d4 1fff      	ROL  R31
0001d5 1f66      	ROL  R22
0001d6 1f77      	ROL  R23
0001d7 955a      	DEC  R21
0001d8 f7d1      	BRNE __CFD18
0001d9 c010      	RJMP __CFD15
                 __CFD11:
0001da 2777      	CLR  R23
                 __CFD12:
0001db 3058      	CPI  R21,8
0001dc f028      	BRLO __CFD13
0001dd 2fef      	MOV  R30,R31
0001de 2ff6      	MOV  R31,R22
0001df 2f67      	MOV  R22,R23
0001e0 5058      	SUBI R21,8
0001e1 cff9      	RJMP __CFD12
                 __CFD13:
0001e2 2355      	TST  R21
0001e3 f031      	BREQ __CFD15
                 __CFD14:
0001e4 9576      	LSR  R23
0001e5 9567      	ROR  R22
0001e6 95f7      	ROR  R31
0001e7 95e7      	ROR  R30
0001e8 955a      	DEC  R21
0001e9 f7d1      	BRNE __CFD14
                 __CFD15:
0001ea 2000      	TST  R0
0001eb f40a      	BRPL __CFD16
0001ec d08d      	RCALL __ANEGD1
                 __CFD16:
0001ed 915f      	POP  R21
0001ee 9508      	RET
                 
                 __CDF1U:
0001ef 9468      	SET
0001f0 c001      	RJMP __CDF1U0
                 __CDF1:
0001f1 94e8      	CLT
                 __CDF1U0:
0001f2 9730      	SBIW R30,0
0001f3 4060      	SBCI R22,0
0001f4 4070      	SBCI R23,0
0001f5 f0b1      	BREQ __CDF10
0001f6 2400      	CLR  R0
0001f7 f026      	BRTS __CDF11
0001f8 2377      	TST  R23
0001f9 f412      	BRPL __CDF11
0001fa 9400      	COM  R0
0001fb d07e      	RCALL __ANEGD1
                 __CDF11:
0001fc 2e17      	MOV  R1,R23
0001fd e17e      	LDI  R23,30
0001fe 2011      	TST  R1
                 __CDF12:
0001ff f032      	BRMI __CDF13
000200 957a      	DEC  R23
000201 0fee      	LSL  R30
000202 1fff      	ROL  R31
000203 1f66      	ROL  R22
000204 1c11      	ROL  R1
000205 cff9      	RJMP __CDF12
                 __CDF13:
000206 2fef      	MOV  R30,R31
000207 2ff6      	MOV  R31,R22
000208 2d61      	MOV  R22,R1
000209 935f      	PUSH R21
00020a df8a      	RCALL __REPACK
00020b 915f      	POP  R21
                 __CDF10:
00020c 9508      	RET
                 
                 __SWAPACC:
00020d 934f      	PUSH R20
00020e 01af      	MOVW R20,R30
00020f 01fd      	MOVW R30,R26
000210 01da      	MOVW R26,R20
000211 01ab      	MOVW R20,R22
000212 01bc      	MOVW R22,R24
000213 01ca      	MOVW R24,R20
000214 2d40      	MOV  R20,R0
000215 2c01      	MOV  R0,R1
000216 2e14      	MOV  R1,R20
000217 914f      	POP  R20
000218 9508      	RET
                 
                 __UADD12:
000219 0fea      	ADD  R30,R26
00021a 1ffb      	ADC  R31,R27
00021b 1f68      	ADC  R22,R24
00021c 9508      	RET
                 
                 __NEGMAN1:
00021d 95e0      	COM  R30
00021e 95f0      	COM  R31
00021f 9560      	COM  R22
000220 5fef      	SUBI R30,-1
000221 4fff      	SBCI R31,-1
000222 4f6f      	SBCI R22,-1
000223 9508      	RET
                 
                 __SUBF12:
000224 935f      	PUSH R21
000225 df81      	RCALL __UNPACK
000226 3890      	CPI  R25,0x80
000227 f149      	BREQ __ADDF129
000228 e850      	LDI  R21,0x80
000229 2615      	EOR  R1,R21
                 
                 __ADDF120:
00022a 3870      	CPI  R23,0x80
00022b f121      	BREQ __ADDF128
                 __ADDF121:
00022c 2f57      	MOV  R21,R23
00022d 1b59      	SUB  R21,R25
00022e f12b      	BRVS __ADDF1211
00022f f412      	BRPL __ADDF122
000230 dfdc      	RCALL __SWAPACC
000231 cffa      	RJMP __ADDF121
                 __ADDF122:
000232 3158      	CPI  R21,24
000233 f018      	BRLO __ADDF123
000234 27aa      	CLR  R26
000235 27bb      	CLR  R27
000236 2788      	CLR  R24
                 __ADDF123:
000237 3058      	CPI  R21,8
000238 f028      	BRLO __ADDF124
000239 2fab      	MOV  R26,R27
00023a 2fb8      	MOV  R27,R24
00023b 2788      	CLR  R24
00023c 5058      	SUBI R21,8
00023d cff9      	RJMP __ADDF123
                 __ADDF124:
00023e 2355      	TST  R21
00023f f029      	BREQ __ADDF126
                 __ADDF125:
000240 9586      	LSR  R24
000241 95b7      	ROR  R27
000242 95a7      	ROR  R26
000243 955a      	DEC  R21
000244 f7d9      	BRNE __ADDF125
                 __ADDF126:
000245 2d50      	MOV  R21,R0
000246 2551      	EOR  R21,R1
000247 f072      	BRMI __ADDF127
000248 dfd0      	RCALL __UADD12
000249 f438      	BRCC __ADDF129
00024a 9567      	ROR  R22
00024b 95f7      	ROR  R31
00024c 95e7      	ROR  R30
00024d 9573      	INC  R23
00024e f413      	BRVC __ADDF129
00024f c020      	RJMP __MAXRES
                 __ADDF128:
000250 dfbc      	RCALL __SWAPACC
                 __ADDF129:
000251 df43      	RCALL __REPACK
000252 915f      	POP  R21
000253 9508      	RET
                 __ADDF1211:
000254 f7d8      	BRCC __ADDF128
000255 cffb      	RJMP __ADDF129
                 __ADDF127:
000256 1bea      	SUB  R30,R26
000257 0bfb      	SBC  R31,R27
000258 0b68      	SBC  R22,R24
000259 f051      	BREQ __ZERORES
00025a f410      	BRCC __ADDF1210
00025b 9400      	COM  R0
00025c dfc0      	RCALL __NEGMAN1
                 __ADDF1210:
00025d 2366      	TST  R22
00025e f392      	BRMI __ADDF129
00025f 0fee      	LSL  R30
000260 1fff      	ROL  R31
000261 1f66      	ROL  R22
000262 957a      	DEC  R23
000263 f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
000264 27ee      	CLR  R30
000265 27ff      	CLR  R31
000266 2766      	CLR  R22
000267 2777      	CLR  R23
000268 915f      	POP  R21
000269 9508      	RET
                 
                 __MINRES:
00026a efef      	SER  R30
00026b efff      	SER  R31
00026c e76f      	LDI  R22,0x7F
00026d ef7f      	SER  R23
00026e 915f      	POP  R21
00026f 9508      	RET
                 
                 __MAXRES:
000270 efef      	SER  R30
000271 efff      	SER  R31
000272 e76f      	LDI  R22,0x7F
000273 e77f      	LDI  R23,0x7F
000274 915f      	POP  R21
000275 9508      	RET
                 
                 __ANEGW1:
000276 95f1      	NEG  R31
000277 95e1      	NEG  R30
000278 40f0      	SBCI R31,0
000279 9508      	RET
                 
                 __ANEGD1:
00027a 95f0      	COM  R31
00027b 9560      	COM  R22
00027c 9570      	COM  R23
00027d 95e1      	NEG  R30
00027e 4fff      	SBCI R31,-1
00027f 4f6f      	SBCI R22,-1
000280 4f7f      	SBCI R23,-1
000281 9508      	RET
                 
                 __CWD1:
000282 2f6f      	MOV  R22,R31
000283 0f66      	ADD  R22,R22
000284 0b66      	SBC  R22,R22
000285 2f76      	MOV  R23,R22
000286 9508      	RET
                 
                 __MULW12U:
000287 9ffa      	MUL  R31,R26
000288 2df0      	MOV  R31,R0
000289 9feb      	MUL  R30,R27
00028a 0df0      	ADD  R31,R0
00028b 9fea      	MUL  R30,R26
00028c 2de0      	MOV  R30,R0
00028d 0df1      	ADD  R31,R1
00028e 9508      	RET
                 
                 __MULW12:
00028f d01c      	RCALL __CHKSIGNW
000290 dff6      	RCALL __MULW12U
000291 f40e      	BRTC __MULW121
000292 dfe3      	RCALL __ANEGW1
                 __MULW121:
000293 9508      	RET
                 
                 __DIVW21U:
000294 2400      	CLR  R0
000295 2411      	CLR  R1
000296 e190      	LDI  R25,16
                 __DIVW21U1:
000297 0faa      	LSL  R26
000298 1fbb      	ROL  R27
000299 1c00      	ROL  R0
00029a 1c11      	ROL  R1
00029b 1a0e      	SUB  R0,R30
00029c 0a1f      	SBC  R1,R31
00029d f418      	BRCC __DIVW21U2
00029e 0e0e      	ADD  R0,R30
00029f 1e1f      	ADC  R1,R31
0002a0 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002a1 60a1      	SBR  R26,1
                 __DIVW21U3:
0002a2 959a      	DEC  R25
0002a3 f799      	BRNE __DIVW21U1
0002a4 01fd      	MOVW R30,R26
0002a5 01d0      	MOVW R26,R0
0002a6 9508      	RET
                 
                 __DIVW21:
0002a7 d004      	RCALL __CHKSIGNW
0002a8 dfeb      	RCALL __DIVW21U
0002a9 f40e      	BRTC __DIVW211
0002aa dfcb      	RCALL __ANEGW1
                 __DIVW211:
0002ab 9508      	RET
                 
                 __CHKSIGNW:
0002ac 94e8      	CLT
0002ad fff7      	SBRS R31,7
0002ae c002      	RJMP __CHKSW1
0002af dfc6      	RCALL __ANEGW1
0002b0 9468      	SET
                 __CHKSW1:
0002b1 ffb7      	SBRS R27,7
0002b2 c006      	RJMP __CHKSW2
0002b3 95a0      	COM  R26
0002b4 95b0      	COM  R27
0002b5 9611      	ADIW R26,1
0002b6 f800      	BLD  R0,0
0002b7 9403      	INC  R0
0002b8 fa00      	BST  R0,0
                 __CHKSW2:
0002b9 9508      	RET
                 
                 __GETD1S0:
0002ba 81e8      	LD   R30,Y
0002bb 81f9      	LDD  R31,Y+1
0002bc 816a      	LDD  R22,Y+2
0002bd 817b      	LDD  R23,Y+3
0002be 9508      	RET
                 
                 __GETD2S0:
0002bf 81a8      	LD   R26,Y
0002c0 81b9      	LDD  R27,Y+1
0002c1 818a      	LDD  R24,Y+2
0002c2 819b      	LDD  R25,Y+3
0002c3 9508      	RET
                 
                 __PUTD1S0:
0002c4 83e8      	ST   Y,R30
0002c5 83f9      	STD  Y+1,R31
0002c6 836a      	STD  Y+2,R22
0002c7 837b      	STD  Y+3,R23
0002c8 9508      	RET
                 
                 __PUTPARD2:
0002c9 939a      	ST   -Y,R25
0002ca 938a      	ST   -Y,R24
0002cb 93ba      	ST   -Y,R27
0002cc 93aa      	ST   -Y,R26
0002cd 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  26 r1 :  16 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   8 r21:  46 r22:  45 r23:  41 
r24:  40 r25:  22 r26:  53 r27:  25 r28:   3 r29:   1 r30: 126 r31:  43 
x  :   5 y  :  35 z  :   7 
Registers used: 20 out of 35 (57.1%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   5 
adiw  :   5 and   :   5 andi  :   2 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   6 brcs  :   1 break :   0 breq  :  11 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   0 brmi  :   4 brne  :  18 brpl  :   4 brsh  :   1 brtc  :   4 
brts  :   1 brvc  :   2 brvs  :   1 bset  :   0 bst   :   3 call  :  29 
cbi   :   4 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  22 cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :  10 
cp    :   1 cpc   :   3 cpi   :  11 cpse  :   0 dec   :  12 des   :   0 
eor   :   5 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   3 inc   :   2 jmp   :  23 ld    :  13 ldd   :  10 ldi   :  73 
lds   :   1 lpm   :   7 lsl   :  11 lsr   :   3 mov   :  25 movw  :  15 
mul   :   3 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   1 
ori   :   1 out   :  44 pop   :   7 push  :   6 rcall :  27 ret   :  33 
reti  :   0 rjmp  :  24 rol   :  13 ror   :  15 sbc   :   4 sbci  :   8 
sbi   :   4 sbic  :   0 sbis  :   0 sbiw  :   8 sbr   :   3 sbrc  :   1 
sbrs  :   2 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  14 std   :   3 sts   :   6 sub   :   4 subi  :   6 swap  :   1 
tst   :   8 wdr   :   1 
Instructions used: 73 out of 116 (62.9%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00059c   1390     46   1436   16384   8.8%
[.dseg] 0x000060 0x00016a      0     10     10    1024   1.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 5 warnings
