<stg><name>conv1</name>


<trans_list>

<trans id="371" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="16" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="17" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="28" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="37" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="47" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="48" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="49" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="62" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="63" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="63" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_21, i32 0, i32 0, void @empty_32, i32 0, i32 1, void @empty_39, void @empty_35, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases

]]></Node>
<StgValue><ssdm name="conv1_biases_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
entry:7 %sext_ln114 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln30 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln30 = br void %TILE_I

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
TILE_I:0 %tj_3 = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
TILE_I:1 %icmp_ln30 = icmp_eq  i4 %tj_3, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
TILE_I:2 %add_ln30 = add i4 %tj_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_I:3 %br_ln30 = br i1 %icmp_ln30, void %TILE_I.split, void %for.end72

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_I.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_I.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
TILE_I.split:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_3, i4 %tj_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="8">
<![CDATA[
TILE_I.split:3 %zext_ln31 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
TILE_I.split:4 %br_ln31 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0">
<![CDATA[
for.end72:0 %ret_ln74 = ret

]]></Node>
<StgValue><ssdm name="ret_ln74"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NOUT:0 %ti = phi i4 %add_ln31, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NOUT:1 %icmp_ln31 = icmp_eq  i4 %ti, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NOUT:2 %add_ln31 = add i4 %ti, i4 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NOUT:3 %br_ln31 = br i1 %icmp_ln31, void %NOUT.split, void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NOUT.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NOUT.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
NOUT.split:2 %br_ln90 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70:0 %store_ln30 = store i4 %add_ln30, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
for.inc70:1 %br_ln30 = br void %TILE_I

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty = phi i10 0, void %NOUT.split, i10 %empty_97, void %memset.loop.i.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop.i:1 %exitcond4 = icmp_eq  i10 %empty, i10 625

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop.i:2 %empty_97 = add i10 %empty, i10 1

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:3 %br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %IN_BUFFER_NIN.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
memset.loop.i.split:1 %p_cast54 = zext i10 %empty

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:2 %input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memset.loop.i.split:3 %store_ln0 = store i32 0, i10 %input_fm_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split:4 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
IN_BUFFER_NIN.i:0 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="4">
<![CDATA[
IN_BUFFER_NIN.i:1 %ti_cast20 = zext i4 %ti

]]></Node>
<StgValue><ssdm name="ti_cast20"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
IN_BUFFER_NIN.i:2 %br_ln93 = br void %IN_BUFFER_BX.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
IN_BUFFER_BX.i:0 %by = phi i5 %add_ln93, void %for.inc22.i, i5 0, void %IN_BUFFER_NIN.i

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
IN_BUFFER_BX.i:1 %phi_mul = phi i10 %add_ln93_1, void %for.inc22.i, i10 0, void %IN_BUFFER_NIN.i

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i:2 %add_ln93_1 = add i10 %phi_mul, i10 25

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="5">
<![CDATA[
IN_BUFFER_BX.i:3 %zext_ln93 = zext i5 %by

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
IN_BUFFER_BX.i:4 %icmp_ln93 = icmp_eq  i5 %by, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
IN_BUFFER_BX.i:5 %add_ln93 = add i5 %by, i5 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN_BUFFER_BX.i:6 %br_ln93 = br i1 %icmp_ln93, void %IN_BUFFER_BX.i.split, void %TY.preheader

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN_BUFFER_BX.i.split:0 %speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln93"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN_BUFFER_BX.i.split:1 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
IN_BUFFER_BX.i.split:2 %tmp1 = add i6 %zext_ln93, i6 60

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="6">
<![CDATA[
IN_BUFFER_BX.i.split:3 %tmp1_cast = sext i6 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:4 %empty_98 = add i10 %tmp1_cast, i10 %zext_ln31

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
IN_BUFFER_BX.i.split:5 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_98, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:6 %icmp_ln52 = icmp_sgt  i10 %empty_98, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
IN_BUFFER_BX.i.split:7 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_98, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:8 %select_ln51 = select i1 %tmp_8, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
IN_BUFFER_BX.i.split:9 %or_ln51 = or i1 %tmp_7, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:10 %yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_98

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:11 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
IN_BUFFER_BX.i.split:12 %shl_ln101_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln101_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="12">
<![CDATA[
IN_BUFFER_BX.i.split:13 %sext_ln101 = sext i12 %shl_ln101_1

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
IN_BUFFER_BX.i.split:14 %sub_ln101 = sub i20 %shl_ln, i20 %sext_ln101

]]></Node>
<StgValue><ssdm name="sub_ln101"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="20">
<![CDATA[
IN_BUFFER_BX.i.split:15 %sext_ln94 = sext i20 %sub_ln101

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
IN_BUFFER_BX.i.split:16 %br_ln94 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
TY.preheader:0 %br_ln44 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i5 %add_ln94, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="5">
<![CDATA[
for.inc.i:1 %zext_ln101 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %add_ln101_2 = add i10 %phi_mul, i10 %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i:3 %zext_ln101_1 = zext i10 %add_ln101_2

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="5">
<![CDATA[
for.inc.i:5 %zext_ln94 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:6 %icmp_ln94 = icmp_eq  i5 %bx, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:7 %add_ln94 = add i5 %bx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln94 = br i1 %icmp_ln94, void %for.inc.i.split, void %for.inc22.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.i.split:2 %tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="8">
<![CDATA[
for.inc.i.split:3 %zext_ln97 = zext i8 %tmp4

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:4 %add_ln97_1 = add i6 %zext_ln94, i6 60

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="6">
<![CDATA[
for.inc.i.split:5 %sext_ln97 = sext i6 %add_ln97_1

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:6 %add_ln97 = add i10 %sext_ln97, i10 %zext_ln97

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:7 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln97, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:8 %icmp_ln52_2 = icmp_sgt  i10 %add_ln97, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:9 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln97, i32 9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:10 %or_ln51_2 = or i1 %tmp_9, i1 %icmp_ln52_2

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:11 %select_ln51_5 = select i1 %tmp_10, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51_5"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:12 %select_ln51_6 = select i1 %or_ln51_2, i10 %select_ln51_5, i10 %add_ln97

]]></Node>
<StgValue><ssdm name="select_ln51_6"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.i.split:13 %shl_ln101_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln101_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i.split:14 %sext_ln101_2 = sext i12 %shl_ln101_2

]]></Node>
<StgValue><ssdm name="sext_ln101_2"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %add_ln101 = add i64 %sext_ln101_2, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:16 %add_ln101_1 = add i64 %add_ln101, i64 %sext_ln94

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:17 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln101_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i.split:18 %sext_ln101_1 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln101_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.i:0 %br_ln93 = br void %IN_BUFFER_BX.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="164" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="165" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i.split:21 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln94"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:22 %bitcast_ln101 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln101"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.i.split:23 %store_ln101 = store i32 %bitcast_ln101, i10 %input_fm_buffer_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:24 %br_ln94 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TY:0 %nout = phi i7 %add_ln44, void %for.inc64, i7 0, void %TY.preheader

]]></Node>
<StgValue><ssdm name="nout"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
TY:1 %phi_mul49 = phi i15 %add_ln44_1, void %for.inc64, i15 0, void %TY.preheader

]]></Node>
<StgValue><ssdm name="phi_mul49"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TY:2 %add_ln44_1 = add i15 %phi_mul49, i15 324

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="7">
<![CDATA[
TY:3 %nout_cast = zext i7 %nout

]]></Node>
<StgValue><ssdm name="nout_cast"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
TY:4 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="11">
<![CDATA[
TY:5 %tmp_17_cast = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TY:6 %empty_99 = add i12 %tmp_17_cast, i12 %nout_cast

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TY:7 %icmp_ln44 = icmp_eq  i7 %nout, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TY:8 %add_ln44 = add i7 %nout, i7 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY:9 %br_ln44 = br i1 %icmp_ln44, void %TY.split, void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.split:0 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.split:1 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="15">
<![CDATA[
TY.split:2 %zext_ln47 = zext i15 %phi_mul49

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
TY.split:3 %add_ln47 = add i64 %zext_ln47, i64 %conv1_weights_read

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
TY.split:4 %trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="62">
<![CDATA[
TY.split:5 %sext_ln51 = sext i62 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
TY.split:6 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
TY.split:7 %br_ln47 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
TX:0 %ty = phi i5 %add_ln47_1, void %for.inc61, i5 0, void %TY.split

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="5">
<![CDATA[
TX:1 %ty_cast = zext i5 %ty

]]></Node>
<StgValue><ssdm name="ty_cast"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TX:2 %empty_100 = add i12 %empty_99, i12 %ty_cast

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="12">
<![CDATA[
TX:3 %p_cast = zext i12 %empty_100

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="12">
<![CDATA[
TX:4 %empty_101 = trunc i12 %empty_100

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
TX:5 %p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_101, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TX:6 %empty_102 = add i15 %p_shl2, i15 %p_cast

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:7 %icmp_ln47 = icmp_eq  i5 %ty, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:8 %add_ln47_1 = add i5 %ty, i5 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:9 %br_ln47 = br i1 %icmp_ln47, void %TX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln47"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln48 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:0 %br_ln44 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
KY:0 %tx = phi i5 %add_ln48, void %for.inc58, i5 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="5">
<![CDATA[
KY:1 %tx_cast = zext i5 %tx

]]></Node>
<StgValue><ssdm name="tx_cast"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KY:2 %empty_103 = add i15 %empty_102, i15 %tx_cast

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="15">
<![CDATA[
KY:3 %p_cast60 = zext i15 %empty_103

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:4 %output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:5 %icmp_ln48 = icmp_eq  i5 %tx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:6 %add_ln48 = add i5 %tx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:7 %br_ln48 = br i1 %icmp_ln48, void %KY.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln47 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="214" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="215" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="216" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="218" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="219" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="220" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="15">
<![CDATA[
KY.split:2 %output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="15">
<![CDATA[
KY.split:2 %output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_104 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_9, i32 81

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
KY.split:4 %br_ln51 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX:0 %ky = phi i4 %add_ln51, void %for.inc55, i4 0, void %KY.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX:1 %add51_lcssa_lcssa18 = phi i32 %add51_lcssa17, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split

]]></Node>
<StgValue><ssdm name="add51_lcssa_lcssa18"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="4">
<![CDATA[
KX:2 %zext_ln51 = zext i4 %ky

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX:3 %icmp_ln51 = icmp_eq  i4 %ky, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX:4 %add_ln51 = add i4 %ky, i4 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX:5 %br_ln51 = br i1 %icmp_ln51, void %KX.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KX.split:2 %empty_105 = add i5 %zext_ln51, i5 %ty

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="5">
<![CDATA[
KX.split:3 %zext_ln61 = zext i5 %empty_105

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:4 %mul_ln61 = mul i10 %zext_ln61, i10 25

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
KX.split:5 %br_ln52 = br void %NIN

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
for.inc58:0 %store_ln61 = store i32 %add51_lcssa_lcssa18, i15 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln48 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN:0 %kx = phi i4 %add_ln52, void %NIN.split, i4 0, void %KX.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN:1 %add51_lcssa17 = phi i32 %add, void %NIN.split, i32 %add51_lcssa_lcssa18, void %KX.split

]]></Node>
<StgValue><ssdm name="add51_lcssa17"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="4">
<![CDATA[
NIN:2 %zext_ln52 = zext i4 %kx

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN:3 %icmp_ln52_3 = icmp_eq  i4 %kx, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln52_3"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN:4 %add_ln52 = add i4 %kx, i4 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN:5 %br_ln52 = br i1 %icmp_ln52_3, void %NIN.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
NIN.split:2 %add_ln56 = add i5 %zext_ln52, i5 %tx

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="5">
<![CDATA[
NIN.split:3 %zext_ln61_1 = zext i5 %add_ln56

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
NIN.split:4 %add_ln61 = add i10 %mul_ln61, i10 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
NIN.split:5 %zext_ln61_2 = zext i10 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.split:6 %input_fm_buffer_2_0_addr_2 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
NIN.split:9 %input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_load"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln51 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="254" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
NIN.split:7 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
NIN.split:9 %input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_2_0_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="256" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
NIN.split:8 %bitcast_ln61 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="258" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="259" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="260" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="261" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="262" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add = fadd i32 %add51_lcssa17, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
NIN.split:12 %br_ln52 = br void %NIN

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="267" st_id="38" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="268" st_id="39" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="269" st_id="40" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="270" st_id="41" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="271" st_id="42" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="272" st_id="43" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="273" st_id="44" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="274" st_id="45" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_106 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="275" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:1 %br_ln114 = br void %OUT_BUFFER_TY.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:0 %nout_2 = phi i7 %add_ln114, void %for.inc43.i, i7 0, void %for.inc67

]]></Node>
<StgValue><ssdm name="nout_2"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:7 %icmp_ln114 = icmp_eq  i7 %nout_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:8 %add_ln114 = add i7 %nout_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="279" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:1 %phi_mul51 = phi i24 %add_ln114_1, void %for.inc43.i, i24 0, void %for.inc67

]]></Node>
<StgValue><ssdm name="phi_mul51"/></StgValue>
</operation>

<operation id="280" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
OUT_BUFFER_TY.i:2 %add_ln114_1 = add i24 %phi_mul51, i24 260100

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:3 %zext_ln118 = zext i7 %nout_2

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
OUT_BUFFER_TY.i:4 %tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="11">
<![CDATA[
OUT_BUFFER_TY.i:5 %zext_ln118_5 = zext i11 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
OUT_BUFFER_TY.i:6 %add_ln118_5 = add i12 %zext_ln118_5, i12 %zext_ln118

]]></Node>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:9 %br_ln114 = br i1 %icmp_ln114, void %OUT_BUFFER_TY.i.split, void %memset.loop.i25.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT_BUFFER_TY.i.split:0 %speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln114"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:1 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:2 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
OUT_BUFFER_TY.i.split:3 %empty_107 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="24">
<![CDATA[
OUT_BUFFER_TY.i.split:4 %zext_ln115 = zext i24 %phi_mul51

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
OUT_BUFFER_TY.i.split:5 %add_ln118_2 = add i64 %zext_ln115, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:6 %br_ln115 = br void %OUT_BUFFER_TX.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i25.preheader:0 %br_ln0 = br void %memset.loop.i25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="294" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TX.i:0 %ty_4 = phi i5 %add_ln115, void %for.inc40.i, i5 0, void %OUT_BUFFER_TY.i.split

]]></Node>
<StgValue><ssdm name="ty_4"/></StgValue>
</operation>

<operation id="295" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:1 %zext_ln118_6 = zext i5 %ty_4

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="296" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
OUT_BUFFER_TX.i:2 %add_ln118_6 = add i12 %add_ln118_5, i12 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="add_ln118_6"/></StgValue>
</operation>

<operation id="297" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="12">
<![CDATA[
OUT_BUFFER_TX.i:3 %zext_ln118_7 = zext i12 %add_ln118_6

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="12">
<![CDATA[
OUT_BUFFER_TX.i:4 %trunc_ln118 = trunc i12 %add_ln118_6

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
OUT_BUFFER_TX.i:5 %p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
OUT_BUFFER_TX.i:6 %add_ln118_7 = add i15 %p_shl4, i15 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="add_ln118_7"/></StgValue>
</operation>

<operation id="301" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:7 %zext_ln115_1 = zext i5 %ty_4

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="302" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:8 %icmp_ln115 = icmp_eq  i5 %ty_4, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="303" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
OUT_BUFFER_TX.i:9 %add_ln115 = add i5 %ty_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="304" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TX.i:10 %br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TX.i.split, void %for.inc43.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="305" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT_BUFFER_TX.i.split:0 %speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln115"/></StgValue>
</operation>

<operation id="306" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT_BUFFER_TX.i.split:1 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="307" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
OUT_BUFFER_TX.i.split:2 %empty_108 = add i8 %zext_ln115_1, i8 %tmp

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
OUT_BUFFER_TX.i.split:3 %shl_ln5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_108, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="19" op_0_bw="18">
<![CDATA[
OUT_BUFFER_TX.i.split:4 %zext_ln118_1 = zext i18 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="310" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
OUT_BUFFER_TX.i.split:5 %shl_ln118_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_108, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln118_1"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="10">
<![CDATA[
OUT_BUFFER_TX.i.split:6 %zext_ln118_2 = zext i10 %shl_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
OUT_BUFFER_TX.i.split:7 %sub_ln118 = sub i19 %zext_ln118_1, i19 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TX.i.split:8 %br_ln116 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="314" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
for.inc43.i:0 %br_ln114 = br void %OUT_BUFFER_TY.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="315" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body8.i:0 %tx_4 = phi i5 %add_ln116, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split

]]></Node>
<StgValue><ssdm name="tx_4"/></StgValue>
</operation>

<operation id="316" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="5">
<![CDATA[
for.body8.i:1 %zext_ln118_8 = zext i5 %tx_4

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="317" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body8.i:2 %add_ln118_8 = add i15 %add_ln118_7, i15 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="add_ln118_8"/></StgValue>
</operation>

<operation id="318" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="15">
<![CDATA[
for.body8.i:3 %zext_ln118_9 = zext i15 %add_ln118_8

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="319" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i:4 %output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="320" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i:5 %icmp_ln116 = icmp_eq  i5 %tx_4, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="321" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i:6 %add_ln116 = add i5 %tx_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="322" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:7 %br_ln116 = br i1 %icmp_ln116, void %for.body8.i.split, void %for.inc40.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="323" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="15">
<![CDATA[
for.body8.i.split:2 %output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_1"/></StgValue>
</operation>

<operation id="324" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.i.split:4 %add_ln118 = add i5 %ti_cast20, i5 %tx_4

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="325" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="5">
<![CDATA[
for.body8.i.split:5 %zext_ln118_3 = zext i5 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="326" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.split:6 %add_ln118_1 = add i8 %zext_ln118_3, i8 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="327" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.body8.i.split:7 %shl_ln118_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln118_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln118_2"/></StgValue>
</operation>

<operation id="328" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="19" op_0_bw="10">
<![CDATA[
for.body8.i.split:8 %zext_ln118_4 = zext i10 %shl_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="329" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body8.i.split:9 %add_ln118_4 = add i19 %sub_ln118, i19 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="add_ln118_4"/></StgValue>
</operation>

<operation id="330" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="19">
<![CDATA[
for.body8.i.split:10 %sext_ln118_1 = sext i19 %add_ln118_4

]]></Node>
<StgValue><ssdm name="sext_ln118_1"/></StgValue>
</operation>

<operation id="331" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body8.i.split:11 %add_ln118_3 = add i64 %sext_ln118_1, i64 %add_ln118_2

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="332" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split:13 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln118_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="333" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="62">
<![CDATA[
for.body8.i.split:14 %sext_ln118 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="334" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body8.i.split:15 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln118

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="335" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
for.inc40.i:0 %br_ln115 = br void %OUT_BUFFER_TX.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="336" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="15">
<![CDATA[
for.body8.i.split:2 %output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_1"/></StgValue>
</operation>

<operation id="337" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.i.split:24 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="338" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_107

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="339" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_107

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="340" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_107

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="341" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:3 %add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_107

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="342" st_id="55" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:21 %tmp_5 = fcmp_olt  i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="343" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
for.body8.i.split:12 %bitcast_ln118 = bitcast i32 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln118"/></StgValue>
</operation>

<operation id="344" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split:16 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln118, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="345" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="32">
<![CDATA[
for.body8.i.split:17 %trunc_ln119 = trunc i32 %bitcast_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="346" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.split:18 %icmp_ln119 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="347" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.i.split:19 %icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="348" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split:20 %or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="349" st_id="56" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i.split:21 %tmp_5 = fcmp_olt  i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="350" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.split:22 %and_ln119 = and i1 %or_ln119, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="351" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.i.split:23 %select_ln119 = select i1 %and_ln119, i32 0, i32 %bitcast_ln118

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="352" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body8.i.split:25 %write_ln118 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_11, i32 %select_ln119, i4 15

]]></Node>
<StgValue><ssdm name="write_ln118"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="353" st_id="58" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body8.i.split:26 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="354" st_id="59" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body8.i.split:26 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="355" st_id="60" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body8.i.split:26 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="356" st_id="61" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body8.i.split:26 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="357" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.split:0 %speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln116"/></StgValue>
</operation>

<operation id="358" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.split:1 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="359" st_id="62" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body8.i.split:26 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="360" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.split:27 %br_ln116 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="361" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
memset.loop.i25:0 %empty_109 = phi i15 %empty_110, void %memset.loop.i25.split, i15 0, void %memset.loop.i25.preheader

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="362" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop.i25:1 %exitcond6015 = icmp_eq  i15 %empty_109, i15 18496

]]></Node>
<StgValue><ssdm name="exitcond6015"/></StgValue>
</operation>

<operation id="363" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop.i25:2 %empty_110 = add i15 %empty_109, i15 1

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="364" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i25:3 %br_ln0 = br i1 %exitcond6015, void %memset.loop.i25.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="365" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i25.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="366" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="15">
<![CDATA[
memset.loop.i25.split:1 %p_cast61 = zext i15 %empty_109

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="367" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i25.split:2 %output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr"/></StgValue>
</operation>

<operation id="368" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
memset.loop.i25.split:3 %store_ln0 = store i32 0, i15 %output_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="369" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i25.split:4 %br_ln0 = br void %memset.loop.i25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="370" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit:0 %br_ln31 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="450" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="451" name="input_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_ftmap"/></StgValue>
</port>
<port id="452" name="conv1_weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv1_weights"/></StgValue>
</port>
<port id="453" name="conv1_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv1_biases"/></StgValue>
</port>
<port id="454" name="output_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_ftmap"/></StgValue>
</port>
<port id="455" name="input_fm_buffer_2_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="456" name="output_fm_buffer_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="458" from="StgValue_457" to="tj" fromId="457" toId="64">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="459" toId="65">
</dataflow>
<dataflow id="461" from="gmem" to="specinterface_ln0" fromId="450" toId="65">
</dataflow>
<dataflow id="463" from="empty_21" to="specinterface_ln0" fromId="462" toId="65">
</dataflow>
<dataflow id="465" from="StgValue_464" to="specinterface_ln0" fromId="464" toId="65">
</dataflow>
<dataflow id="466" from="StgValue_464" to="specinterface_ln0" fromId="464" toId="65">
</dataflow>
<dataflow id="468" from="empty_32" to="specinterface_ln0" fromId="467" toId="65">
</dataflow>
<dataflow id="469" from="StgValue_464" to="specinterface_ln0" fromId="464" toId="65">
</dataflow>
<dataflow id="470" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="65">
</dataflow>
<dataflow id="472" from="empty_39" to="specinterface_ln0" fromId="471" toId="65">
</dataflow>
<dataflow id="474" from="empty_35" to="specinterface_ln0" fromId="473" toId="65">
</dataflow>
<dataflow id="475" from="empty_32" to="specinterface_ln0" fromId="467" toId="65">
</dataflow>
<dataflow id="477" from="StgValue_476" to="specinterface_ln0" fromId="476" toId="65">
</dataflow>
<dataflow id="478" from="StgValue_476" to="specinterface_ln0" fromId="476" toId="65">
</dataflow>
<dataflow id="479" from="StgValue_476" to="specinterface_ln0" fromId="476" toId="65">
</dataflow>
<dataflow id="480" from="StgValue_476" to="specinterface_ln0" fromId="476" toId="65">
</dataflow>
<dataflow id="481" from="empty_32" to="specinterface_ln0" fromId="467" toId="65">
</dataflow>
<dataflow id="482" from="empty_32" to="specinterface_ln0" fromId="467" toId="65">
</dataflow>
<dataflow id="484" from="StgValue_483" to="specinterface_ln0" fromId="483" toId="65">
</dataflow>
<dataflow id="485" from="StgValue_464" to="specinterface_ln0" fromId="464" toId="65">
</dataflow>
<dataflow id="487" from="_ssdm_op_Read.ap_auto.i64" to="output_ftmap_read" fromId="486" toId="66">
</dataflow>
<dataflow id="488" from="output_ftmap" to="output_ftmap_read" fromId="454" toId="66">
</dataflow>
<dataflow id="489" from="_ssdm_op_Read.ap_auto.i64" to="conv1_biases_read" fromId="486" toId="67">
</dataflow>
<dataflow id="490" from="conv1_biases" to="conv1_biases_read" fromId="453" toId="67">
</dataflow>
<dataflow id="491" from="_ssdm_op_Read.ap_auto.i64" to="conv1_weights_read" fromId="486" toId="68">
</dataflow>
<dataflow id="492" from="conv1_weights" to="conv1_weights_read" fromId="452" toId="68">
</dataflow>
<dataflow id="493" from="_ssdm_op_Read.ap_auto.i64" to="input_ftmap_read" fromId="486" toId="69">
</dataflow>
<dataflow id="494" from="input_ftmap" to="input_ftmap_read" fromId="451" toId="69">
</dataflow>
<dataflow id="496" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="495" toId="70">
</dataflow>
<dataflow id="497" from="conv1_biases_read" to="trunc_ln" fromId="67" toId="70">
</dataflow>
<dataflow id="499" from="StgValue_498" to="trunc_ln" fromId="498" toId="70">
</dataflow>
<dataflow id="501" from="StgValue_500" to="trunc_ln" fromId="500" toId="70">
</dataflow>
<dataflow id="502" from="trunc_ln" to="sext_ln114" fromId="70" toId="71">
</dataflow>
<dataflow id="503" from="gmem" to="gmem_addr" fromId="450" toId="72">
</dataflow>
<dataflow id="504" from="sext_ln114" to="gmem_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="506" from="StgValue_505" to="store_ln30" fromId="505" toId="73">
</dataflow>
<dataflow id="507" from="tj" to="store_ln30" fromId="64" toId="73">
</dataflow>
<dataflow id="508" from="tj" to="tj_3" fromId="64" toId="75">
</dataflow>
<dataflow id="509" from="tj_3" to="icmp_ln30" fromId="75" toId="76">
</dataflow>
<dataflow id="511" from="StgValue_510" to="icmp_ln30" fromId="510" toId="76">
</dataflow>
<dataflow id="512" from="tj_3" to="add_ln30" fromId="75" toId="77">
</dataflow>
<dataflow id="514" from="StgValue_513" to="add_ln30" fromId="513" toId="77">
</dataflow>
<dataflow id="515" from="icmp_ln30" to="br_ln30" fromId="76" toId="78">
</dataflow>
<dataflow id="517" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="516" toId="79">
</dataflow>
<dataflow id="519" from="StgValue_518" to="speclooptripcount_ln30" fromId="518" toId="79">
</dataflow>
<dataflow id="520" from="StgValue_518" to="speclooptripcount_ln30" fromId="518" toId="79">
</dataflow>
<dataflow id="521" from="StgValue_518" to="speclooptripcount_ln30" fromId="518" toId="79">
</dataflow>
<dataflow id="523" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="522" toId="80">
</dataflow>
<dataflow id="525" from="empty_38" to="specloopname_ln30" fromId="524" toId="80">
</dataflow>
<dataflow id="527" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp" fromId="526" toId="81">
</dataflow>
<dataflow id="528" from="tj_3" to="tmp" fromId="75" toId="81">
</dataflow>
<dataflow id="529" from="tj_3" to="tmp" fromId="75" toId="81">
</dataflow>
<dataflow id="530" from="tmp" to="zext_ln31" fromId="81" toId="82">
</dataflow>
<dataflow id="531" from="add_ln31" to="ti" fromId="87" toId="85">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="532" from="br_ln31" to="ti" fromId="370" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="533" from="StgValue_505" to="ti" fromId="505" toId="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="534" from="br_ln31" to="ti" fromId="83" toId="85">
</dataflow>
<dataflow id="535" from="ti" to="icmp_ln31" fromId="85" toId="86">
</dataflow>
<dataflow id="536" from="StgValue_510" to="icmp_ln31" fromId="510" toId="86">
</dataflow>
<dataflow id="537" from="ti" to="add_ln31" fromId="85" toId="87">
</dataflow>
<dataflow id="538" from="StgValue_513" to="add_ln31" fromId="513" toId="87">
</dataflow>
<dataflow id="539" from="icmp_ln31" to="br_ln31" fromId="86" toId="88">
</dataflow>
<dataflow id="540" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="516" toId="89">
</dataflow>
<dataflow id="541" from="StgValue_518" to="speclooptripcount_ln31" fromId="518" toId="89">
</dataflow>
<dataflow id="542" from="StgValue_518" to="speclooptripcount_ln31" fromId="518" toId="89">
</dataflow>
<dataflow id="543" from="StgValue_518" to="speclooptripcount_ln31" fromId="518" toId="89">
</dataflow>
<dataflow id="544" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="522" toId="90">
</dataflow>
<dataflow id="546" from="empty_20" to="specloopname_ln31" fromId="545" toId="90">
</dataflow>
<dataflow id="547" from="add_ln30" to="store_ln30" fromId="77" toId="92">
</dataflow>
<dataflow id="548" from="tj" to="store_ln30" fromId="64" toId="92">
</dataflow>
<dataflow id="550" from="StgValue_549" to="empty" fromId="549" toId="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="551" from="br_ln90" to="empty" fromId="91" toId="94">
</dataflow>
<dataflow id="552" from="empty_97" to="empty" fromId="96" toId="94">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="553" from="br_ln0" to="empty" fromId="102" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="554" from="empty" to="exitcond4" fromId="94" toId="95">
</dataflow>
<dataflow id="556" from="StgValue_555" to="exitcond4" fromId="555" toId="95">
</dataflow>
<dataflow id="557" from="empty" to="empty_97" fromId="94" toId="96">
</dataflow>
<dataflow id="559" from="StgValue_558" to="empty_97" fromId="558" toId="96">
</dataflow>
<dataflow id="560" from="exitcond4" to="br_ln0" fromId="95" toId="97">
</dataflow>
<dataflow id="561" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="516" toId="98">
</dataflow>
<dataflow id="563" from="StgValue_562" to="speclooptripcount_ln0" fromId="562" toId="98">
</dataflow>
<dataflow id="564" from="StgValue_562" to="speclooptripcount_ln0" fromId="562" toId="98">
</dataflow>
<dataflow id="565" from="StgValue_562" to="speclooptripcount_ln0" fromId="562" toId="98">
</dataflow>
<dataflow id="566" from="empty" to="p_cast54" fromId="94" toId="99">
</dataflow>
<dataflow id="567" from="input_fm_buffer_2_0" to="input_fm_buffer_2_0_addr" fromId="455" toId="100">
</dataflow>
<dataflow id="569" from="StgValue_568" to="input_fm_buffer_2_0_addr" fromId="568" toId="100">
</dataflow>
<dataflow id="570" from="p_cast54" to="input_fm_buffer_2_0_addr" fromId="99" toId="100">
</dataflow>
<dataflow id="572" from="StgValue_571" to="store_ln0" fromId="571" toId="101">
</dataflow>
<dataflow id="573" from="input_fm_buffer_2_0_addr" to="store_ln0" fromId="100" toId="101">
</dataflow>
<dataflow id="574" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl1" fromId="526" toId="103">
</dataflow>
<dataflow id="575" from="ti" to="p_shl1" fromId="85" toId="103">
</dataflow>
<dataflow id="576" from="StgValue_505" to="p_shl1" fromId="505" toId="103">
</dataflow>
<dataflow id="577" from="ti" to="ti_cast20" fromId="85" toId="104">
</dataflow>
<dataflow id="578" from="add_ln93" to="by" fromId="111" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="579" from="br_ln93" to="by" fromId="158" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="581" from="StgValue_580" to="by" fromId="580" toId="106">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="582" from="br_ln93" to="by" fromId="105" toId="106">
</dataflow>
<dataflow id="583" from="add_ln93_1" to="phi_mul" fromId="108" toId="107">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="584" from="br_ln93" to="phi_mul" fromId="158" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="585" from="StgValue_549" to="phi_mul" fromId="549" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="586" from="br_ln93" to="phi_mul" fromId="105" toId="107">
</dataflow>
<dataflow id="587" from="phi_mul" to="add_ln93_1" fromId="107" toId="108">
</dataflow>
<dataflow id="589" from="StgValue_588" to="add_ln93_1" fromId="588" toId="108">
</dataflow>
<dataflow id="590" from="by" to="zext_ln93" fromId="106" toId="109">
</dataflow>
<dataflow id="591" from="by" to="icmp_ln93" fromId="106" toId="110">
</dataflow>
<dataflow id="593" from="StgValue_592" to="icmp_ln93" fromId="592" toId="110">
</dataflow>
<dataflow id="594" from="by" to="add_ln93" fromId="106" toId="111">
</dataflow>
<dataflow id="596" from="StgValue_595" to="add_ln93" fromId="595" toId="111">
</dataflow>
<dataflow id="597" from="icmp_ln93" to="br_ln93" fromId="110" toId="112">
</dataflow>
<dataflow id="598" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln93" fromId="516" toId="113">
</dataflow>
<dataflow id="600" from="StgValue_599" to="speclooptripcount_ln93" fromId="599" toId="113">
</dataflow>
<dataflow id="601" from="StgValue_599" to="speclooptripcount_ln93" fromId="599" toId="113">
</dataflow>
<dataflow id="602" from="StgValue_599" to="speclooptripcount_ln93" fromId="599" toId="113">
</dataflow>
<dataflow id="603" from="_ssdm_op_SpecLoopName" to="specloopname_ln93" fromId="522" toId="114">
</dataflow>
<dataflow id="605" from="empty_11" to="specloopname_ln93" fromId="604" toId="114">
</dataflow>
<dataflow id="606" from="zext_ln93" to="tmp1" fromId="109" toId="115">
</dataflow>
<dataflow id="608" from="StgValue_607" to="tmp1" fromId="607" toId="115">
</dataflow>
<dataflow id="609" from="tmp1" to="tmp1_cast" fromId="115" toId="116">
</dataflow>
<dataflow id="610" from="tmp1_cast" to="empty_98" fromId="116" toId="117">
</dataflow>
<dataflow id="611" from="zext_ln31" to="empty_98" fromId="82" toId="117">
</dataflow>
<dataflow id="613" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_7" fromId="612" toId="118">
</dataflow>
<dataflow id="614" from="empty_98" to="tmp_7" fromId="117" toId="118">
</dataflow>
<dataflow id="616" from="StgValue_615" to="tmp_7" fromId="615" toId="118">
</dataflow>
<dataflow id="617" from="empty_98" to="icmp_ln52" fromId="117" toId="119">
</dataflow>
<dataflow id="619" from="StgValue_618" to="icmp_ln52" fromId="618" toId="119">
</dataflow>
<dataflow id="620" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_8" fromId="612" toId="120">
</dataflow>
<dataflow id="621" from="empty_98" to="tmp_8" fromId="117" toId="120">
</dataflow>
<dataflow id="622" from="StgValue_615" to="tmp_8" fromId="615" toId="120">
</dataflow>
<dataflow id="623" from="tmp_8" to="select_ln51" fromId="120" toId="121">
</dataflow>
<dataflow id="624" from="StgValue_549" to="select_ln51" fromId="549" toId="121">
</dataflow>
<dataflow id="625" from="StgValue_618" to="select_ln51" fromId="618" toId="121">
</dataflow>
<dataflow id="626" from="tmp_7" to="or_ln51" fromId="118" toId="122">
</dataflow>
<dataflow id="627" from="icmp_ln52" to="or_ln51" fromId="119" toId="122">
</dataflow>
<dataflow id="628" from="or_ln51" to="yClamped" fromId="122" toId="123">
</dataflow>
<dataflow id="629" from="select_ln51" to="yClamped" fromId="121" toId="123">
</dataflow>
<dataflow id="630" from="empty_98" to="yClamped" fromId="117" toId="123">
</dataflow>
<dataflow id="632" from="_ssdm_op_BitConcatenate.i20.i10.i10" to="shl_ln" fromId="631" toId="124">
</dataflow>
<dataflow id="633" from="yClamped" to="shl_ln" fromId="123" toId="124">
</dataflow>
<dataflow id="634" from="StgValue_549" to="shl_ln" fromId="549" toId="124">
</dataflow>
<dataflow id="636" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln101_1" fromId="635" toId="125">
</dataflow>
<dataflow id="637" from="yClamped" to="shl_ln101_1" fromId="123" toId="125">
</dataflow>
<dataflow id="639" from="StgValue_638" to="shl_ln101_1" fromId="638" toId="125">
</dataflow>
<dataflow id="640" from="shl_ln101_1" to="sext_ln101" fromId="125" toId="126">
</dataflow>
<dataflow id="641" from="shl_ln" to="sub_ln101" fromId="124" toId="127">
</dataflow>
<dataflow id="642" from="sext_ln101" to="sub_ln101" fromId="126" toId="127">
</dataflow>
<dataflow id="643" from="sub_ln101" to="sext_ln94" fromId="127" toId="128">
</dataflow>
<dataflow id="644" from="add_ln94" to="bx" fromId="138" toId="131">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="645" from="br_ln94" to="bx" fromId="172" toId="131">
<BackEdge/>
</dataflow>
<dataflow id="646" from="StgValue_580" to="bx" fromId="580" toId="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="647" from="br_ln94" to="bx" fromId="129" toId="131">
</dataflow>
<dataflow id="648" from="bx" to="zext_ln101" fromId="131" toId="132">
</dataflow>
<dataflow id="649" from="phi_mul" to="add_ln101_2" fromId="107" toId="133">
</dataflow>
<dataflow id="650" from="zext_ln101" to="add_ln101_2" fromId="132" toId="133">
</dataflow>
<dataflow id="651" from="add_ln101_2" to="zext_ln101_1" fromId="133" toId="134">
</dataflow>
<dataflow id="652" from="input_fm_buffer_2_0" to="input_fm_buffer_2_0_addr_1" fromId="455" toId="135">
</dataflow>
<dataflow id="653" from="StgValue_568" to="input_fm_buffer_2_0_addr_1" fromId="568" toId="135">
</dataflow>
<dataflow id="654" from="zext_ln101_1" to="input_fm_buffer_2_0_addr_1" fromId="134" toId="135">
</dataflow>
<dataflow id="655" from="bx" to="zext_ln94" fromId="131" toId="136">
</dataflow>
<dataflow id="656" from="bx" to="icmp_ln94" fromId="131" toId="137">
</dataflow>
<dataflow id="657" from="StgValue_592" to="icmp_ln94" fromId="592" toId="137">
</dataflow>
<dataflow id="658" from="bx" to="add_ln94" fromId="131" toId="138">
</dataflow>
<dataflow id="659" from="StgValue_595" to="add_ln94" fromId="595" toId="138">
</dataflow>
<dataflow id="660" from="icmp_ln94" to="br_ln94" fromId="137" toId="139">
</dataflow>
<dataflow id="661" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp4" fromId="526" toId="140">
</dataflow>
<dataflow id="662" from="ti" to="tmp4" fromId="85" toId="140">
</dataflow>
<dataflow id="663" from="ti" to="tmp4" fromId="85" toId="140">
</dataflow>
<dataflow id="664" from="tmp4" to="zext_ln97" fromId="140" toId="141">
</dataflow>
<dataflow id="665" from="zext_ln94" to="add_ln97_1" fromId="136" toId="142">
</dataflow>
<dataflow id="666" from="StgValue_607" to="add_ln97_1" fromId="607" toId="142">
</dataflow>
<dataflow id="667" from="add_ln97_1" to="sext_ln97" fromId="142" toId="143">
</dataflow>
<dataflow id="668" from="sext_ln97" to="add_ln97" fromId="143" toId="144">
</dataflow>
<dataflow id="669" from="zext_ln97" to="add_ln97" fromId="141" toId="144">
</dataflow>
<dataflow id="670" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_9" fromId="612" toId="145">
</dataflow>
<dataflow id="671" from="add_ln97" to="tmp_9" fromId="144" toId="145">
</dataflow>
<dataflow id="672" from="StgValue_615" to="tmp_9" fromId="615" toId="145">
</dataflow>
<dataflow id="673" from="add_ln97" to="icmp_ln52_2" fromId="144" toId="146">
</dataflow>
<dataflow id="674" from="StgValue_618" to="icmp_ln52_2" fromId="618" toId="146">
</dataflow>
<dataflow id="675" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_10" fromId="612" toId="147">
</dataflow>
<dataflow id="676" from="add_ln97" to="tmp_10" fromId="144" toId="147">
</dataflow>
<dataflow id="677" from="StgValue_615" to="tmp_10" fromId="615" toId="147">
</dataflow>
<dataflow id="678" from="tmp_9" to="or_ln51_2" fromId="145" toId="148">
</dataflow>
<dataflow id="679" from="icmp_ln52_2" to="or_ln51_2" fromId="146" toId="148">
</dataflow>
<dataflow id="680" from="tmp_10" to="select_ln51_5" fromId="147" toId="149">
</dataflow>
<dataflow id="681" from="StgValue_549" to="select_ln51_5" fromId="549" toId="149">
</dataflow>
<dataflow id="682" from="StgValue_618" to="select_ln51_5" fromId="618" toId="149">
</dataflow>
<dataflow id="683" from="or_ln51_2" to="select_ln51_6" fromId="148" toId="150">
</dataflow>
<dataflow id="684" from="select_ln51_5" to="select_ln51_6" fromId="149" toId="150">
</dataflow>
<dataflow id="685" from="add_ln97" to="select_ln51_6" fromId="144" toId="150">
</dataflow>
<dataflow id="686" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln101_2" fromId="635" toId="151">
</dataflow>
<dataflow id="687" from="select_ln51_6" to="shl_ln101_2" fromId="150" toId="151">
</dataflow>
<dataflow id="688" from="StgValue_638" to="shl_ln101_2" fromId="638" toId="151">
</dataflow>
<dataflow id="689" from="shl_ln101_2" to="sext_ln101_2" fromId="151" toId="152">
</dataflow>
<dataflow id="690" from="sext_ln101_2" to="add_ln101" fromId="152" toId="153">
</dataflow>
<dataflow id="691" from="input_ftmap_read" to="add_ln101" fromId="69" toId="153">
</dataflow>
<dataflow id="692" from="add_ln101" to="add_ln101_1" fromId="153" toId="154">
</dataflow>
<dataflow id="693" from="sext_ln94" to="add_ln101_1" fromId="128" toId="154">
</dataflow>
<dataflow id="694" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="495" toId="155">
</dataflow>
<dataflow id="695" from="add_ln101_1" to="trunc_ln1" fromId="154" toId="155">
</dataflow>
<dataflow id="696" from="StgValue_498" to="trunc_ln1" fromId="498" toId="155">
</dataflow>
<dataflow id="697" from="StgValue_500" to="trunc_ln1" fromId="500" toId="155">
</dataflow>
<dataflow id="698" from="trunc_ln1" to="sext_ln101_1" fromId="155" toId="156">
</dataflow>
<dataflow id="699" from="gmem" to="gmem_addr_10" fromId="450" toId="157">
</dataflow>
<dataflow id="700" from="sext_ln101_1" to="gmem_addr_10" fromId="156" toId="157">
</dataflow>
<dataflow id="702" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="159">
</dataflow>
<dataflow id="703" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="159">
</dataflow>
<dataflow id="704" from="StgValue_457" to="gmem_load_req" fromId="457" toId="159">
</dataflow>
<dataflow id="705" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="160">
</dataflow>
<dataflow id="706" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="160">
</dataflow>
<dataflow id="707" from="StgValue_457" to="gmem_load_req" fromId="457" toId="160">
</dataflow>
<dataflow id="708" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="161">
</dataflow>
<dataflow id="709" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="161">
</dataflow>
<dataflow id="710" from="StgValue_457" to="gmem_load_req" fromId="457" toId="161">
</dataflow>
<dataflow id="711" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="162">
</dataflow>
<dataflow id="712" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="162">
</dataflow>
<dataflow id="713" from="StgValue_457" to="gmem_load_req" fromId="457" toId="162">
</dataflow>
<dataflow id="714" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="163">
</dataflow>
<dataflow id="715" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="163">
</dataflow>
<dataflow id="716" from="StgValue_457" to="gmem_load_req" fromId="457" toId="163">
</dataflow>
<dataflow id="717" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="164">
</dataflow>
<dataflow id="718" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="164">
</dataflow>
<dataflow id="719" from="StgValue_457" to="gmem_load_req" fromId="457" toId="164">
</dataflow>
<dataflow id="720" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="165">
</dataflow>
<dataflow id="721" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="165">
</dataflow>
<dataflow id="722" from="StgValue_457" to="gmem_load_req" fromId="457" toId="165">
</dataflow>
<dataflow id="723" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="701" toId="166">
</dataflow>
<dataflow id="724" from="gmem_addr_10" to="gmem_load_req" fromId="157" toId="166">
</dataflow>
<dataflow id="725" from="StgValue_457" to="gmem_load_req" fromId="457" toId="166">
</dataflow>
<dataflow id="727" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_10_read" fromId="726" toId="167">
</dataflow>
<dataflow id="728" from="gmem_addr_10" to="gmem_addr_10_read" fromId="157" toId="167">
</dataflow>
<dataflow id="729" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln94" fromId="516" toId="168">
</dataflow>
<dataflow id="730" from="StgValue_599" to="speclooptripcount_ln94" fromId="599" toId="168">
</dataflow>
<dataflow id="731" from="StgValue_599" to="speclooptripcount_ln94" fromId="599" toId="168">
</dataflow>
<dataflow id="732" from="StgValue_599" to="speclooptripcount_ln94" fromId="599" toId="168">
</dataflow>
<dataflow id="733" from="_ssdm_op_SpecLoopName" to="specloopname_ln94" fromId="522" toId="169">
</dataflow>
<dataflow id="735" from="empty_10" to="specloopname_ln94" fromId="734" toId="169">
</dataflow>
<dataflow id="736" from="gmem_addr_10_read" to="bitcast_ln101" fromId="167" toId="170">
</dataflow>
<dataflow id="737" from="bitcast_ln101" to="store_ln101" fromId="170" toId="171">
</dataflow>
<dataflow id="738" from="input_fm_buffer_2_0_addr_1" to="store_ln101" fromId="135" toId="171">
</dataflow>
<dataflow id="739" from="add_ln44" to="nout" fromId="181" toId="173">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="740" from="br_ln44" to="nout" fromId="204" toId="173">
<BackEdge/>
</dataflow>
<dataflow id="742" from="StgValue_741" to="nout" fromId="741" toId="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="743" from="br_ln44" to="nout" fromId="130" toId="173">
</dataflow>
<dataflow id="744" from="add_ln44_1" to="phi_mul49" fromId="175" toId="174">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="745" from="br_ln44" to="phi_mul49" fromId="204" toId="174">
<BackEdge/>
</dataflow>
<dataflow id="747" from="StgValue_746" to="phi_mul49" fromId="746" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="748" from="br_ln44" to="phi_mul49" fromId="130" toId="174">
</dataflow>
<dataflow id="749" from="phi_mul49" to="add_ln44_1" fromId="174" toId="175">
</dataflow>
<dataflow id="751" from="StgValue_750" to="add_ln44_1" fromId="750" toId="175">
</dataflow>
<dataflow id="752" from="nout" to="nout_cast" fromId="173" toId="176">
</dataflow>
<dataflow id="754" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_s" fromId="753" toId="177">
</dataflow>
<dataflow id="755" from="nout" to="tmp_s" fromId="173" toId="177">
</dataflow>
<dataflow id="756" from="StgValue_505" to="tmp_s" fromId="505" toId="177">
</dataflow>
<dataflow id="757" from="tmp_s" to="tmp_17_cast" fromId="177" toId="178">
</dataflow>
<dataflow id="758" from="tmp_17_cast" to="empty_99" fromId="178" toId="179">
</dataflow>
<dataflow id="759" from="nout_cast" to="empty_99" fromId="176" toId="179">
</dataflow>
<dataflow id="760" from="nout" to="icmp_ln44" fromId="173" toId="180">
</dataflow>
<dataflow id="762" from="StgValue_761" to="icmp_ln44" fromId="761" toId="180">
</dataflow>
<dataflow id="763" from="nout" to="add_ln44" fromId="173" toId="181">
</dataflow>
<dataflow id="765" from="StgValue_764" to="add_ln44" fromId="764" toId="181">
</dataflow>
<dataflow id="766" from="icmp_ln44" to="br_ln44" fromId="180" toId="182">
</dataflow>
<dataflow id="767" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="516" toId="183">
</dataflow>
<dataflow id="769" from="StgValue_768" to="speclooptripcount_ln44" fromId="768" toId="183">
</dataflow>
<dataflow id="770" from="StgValue_768" to="speclooptripcount_ln44" fromId="768" toId="183">
</dataflow>
<dataflow id="771" from="StgValue_768" to="speclooptripcount_ln44" fromId="768" toId="183">
</dataflow>
<dataflow id="772" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="522" toId="184">
</dataflow>
<dataflow id="774" from="empty_34" to="specloopname_ln44" fromId="773" toId="184">
</dataflow>
<dataflow id="775" from="phi_mul49" to="zext_ln47" fromId="174" toId="185">
</dataflow>
<dataflow id="776" from="zext_ln47" to="add_ln47" fromId="185" toId="186">
</dataflow>
<dataflow id="777" from="conv1_weights_read" to="add_ln47" fromId="68" toId="186">
</dataflow>
<dataflow id="778" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln9" fromId="495" toId="187">
</dataflow>
<dataflow id="779" from="add_ln47" to="trunc_ln9" fromId="186" toId="187">
</dataflow>
<dataflow id="780" from="StgValue_498" to="trunc_ln9" fromId="498" toId="187">
</dataflow>
<dataflow id="781" from="StgValue_500" to="trunc_ln9" fromId="500" toId="187">
</dataflow>
<dataflow id="782" from="trunc_ln9" to="sext_ln51" fromId="187" toId="188">
</dataflow>
<dataflow id="783" from="gmem" to="gmem_addr_9" fromId="450" toId="189">
</dataflow>
<dataflow id="784" from="sext_ln51" to="gmem_addr_9" fromId="188" toId="189">
</dataflow>
<dataflow id="785" from="add_ln47_1" to="ty" fromId="199" toId="191">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="786" from="br_ln47" to="ty" fromId="213" toId="191">
<BackEdge/>
</dataflow>
<dataflow id="787" from="StgValue_580" to="ty" fromId="580" toId="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="788" from="br_ln47" to="ty" fromId="190" toId="191">
</dataflow>
<dataflow id="789" from="ty" to="ty_cast" fromId="191" toId="192">
</dataflow>
<dataflow id="790" from="empty_99" to="empty_100" fromId="179" toId="193">
</dataflow>
<dataflow id="791" from="ty_cast" to="empty_100" fromId="192" toId="193">
</dataflow>
<dataflow id="792" from="empty_100" to="p_cast" fromId="193" toId="194">
</dataflow>
<dataflow id="793" from="empty_100" to="empty_101" fromId="193" toId="195">
</dataflow>
<dataflow id="795" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl2" fromId="794" toId="196">
</dataflow>
<dataflow id="796" from="empty_101" to="p_shl2" fromId="195" toId="196">
</dataflow>
<dataflow id="797" from="StgValue_505" to="p_shl2" fromId="505" toId="196">
</dataflow>
<dataflow id="798" from="p_shl2" to="empty_102" fromId="196" toId="197">
</dataflow>
<dataflow id="799" from="p_cast" to="empty_102" fromId="194" toId="197">
</dataflow>
<dataflow id="800" from="ty" to="icmp_ln47" fromId="191" toId="198">
</dataflow>
<dataflow id="802" from="StgValue_801" to="icmp_ln47" fromId="801" toId="198">
</dataflow>
<dataflow id="803" from="ty" to="add_ln47_1" fromId="191" toId="199">
</dataflow>
<dataflow id="804" from="StgValue_595" to="add_ln47_1" fromId="595" toId="199">
</dataflow>
<dataflow id="805" from="icmp_ln47" to="br_ln47" fromId="198" toId="200">
</dataflow>
<dataflow id="806" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln47" fromId="516" toId="201">
</dataflow>
<dataflow id="808" from="StgValue_807" to="speclooptripcount_ln47" fromId="807" toId="201">
</dataflow>
<dataflow id="809" from="StgValue_807" to="speclooptripcount_ln47" fromId="807" toId="201">
</dataflow>
<dataflow id="810" from="StgValue_807" to="speclooptripcount_ln47" fromId="807" toId="201">
</dataflow>
<dataflow id="811" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="522" toId="202">
</dataflow>
<dataflow id="813" from="empty_15" to="specloopname_ln47" fromId="812" toId="202">
</dataflow>
<dataflow id="814" from="add_ln48" to="tx" fromId="211" toId="205">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="815" from="br_ln48" to="tx" fromId="240" toId="205">
<BackEdge/>
</dataflow>
<dataflow id="816" from="StgValue_580" to="tx" fromId="580" toId="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="817" from="br_ln48" to="tx" fromId="203" toId="205">
</dataflow>
<dataflow id="818" from="tx" to="tx_cast" fromId="205" toId="206">
</dataflow>
<dataflow id="819" from="empty_102" to="empty_103" fromId="197" toId="207">
</dataflow>
<dataflow id="820" from="tx_cast" to="empty_103" fromId="206" toId="207">
</dataflow>
<dataflow id="821" from="empty_103" to="p_cast60" fromId="207" toId="208">
</dataflow>
<dataflow id="822" from="output_fm_buffer_1" to="output_fm_buffer_1_addr_1" fromId="456" toId="209">
</dataflow>
<dataflow id="823" from="StgValue_568" to="output_fm_buffer_1_addr_1" fromId="568" toId="209">
</dataflow>
<dataflow id="824" from="p_cast60" to="output_fm_buffer_1_addr_1" fromId="208" toId="209">
</dataflow>
<dataflow id="825" from="tx" to="icmp_ln48" fromId="205" toId="210">
</dataflow>
<dataflow id="826" from="StgValue_801" to="icmp_ln48" fromId="801" toId="210">
</dataflow>
<dataflow id="827" from="tx" to="add_ln48" fromId="205" toId="211">
</dataflow>
<dataflow id="828" from="StgValue_595" to="add_ln48" fromId="595" toId="211">
</dataflow>
<dataflow id="829" from="icmp_ln48" to="br_ln48" fromId="210" toId="212">
</dataflow>
<dataflow id="831" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="214">
</dataflow>
<dataflow id="832" from="gmem_addr_9" to="empty_104" fromId="189" toId="214">
</dataflow>
<dataflow id="834" from="StgValue_833" to="empty_104" fromId="833" toId="214">
</dataflow>
<dataflow id="835" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="215">
</dataflow>
<dataflow id="836" from="gmem_addr_9" to="empty_104" fromId="189" toId="215">
</dataflow>
<dataflow id="837" from="StgValue_833" to="empty_104" fromId="833" toId="215">
</dataflow>
<dataflow id="838" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="216">
</dataflow>
<dataflow id="839" from="gmem_addr_9" to="empty_104" fromId="189" toId="216">
</dataflow>
<dataflow id="840" from="StgValue_833" to="empty_104" fromId="833" toId="216">
</dataflow>
<dataflow id="841" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="217">
</dataflow>
<dataflow id="842" from="gmem_addr_9" to="empty_104" fromId="189" toId="217">
</dataflow>
<dataflow id="843" from="StgValue_833" to="empty_104" fromId="833" toId="217">
</dataflow>
<dataflow id="844" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="218">
</dataflow>
<dataflow id="845" from="gmem_addr_9" to="empty_104" fromId="189" toId="218">
</dataflow>
<dataflow id="846" from="StgValue_833" to="empty_104" fromId="833" toId="218">
</dataflow>
<dataflow id="847" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="219">
</dataflow>
<dataflow id="848" from="gmem_addr_9" to="empty_104" fromId="189" toId="219">
</dataflow>
<dataflow id="849" from="StgValue_833" to="empty_104" fromId="833" toId="219">
</dataflow>
<dataflow id="850" from="output_fm_buffer_1_addr_1" to="output_fm_buffer_1_load" fromId="209" toId="220">
</dataflow>
<dataflow id="851" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="221">
</dataflow>
<dataflow id="852" from="gmem_addr_9" to="empty_104" fromId="189" toId="221">
</dataflow>
<dataflow id="853" from="StgValue_833" to="empty_104" fromId="833" toId="221">
</dataflow>
<dataflow id="854" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln48" fromId="516" toId="222">
</dataflow>
<dataflow id="855" from="StgValue_807" to="speclooptripcount_ln48" fromId="807" toId="222">
</dataflow>
<dataflow id="856" from="StgValue_807" to="speclooptripcount_ln48" fromId="807" toId="222">
</dataflow>
<dataflow id="857" from="StgValue_807" to="speclooptripcount_ln48" fromId="807" toId="222">
</dataflow>
<dataflow id="858" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="522" toId="223">
</dataflow>
<dataflow id="860" from="empty_14" to="specloopname_ln48" fromId="859" toId="223">
</dataflow>
<dataflow id="861" from="output_fm_buffer_1_addr_1" to="output_fm_buffer_1_load" fromId="209" toId="224">
</dataflow>
<dataflow id="862" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_104" fromId="830" toId="225">
</dataflow>
<dataflow id="863" from="gmem_addr_9" to="empty_104" fromId="189" toId="225">
</dataflow>
<dataflow id="864" from="StgValue_833" to="empty_104" fromId="833" toId="225">
</dataflow>
<dataflow id="865" from="add_ln51" to="ky" fromId="231" toId="227">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="866" from="br_ln51" to="ky" fromId="253" toId="227">
<BackEdge/>
</dataflow>
<dataflow id="867" from="StgValue_505" to="ky" fromId="505" toId="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="868" from="br_ln51" to="ky" fromId="226" toId="227">
</dataflow>
<dataflow id="869" from="add51_lcssa17" to="add51_lcssa_lcssa18" fromId="242" toId="228">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="870" from="br_ln51" to="add51_lcssa_lcssa18" fromId="253" toId="228">
<BackEdge/>
</dataflow>
<dataflow id="871" from="output_fm_buffer_1_load" to="add51_lcssa_lcssa18" fromId="224" toId="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="872" from="br_ln51" to="add51_lcssa_lcssa18" fromId="226" toId="228">
</dataflow>
<dataflow id="873" from="ky" to="zext_ln51" fromId="227" toId="229">
</dataflow>
<dataflow id="874" from="ky" to="icmp_ln51" fromId="227" toId="230">
</dataflow>
<dataflow id="876" from="StgValue_875" to="icmp_ln51" fromId="875" toId="230">
</dataflow>
<dataflow id="877" from="ky" to="add_ln51" fromId="227" toId="231">
</dataflow>
<dataflow id="878" from="StgValue_513" to="add_ln51" fromId="513" toId="231">
</dataflow>
<dataflow id="879" from="icmp_ln51" to="br_ln51" fromId="230" toId="232">
</dataflow>
<dataflow id="880" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln51" fromId="516" toId="233">
</dataflow>
<dataflow id="882" from="StgValue_881" to="speclooptripcount_ln51" fromId="881" toId="233">
</dataflow>
<dataflow id="883" from="StgValue_881" to="speclooptripcount_ln51" fromId="881" toId="233">
</dataflow>
<dataflow id="884" from="StgValue_881" to="speclooptripcount_ln51" fromId="881" toId="233">
</dataflow>
<dataflow id="885" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="522" toId="234">
</dataflow>
<dataflow id="887" from="empty_13" to="specloopname_ln51" fromId="886" toId="234">
</dataflow>
<dataflow id="888" from="zext_ln51" to="empty_105" fromId="229" toId="235">
</dataflow>
<dataflow id="889" from="ty" to="empty_105" fromId="191" toId="235">
</dataflow>
<dataflow id="890" from="empty_105" to="zext_ln61" fromId="235" toId="236">
</dataflow>
<dataflow id="891" from="zext_ln61" to="mul_ln61" fromId="236" toId="237">
</dataflow>
<dataflow id="892" from="StgValue_588" to="mul_ln61" fromId="588" toId="237">
</dataflow>
<dataflow id="893" from="add51_lcssa_lcssa18" to="store_ln61" fromId="228" toId="239">
</dataflow>
<dataflow id="894" from="output_fm_buffer_1_addr_1" to="store_ln61" fromId="209" toId="239">
</dataflow>
<dataflow id="895" from="add_ln52" to="kx" fromId="245" toId="241">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="896" from="br_ln52" to="kx" fromId="266" toId="241">
<BackEdge/>
</dataflow>
<dataflow id="897" from="StgValue_505" to="kx" fromId="505" toId="241">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="898" from="br_ln52" to="kx" fromId="238" toId="241">
</dataflow>
<dataflow id="899" from="add" to="add51_lcssa17" fromId="265" toId="242">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="900" from="br_ln52" to="add51_lcssa17" fromId="266" toId="242">
<BackEdge/>
</dataflow>
<dataflow id="901" from="add51_lcssa_lcssa18" to="add51_lcssa17" fromId="228" toId="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="902" from="br_ln52" to="add51_lcssa17" fromId="238" toId="242">
</dataflow>
<dataflow id="903" from="kx" to="zext_ln52" fromId="241" toId="243">
</dataflow>
<dataflow id="904" from="kx" to="icmp_ln52_3" fromId="241" toId="244">
</dataflow>
<dataflow id="905" from="StgValue_875" to="icmp_ln52_3" fromId="875" toId="244">
</dataflow>
<dataflow id="906" from="kx" to="add_ln52" fromId="241" toId="245">
</dataflow>
<dataflow id="907" from="StgValue_513" to="add_ln52" fromId="513" toId="245">
</dataflow>
<dataflow id="908" from="icmp_ln52_3" to="br_ln52" fromId="244" toId="246">
</dataflow>
<dataflow id="909" from="zext_ln52" to="add_ln56" fromId="243" toId="247">
</dataflow>
<dataflow id="910" from="tx" to="add_ln56" fromId="205" toId="247">
</dataflow>
<dataflow id="911" from="add_ln56" to="zext_ln61_1" fromId="247" toId="248">
</dataflow>
<dataflow id="912" from="mul_ln61" to="add_ln61" fromId="237" toId="249">
</dataflow>
<dataflow id="913" from="zext_ln61_1" to="add_ln61" fromId="248" toId="249">
</dataflow>
<dataflow id="914" from="add_ln61" to="zext_ln61_2" fromId="249" toId="250">
</dataflow>
<dataflow id="915" from="input_fm_buffer_2_0" to="input_fm_buffer_2_0_addr_2" fromId="455" toId="251">
</dataflow>
<dataflow id="916" from="StgValue_568" to="input_fm_buffer_2_0_addr_2" fromId="568" toId="251">
</dataflow>
<dataflow id="917" from="zext_ln61_2" to="input_fm_buffer_2_0_addr_2" fromId="250" toId="251">
</dataflow>
<dataflow id="918" from="input_fm_buffer_2_0_addr_2" to="input_fm_buffer_2_0_load" fromId="251" toId="252">
</dataflow>
<dataflow id="920" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_9_read" fromId="919" toId="254">
</dataflow>
<dataflow id="921" from="gmem_addr_9" to="gmem_addr_9_read" fromId="189" toId="254">
</dataflow>
<dataflow id="922" from="input_fm_buffer_2_0_addr_2" to="input_fm_buffer_2_0_load" fromId="251" toId="255">
</dataflow>
<dataflow id="923" from="gmem_addr_9_read" to="bitcast_ln61" fromId="254" toId="256">
</dataflow>
<dataflow id="924" from="bitcast_ln61" to="mul" fromId="256" toId="257">
</dataflow>
<dataflow id="925" from="input_fm_buffer_2_0_load" to="mul" fromId="255" toId="257">
</dataflow>
<dataflow id="926" from="bitcast_ln61" to="mul" fromId="256" toId="258">
</dataflow>
<dataflow id="927" from="input_fm_buffer_2_0_load" to="mul" fromId="255" toId="258">
</dataflow>
<dataflow id="928" from="bitcast_ln61" to="mul" fromId="256" toId="259">
</dataflow>
<dataflow id="929" from="input_fm_buffer_2_0_load" to="mul" fromId="255" toId="259">
</dataflow>
<dataflow id="930" from="add51_lcssa17" to="add" fromId="242" toId="260">
</dataflow>
<dataflow id="931" from="mul" to="add" fromId="259" toId="260">
</dataflow>
<dataflow id="932" from="add51_lcssa17" to="add" fromId="242" toId="261">
</dataflow>
<dataflow id="933" from="mul" to="add" fromId="259" toId="261">
</dataflow>
<dataflow id="934" from="add51_lcssa17" to="add" fromId="242" toId="262">
</dataflow>
<dataflow id="935" from="mul" to="add" fromId="259" toId="262">
</dataflow>
<dataflow id="936" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln52" fromId="516" toId="263">
</dataflow>
<dataflow id="937" from="StgValue_881" to="speclooptripcount_ln52" fromId="881" toId="263">
</dataflow>
<dataflow id="938" from="StgValue_881" to="speclooptripcount_ln52" fromId="881" toId="263">
</dataflow>
<dataflow id="939" from="StgValue_881" to="speclooptripcount_ln52" fromId="881" toId="263">
</dataflow>
<dataflow id="940" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="522" toId="264">
</dataflow>
<dataflow id="942" from="empty_12" to="specloopname_ln52" fromId="941" toId="264">
</dataflow>
<dataflow id="943" from="add51_lcssa17" to="add" fromId="242" toId="265">
</dataflow>
<dataflow id="944" from="mul" to="add" fromId="259" toId="265">
</dataflow>
<dataflow id="945" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="267">
</dataflow>
<dataflow id="946" from="gmem_addr" to="empty_106" fromId="72" toId="267">
</dataflow>
<dataflow id="948" from="StgValue_947" to="empty_106" fromId="947" toId="267">
</dataflow>
<dataflow id="949" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="268">
</dataflow>
<dataflow id="950" from="gmem_addr" to="empty_106" fromId="72" toId="268">
</dataflow>
<dataflow id="951" from="StgValue_947" to="empty_106" fromId="947" toId="268">
</dataflow>
<dataflow id="952" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="269">
</dataflow>
<dataflow id="953" from="gmem_addr" to="empty_106" fromId="72" toId="269">
</dataflow>
<dataflow id="954" from="StgValue_947" to="empty_106" fromId="947" toId="269">
</dataflow>
<dataflow id="955" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="270">
</dataflow>
<dataflow id="956" from="gmem_addr" to="empty_106" fromId="72" toId="270">
</dataflow>
<dataflow id="957" from="StgValue_947" to="empty_106" fromId="947" toId="270">
</dataflow>
<dataflow id="958" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="271">
</dataflow>
<dataflow id="959" from="gmem_addr" to="empty_106" fromId="72" toId="271">
</dataflow>
<dataflow id="960" from="StgValue_947" to="empty_106" fromId="947" toId="271">
</dataflow>
<dataflow id="961" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="272">
</dataflow>
<dataflow id="962" from="gmem_addr" to="empty_106" fromId="72" toId="272">
</dataflow>
<dataflow id="963" from="StgValue_947" to="empty_106" fromId="947" toId="272">
</dataflow>
<dataflow id="964" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="273">
</dataflow>
<dataflow id="965" from="gmem_addr" to="empty_106" fromId="72" toId="273">
</dataflow>
<dataflow id="966" from="StgValue_947" to="empty_106" fromId="947" toId="273">
</dataflow>
<dataflow id="967" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_106" fromId="830" toId="274">
</dataflow>
<dataflow id="968" from="gmem_addr" to="empty_106" fromId="72" toId="274">
</dataflow>
<dataflow id="969" from="StgValue_947" to="empty_106" fromId="947" toId="274">
</dataflow>
<dataflow id="970" from="add_ln114" to="nout_2" fromId="278" toId="276">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="971" from="br_ln114" to="nout_2" fromId="314" toId="276">
<BackEdge/>
</dataflow>
<dataflow id="972" from="StgValue_741" to="nout_2" fromId="741" toId="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="973" from="br_ln114" to="nout_2" fromId="275" toId="276">
</dataflow>
<dataflow id="974" from="nout_2" to="icmp_ln114" fromId="276" toId="277">
</dataflow>
<dataflow id="975" from="StgValue_761" to="icmp_ln114" fromId="761" toId="277">
</dataflow>
<dataflow id="976" from="nout_2" to="add_ln114" fromId="276" toId="278">
</dataflow>
<dataflow id="977" from="StgValue_764" to="add_ln114" fromId="764" toId="278">
</dataflow>
<dataflow id="978" from="add_ln114_1" to="phi_mul51" fromId="280" toId="279">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="979" from="br_ln114" to="phi_mul51" fromId="314" toId="279">
<BackEdge/>
</dataflow>
<dataflow id="981" from="StgValue_980" to="phi_mul51" fromId="980" toId="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="982" from="br_ln114" to="phi_mul51" fromId="275" toId="279">
</dataflow>
<dataflow id="983" from="phi_mul51" to="add_ln114_1" fromId="279" toId="280">
</dataflow>
<dataflow id="985" from="StgValue_984" to="add_ln114_1" fromId="984" toId="280">
</dataflow>
<dataflow id="986" from="nout_2" to="zext_ln118" fromId="276" toId="281">
</dataflow>
<dataflow id="987" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_11" fromId="753" toId="282">
</dataflow>
<dataflow id="988" from="nout_2" to="tmp_11" fromId="276" toId="282">
</dataflow>
<dataflow id="989" from="StgValue_505" to="tmp_11" fromId="505" toId="282">
</dataflow>
<dataflow id="990" from="tmp_11" to="zext_ln118_5" fromId="282" toId="283">
</dataflow>
<dataflow id="991" from="zext_ln118_5" to="add_ln118_5" fromId="283" toId="284">
</dataflow>
<dataflow id="992" from="zext_ln118" to="add_ln118_5" fromId="281" toId="284">
</dataflow>
<dataflow id="993" from="icmp_ln114" to="br_ln114" fromId="277" toId="285">
</dataflow>
<dataflow id="994" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln114" fromId="516" toId="286">
</dataflow>
<dataflow id="995" from="StgValue_768" to="speclooptripcount_ln114" fromId="768" toId="286">
</dataflow>
<dataflow id="996" from="StgValue_768" to="speclooptripcount_ln114" fromId="768" toId="286">
</dataflow>
<dataflow id="997" from="StgValue_768" to="speclooptripcount_ln114" fromId="768" toId="286">
</dataflow>
<dataflow id="998" from="_ssdm_op_SpecLoopName" to="specloopname_ln114" fromId="522" toId="287">
</dataflow>
<dataflow id="1000" from="empty_19" to="specloopname_ln114" fromId="999" toId="287">
</dataflow>
<dataflow id="1001" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="919" toId="288">
</dataflow>
<dataflow id="1002" from="gmem_addr" to="gmem_addr_read" fromId="72" toId="288">
</dataflow>
<dataflow id="1003" from="gmem_addr_read" to="empty_107" fromId="288" toId="289">
</dataflow>
<dataflow id="1004" from="phi_mul51" to="zext_ln115" fromId="279" toId="290">
</dataflow>
<dataflow id="1005" from="zext_ln115" to="add_ln118_2" fromId="290" toId="291">
</dataflow>
<dataflow id="1006" from="output_ftmap_read" to="add_ln118_2" fromId="66" toId="291">
</dataflow>
<dataflow id="1007" from="add_ln115" to="ty_4" fromId="303" toId="294">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1008" from="br_ln115" to="ty_4" fromId="335" toId="294">
<BackEdge/>
</dataflow>
<dataflow id="1009" from="StgValue_580" to="ty_4" fromId="580" toId="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1010" from="br_ln115" to="ty_4" fromId="292" toId="294">
</dataflow>
<dataflow id="1011" from="ty_4" to="zext_ln118_6" fromId="294" toId="295">
</dataflow>
<dataflow id="1012" from="add_ln118_5" to="add_ln118_6" fromId="284" toId="296">
</dataflow>
<dataflow id="1013" from="zext_ln118_6" to="add_ln118_6" fromId="295" toId="296">
</dataflow>
<dataflow id="1014" from="add_ln118_6" to="zext_ln118_7" fromId="296" toId="297">
</dataflow>
<dataflow id="1015" from="add_ln118_6" to="trunc_ln118" fromId="296" toId="298">
</dataflow>
<dataflow id="1016" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl4" fromId="794" toId="299">
</dataflow>
<dataflow id="1017" from="trunc_ln118" to="p_shl4" fromId="298" toId="299">
</dataflow>
<dataflow id="1018" from="StgValue_505" to="p_shl4" fromId="505" toId="299">
</dataflow>
<dataflow id="1019" from="p_shl4" to="add_ln118_7" fromId="299" toId="300">
</dataflow>
<dataflow id="1020" from="zext_ln118_7" to="add_ln118_7" fromId="297" toId="300">
</dataflow>
<dataflow id="1021" from="ty_4" to="zext_ln115_1" fromId="294" toId="301">
</dataflow>
<dataflow id="1022" from="ty_4" to="icmp_ln115" fromId="294" toId="302">
</dataflow>
<dataflow id="1023" from="StgValue_801" to="icmp_ln115" fromId="801" toId="302">
</dataflow>
<dataflow id="1024" from="ty_4" to="add_ln115" fromId="294" toId="303">
</dataflow>
<dataflow id="1025" from="StgValue_595" to="add_ln115" fromId="595" toId="303">
</dataflow>
<dataflow id="1026" from="icmp_ln115" to="br_ln115" fromId="302" toId="304">
</dataflow>
<dataflow id="1027" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln115" fromId="516" toId="305">
</dataflow>
<dataflow id="1028" from="StgValue_807" to="speclooptripcount_ln115" fromId="807" toId="305">
</dataflow>
<dataflow id="1029" from="StgValue_807" to="speclooptripcount_ln115" fromId="807" toId="305">
</dataflow>
<dataflow id="1030" from="StgValue_807" to="speclooptripcount_ln115" fromId="807" toId="305">
</dataflow>
<dataflow id="1031" from="_ssdm_op_SpecLoopName" to="specloopname_ln115" fromId="522" toId="306">
</dataflow>
<dataflow id="1033" from="empty_18" to="specloopname_ln115" fromId="1032" toId="306">
</dataflow>
<dataflow id="1034" from="zext_ln115_1" to="empty_108" fromId="301" toId="307">
</dataflow>
<dataflow id="1035" from="tmp" to="empty_108" fromId="81" toId="307">
</dataflow>
<dataflow id="1037" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="shl_ln5" fromId="1036" toId="308">
</dataflow>
<dataflow id="1038" from="empty_108" to="shl_ln5" fromId="307" toId="308">
</dataflow>
<dataflow id="1039" from="StgValue_549" to="shl_ln5" fromId="549" toId="308">
</dataflow>
<dataflow id="1040" from="shl_ln5" to="zext_ln118_1" fromId="308" toId="309">
</dataflow>
<dataflow id="1042" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln118_1" fromId="1041" toId="310">
</dataflow>
<dataflow id="1043" from="empty_108" to="shl_ln118_1" fromId="307" toId="310">
</dataflow>
<dataflow id="1044" from="StgValue_638" to="shl_ln118_1" fromId="638" toId="310">
</dataflow>
<dataflow id="1045" from="shl_ln118_1" to="zext_ln118_2" fromId="310" toId="311">
</dataflow>
<dataflow id="1046" from="zext_ln118_1" to="sub_ln118" fromId="309" toId="312">
</dataflow>
<dataflow id="1047" from="zext_ln118_2" to="sub_ln118" fromId="311" toId="312">
</dataflow>
<dataflow id="1048" from="add_ln116" to="tx_4" fromId="321" toId="315">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1049" from="br_ln116" to="tx_4" fromId="360" toId="315">
<BackEdge/>
</dataflow>
<dataflow id="1050" from="StgValue_580" to="tx_4" fromId="580" toId="315">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1051" from="br_ln116" to="tx_4" fromId="313" toId="315">
</dataflow>
<dataflow id="1052" from="tx_4" to="zext_ln118_8" fromId="315" toId="316">
</dataflow>
<dataflow id="1053" from="add_ln118_7" to="add_ln118_8" fromId="300" toId="317">
</dataflow>
<dataflow id="1054" from="zext_ln118_8" to="add_ln118_8" fromId="316" toId="317">
</dataflow>
<dataflow id="1055" from="add_ln118_8" to="zext_ln118_9" fromId="317" toId="318">
</dataflow>
<dataflow id="1056" from="output_fm_buffer_1" to="output_fm_buffer_1_addr_2" fromId="456" toId="319">
</dataflow>
<dataflow id="1057" from="StgValue_568" to="output_fm_buffer_1_addr_2" fromId="568" toId="319">
</dataflow>
<dataflow id="1058" from="zext_ln118_9" to="output_fm_buffer_1_addr_2" fromId="318" toId="319">
</dataflow>
<dataflow id="1059" from="tx_4" to="icmp_ln116" fromId="315" toId="320">
</dataflow>
<dataflow id="1060" from="StgValue_801" to="icmp_ln116" fromId="801" toId="320">
</dataflow>
<dataflow id="1061" from="tx_4" to="add_ln116" fromId="315" toId="321">
</dataflow>
<dataflow id="1062" from="StgValue_595" to="add_ln116" fromId="595" toId="321">
</dataflow>
<dataflow id="1063" from="icmp_ln116" to="br_ln116" fromId="320" toId="322">
</dataflow>
<dataflow id="1064" from="output_fm_buffer_1_addr_2" to="output_fm_buffer_1_load_1" fromId="319" toId="323">
</dataflow>
<dataflow id="1065" from="ti_cast20" to="add_ln118" fromId="104" toId="324">
</dataflow>
<dataflow id="1066" from="tx_4" to="add_ln118" fromId="315" toId="324">
</dataflow>
<dataflow id="1067" from="add_ln118" to="zext_ln118_3" fromId="324" toId="325">
</dataflow>
<dataflow id="1068" from="zext_ln118_3" to="add_ln118_1" fromId="325" toId="326">
</dataflow>
<dataflow id="1069" from="p_shl1" to="add_ln118_1" fromId="103" toId="326">
</dataflow>
<dataflow id="1070" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln118_2" fromId="1041" toId="327">
</dataflow>
<dataflow id="1071" from="add_ln118_1" to="shl_ln118_2" fromId="326" toId="327">
</dataflow>
<dataflow id="1072" from="StgValue_638" to="shl_ln118_2" fromId="638" toId="327">
</dataflow>
<dataflow id="1073" from="shl_ln118_2" to="zext_ln118_4" fromId="327" toId="328">
</dataflow>
<dataflow id="1074" from="sub_ln118" to="add_ln118_4" fromId="312" toId="329">
</dataflow>
<dataflow id="1075" from="zext_ln118_4" to="add_ln118_4" fromId="328" toId="329">
</dataflow>
<dataflow id="1076" from="add_ln118_4" to="sext_ln118_1" fromId="329" toId="330">
</dataflow>
<dataflow id="1077" from="sext_ln118_1" to="add_ln118_3" fromId="330" toId="331">
</dataflow>
<dataflow id="1078" from="add_ln118_2" to="add_ln118_3" fromId="291" toId="331">
</dataflow>
<dataflow id="1079" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="495" toId="332">
</dataflow>
<dataflow id="1080" from="add_ln118_3" to="trunc_ln2" fromId="331" toId="332">
</dataflow>
<dataflow id="1081" from="StgValue_498" to="trunc_ln2" fromId="498" toId="332">
</dataflow>
<dataflow id="1082" from="StgValue_500" to="trunc_ln2" fromId="500" toId="332">
</dataflow>
<dataflow id="1083" from="trunc_ln2" to="sext_ln118" fromId="332" toId="333">
</dataflow>
<dataflow id="1084" from="gmem" to="gmem_addr_11" fromId="450" toId="334">
</dataflow>
<dataflow id="1085" from="sext_ln118" to="gmem_addr_11" fromId="333" toId="334">
</dataflow>
<dataflow id="1086" from="output_fm_buffer_1_addr_2" to="output_fm_buffer_1_load_1" fromId="319" toId="336">
</dataflow>
<dataflow id="1088" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_11_req" fromId="1087" toId="337">
</dataflow>
<dataflow id="1089" from="gmem_addr_11" to="gmem_addr_11_req" fromId="334" toId="337">
</dataflow>
<dataflow id="1090" from="StgValue_457" to="gmem_addr_11_req" fromId="457" toId="337">
</dataflow>
<dataflow id="1091" from="output_fm_buffer_1_load_1" to="add_i" fromId="336" toId="338">
</dataflow>
<dataflow id="1092" from="empty_107" to="add_i" fromId="289" toId="338">
</dataflow>
<dataflow id="1093" from="output_fm_buffer_1_load_1" to="add_i" fromId="336" toId="339">
</dataflow>
<dataflow id="1094" from="empty_107" to="add_i" fromId="289" toId="339">
</dataflow>
<dataflow id="1095" from="output_fm_buffer_1_load_1" to="add_i" fromId="336" toId="340">
</dataflow>
<dataflow id="1096" from="empty_107" to="add_i" fromId="289" toId="340">
</dataflow>
<dataflow id="1097" from="output_fm_buffer_1_load_1" to="add_i" fromId="336" toId="341">
</dataflow>
<dataflow id="1098" from="empty_107" to="add_i" fromId="289" toId="341">
</dataflow>
<dataflow id="1099" from="add_i" to="tmp_5" fromId="341" toId="342">
</dataflow>
<dataflow id="1100" from="StgValue_571" to="tmp_5" fromId="571" toId="342">
</dataflow>
<dataflow id="1101" from="add_i" to="bitcast_ln118" fromId="341" toId="343">
</dataflow>
<dataflow id="1103" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_4" fromId="1102" toId="344">
</dataflow>
<dataflow id="1104" from="bitcast_ln118" to="tmp_4" fromId="343" toId="344">
</dataflow>
<dataflow id="1106" from="StgValue_1105" to="tmp_4" fromId="1105" toId="344">
</dataflow>
<dataflow id="1108" from="StgValue_1107" to="tmp_4" fromId="1107" toId="344">
</dataflow>
<dataflow id="1109" from="bitcast_ln118" to="trunc_ln119" fromId="343" toId="345">
</dataflow>
<dataflow id="1110" from="tmp_4" to="icmp_ln119" fromId="344" toId="346">
</dataflow>
<dataflow id="1112" from="StgValue_1111" to="icmp_ln119" fromId="1111" toId="346">
</dataflow>
<dataflow id="1113" from="trunc_ln119" to="icmp_ln119_1" fromId="345" toId="347">
</dataflow>
<dataflow id="1115" from="StgValue_1114" to="icmp_ln119_1" fromId="1114" toId="347">
</dataflow>
<dataflow id="1116" from="icmp_ln119_1" to="or_ln119" fromId="347" toId="348">
</dataflow>
<dataflow id="1117" from="icmp_ln119" to="or_ln119" fromId="346" toId="348">
</dataflow>
<dataflow id="1118" from="add_i" to="tmp_5" fromId="341" toId="349">
</dataflow>
<dataflow id="1119" from="StgValue_571" to="tmp_5" fromId="571" toId="349">
</dataflow>
<dataflow id="1120" from="or_ln119" to="and_ln119" fromId="348" toId="350">
</dataflow>
<dataflow id="1121" from="tmp_5" to="and_ln119" fromId="349" toId="350">
</dataflow>
<dataflow id="1122" from="and_ln119" to="select_ln119" fromId="350" toId="351">
</dataflow>
<dataflow id="1123" from="StgValue_464" to="select_ln119" fromId="464" toId="351">
</dataflow>
<dataflow id="1124" from="bitcast_ln118" to="select_ln119" fromId="343" toId="351">
</dataflow>
<dataflow id="1126" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln118" fromId="1125" toId="352">
</dataflow>
<dataflow id="1127" from="gmem_addr_11" to="write_ln118" fromId="334" toId="352">
</dataflow>
<dataflow id="1128" from="select_ln119" to="write_ln118" fromId="351" toId="352">
</dataflow>
<dataflow id="1129" from="StgValue_510" to="write_ln118" fromId="510" toId="352">
</dataflow>
<dataflow id="1131" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_11_resp" fromId="1130" toId="353">
</dataflow>
<dataflow id="1132" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="334" toId="353">
</dataflow>
<dataflow id="1133" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_11_resp" fromId="1130" toId="354">
</dataflow>
<dataflow id="1134" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="334" toId="354">
</dataflow>
<dataflow id="1135" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_11_resp" fromId="1130" toId="355">
</dataflow>
<dataflow id="1136" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="334" toId="355">
</dataflow>
<dataflow id="1137" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_11_resp" fromId="1130" toId="356">
</dataflow>
<dataflow id="1138" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="334" toId="356">
</dataflow>
<dataflow id="1139" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln116" fromId="516" toId="357">
</dataflow>
<dataflow id="1140" from="StgValue_807" to="speclooptripcount_ln116" fromId="807" toId="357">
</dataflow>
<dataflow id="1141" from="StgValue_807" to="speclooptripcount_ln116" fromId="807" toId="357">
</dataflow>
<dataflow id="1142" from="StgValue_807" to="speclooptripcount_ln116" fromId="807" toId="357">
</dataflow>
<dataflow id="1143" from="_ssdm_op_SpecLoopName" to="specloopname_ln116" fromId="522" toId="358">
</dataflow>
<dataflow id="1145" from="empty_17" to="specloopname_ln116" fromId="1144" toId="358">
</dataflow>
<dataflow id="1146" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_11_resp" fromId="1130" toId="359">
</dataflow>
<dataflow id="1147" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="334" toId="359">
</dataflow>
<dataflow id="1148" from="empty_110" to="empty_109" fromId="363" toId="361">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1149" from="br_ln0" to="empty_109" fromId="369" toId="361">
<BackEdge/>
</dataflow>
<dataflow id="1150" from="StgValue_746" to="empty_109" fromId="746" toId="361">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1151" from="br_ln0" to="empty_109" fromId="293" toId="361">
</dataflow>
<dataflow id="1152" from="empty_109" to="exitcond6015" fromId="361" toId="362">
</dataflow>
<dataflow id="1154" from="StgValue_1153" to="exitcond6015" fromId="1153" toId="362">
</dataflow>
<dataflow id="1155" from="empty_109" to="empty_110" fromId="361" toId="363">
</dataflow>
<dataflow id="1157" from="StgValue_1156" to="empty_110" fromId="1156" toId="363">
</dataflow>
<dataflow id="1158" from="exitcond6015" to="br_ln0" fromId="362" toId="364">
</dataflow>
<dataflow id="1159" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="516" toId="365">
</dataflow>
<dataflow id="1161" from="StgValue_1160" to="speclooptripcount_ln0" fromId="1160" toId="365">
</dataflow>
<dataflow id="1162" from="StgValue_1160" to="speclooptripcount_ln0" fromId="1160" toId="365">
</dataflow>
<dataflow id="1163" from="StgValue_1160" to="speclooptripcount_ln0" fromId="1160" toId="365">
</dataflow>
<dataflow id="1164" from="empty_109" to="p_cast61" fromId="361" toId="366">
</dataflow>
<dataflow id="1165" from="output_fm_buffer_1" to="output_fm_buffer_1_addr" fromId="456" toId="367">
</dataflow>
<dataflow id="1166" from="StgValue_568" to="output_fm_buffer_1_addr" fromId="568" toId="367">
</dataflow>
<dataflow id="1167" from="p_cast61" to="output_fm_buffer_1_addr" fromId="366" toId="367">
</dataflow>
<dataflow id="1168" from="StgValue_571" to="store_ln0" fromId="571" toId="368">
</dataflow>
<dataflow id="1169" from="output_fm_buffer_1_addr" to="store_ln0" fromId="367" toId="368">
</dataflow>
<dataflow id="1170" from="icmp_ln30" to="StgValue_2" fromId="76" toId="2">
</dataflow>
<dataflow id="1171" from="icmp_ln31" to="StgValue_3" fromId="86" toId="3">
</dataflow>
<dataflow id="1172" from="exitcond4" to="StgValue_4" fromId="95" toId="4">
</dataflow>
<dataflow id="1173" from="icmp_ln93" to="StgValue_5" fromId="110" toId="5">
</dataflow>
<dataflow id="1174" from="icmp_ln94" to="StgValue_6" fromId="137" toId="6">
</dataflow>
<dataflow id="1175" from="icmp_ln44" to="StgValue_17" fromId="180" toId="17">
</dataflow>
<dataflow id="1176" from="icmp_ln47" to="StgValue_18" fromId="198" toId="18">
</dataflow>
<dataflow id="1177" from="icmp_ln48" to="StgValue_19" fromId="210" toId="19">
</dataflow>
<dataflow id="1178" from="icmp_ln51" to="StgValue_28" fromId="230" toId="28">
</dataflow>
<dataflow id="1179" from="icmp_ln52_3" to="StgValue_29" fromId="244" toId="29">
</dataflow>
<dataflow id="1180" from="icmp_ln114" to="StgValue_47" fromId="277" toId="47">
</dataflow>
<dataflow id="1181" from="icmp_ln115" to="StgValue_48" fromId="302" toId="48">
</dataflow>
<dataflow id="1182" from="icmp_ln116" to="StgValue_49" fromId="320" toId="49">
</dataflow>
<dataflow id="1183" from="exitcond6015" to="StgValue_63" fromId="362" toId="63">
</dataflow>
</dataflows>


</stg>
