[2021-09-09 09:55:09,723]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 09:55:09,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:57:26,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; ".

Peak memory: 62717952 bytes

[2021-09-09 09:57:26,797]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:57:29,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.26 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.26 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.23 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.58 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57978880 bytes

[2021-09-09 09:57:29,314]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 09:57:29,314]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:57:41,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :34147
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :34147
score:100
	Report mapping result:
		klut_size()     :39974
		klut.num_gates():34147
		max delay       :6
		max area        :34147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :188
		LUT fanins:3	 numbers :2412
		LUT fanins:4	 numbers :31547
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 313696256 bytes

[2021-09-09 09:57:41,861]mapper_test.py:220:[INFO]: area: 34147 level: 6
[2021-09-09 11:51:11,519]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 11:51:11,519]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:53:35,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; ".

Peak memory: 62451712 bytes

[2021-09-09 11:53:35,040]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:53:37,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.26 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.26 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.26 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.06 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.24 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.59 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 58097664 bytes

[2021-09-09 11:53:37,595]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 11:53:37,595]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:54:35,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :34147
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :36582
score:100
	Report mapping result:
		klut_size()     :39974
		klut.num_gates():34147
		max delay       :6
		max area        :34147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :188
		LUT fanins:3	 numbers :2412
		LUT fanins:4	 numbers :31547
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833445888 bytes

[2021-09-09 11:54:35,290]mapper_test.py:220:[INFO]: area: 34147 level: 6
[2021-09-09 13:21:24,791]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 13:21:24,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:23:43,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; ".

Peak memory: 62722048 bytes

[2021-09-09 13:23:43,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:23:46,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.26 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.23 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.56 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57860096 bytes

[2021-09-09 13:23:46,396]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 13:23:46,396]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:24:42,752]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :38233
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :42495
score:100
	Report mapping result:
		klut_size()     :44060
		klut.num_gates():38233
		max delay       :7
		max area        :38233
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :769
		LUT fanins:3	 numbers :2614
		LUT fanins:4	 numbers :34850
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833499136 bytes

[2021-09-09 13:24:42,752]mapper_test.py:220:[INFO]: area: 38233 level: 7
[2021-09-09 15:03:19,740]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 15:03:19,740]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:03:19,740]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:03:22,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.29 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.06 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.15 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.26 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.24 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.06 sec
Total time =     1.74 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 58060800 bytes

[2021-09-09 15:03:22,512]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 15:03:22,513]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:24,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30525
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31912
score:100
	Report mapping result:
		klut_size()     :36352
		klut.num_gates():30525
		max delay       :6
		max area        :30525
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4947
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18076
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833417216 bytes

[2021-09-09 15:04:24,877]mapper_test.py:220:[INFO]: area: 30525 level: 6
[2021-09-09 15:32:24,325]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 15:32:24,325]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:32:24,325]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:32:26,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.29 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.06 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.15 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.26 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.24 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.06 sec
Total time =     1.74 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 58265600 bytes

[2021-09-09 15:32:27,083]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 15:32:27,084]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:28,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30525
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31912
score:100
	Report mapping result:
		klut_size()     :36352
		klut.num_gates():30525
		max delay       :6
		max area        :30525
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4947
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18076
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833323008 bytes

[2021-09-09 15:33:28,948]mapper_test.py:220:[INFO]: area: 30525 level: 6
[2021-09-09 16:10:26,916]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 16:10:26,917]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:10:26,917]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:10:29,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.29 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.06 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.15 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.26 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.25 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.06 sec
Total time =     1.74 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 58224640 bytes

[2021-09-09 16:10:29,701]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 16:10:29,702]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:32,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30501
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31850
score:100
	Report mapping result:
		klut_size()     :36328
		klut.num_gates():30501
		max delay       :6
		max area        :30501
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7498
		LUT fanins:4	 numbers :18075
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833236992 bytes

[2021-09-09 16:11:32,218]mapper_test.py:220:[INFO]: area: 30501 level: 6
[2021-09-09 16:45:09,522]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 16:45:09,523]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:45:09,523]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:45:12,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.27 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.29 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.29 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.06 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.15 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.25 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.24 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.06 sec
Total time =     1.71 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57651200 bytes

[2021-09-09 16:45:12,312]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 16:45:12,312]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:14,260]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30501
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31850
score:100
	Report mapping result:
		klut_size()     :36328
		klut.num_gates():30501
		max delay       :6
		max area        :30501
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7498
		LUT fanins:4	 numbers :18075
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833269760 bytes

[2021-09-09 16:46:14,260]mapper_test.py:220:[INFO]: area: 30501 level: 6
[2021-09-09 17:21:32,554]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-09 17:21:32,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:21:32,555]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:21:35,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.28 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.29 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.06 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.15 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.26 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.25 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.06 sec
Total time =     1.74 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57954304 bytes

[2021-09-09 17:21:35,342]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-09 17:21:35,343]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:36,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31927
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833294336 bytes

[2021-09-09 17:22:36,385]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-13 23:27:16,435]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-13 23:27:16,438]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:27:16,438]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:27:18,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.54 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57565184 bytes

[2021-09-13 23:27:18,969]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-13 23:27:18,969]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:04,404]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31954
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 444641280 bytes

[2021-09-13 23:28:04,404]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-13 23:41:48,750]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-13 23:41:48,750]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:48,750]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:51,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.26 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.53 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57491456 bytes

[2021-09-13 23:41:51,234]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-13 23:41:51,235]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:01,699]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 302100480 bytes

[2021-09-13 23:42:01,699]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-14 08:56:50,433]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-14 08:56:50,433]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:50,434]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:52,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.52 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57597952 bytes

[2021-09-14 08:56:52,883]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-14 08:56:52,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:57:46,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31927
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 833175552 bytes

[2021-09-14 08:57:46,063]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-14 09:20:46,982]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-14 09:20:46,982]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:46,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:49,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.23 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.52 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 58003456 bytes

[2021-09-14 09:20:49,489]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-14 09:20:49,490]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:00,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 313282560 bytes

[2021-09-14 09:21:00,112]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-15 15:30:52,130]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-15 15:30:52,131]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:52,132]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:54,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.04 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.19 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.04 sec
Total time =     1.38 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57446400 bytes

[2021-09-15 15:30:54,414]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-15 15:30:54,414]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:32,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 497860608 bytes

[2021-09-15 15:31:32,969]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-15 15:54:12,626]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-15 15:54:12,626]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:12,627]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:14,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.04 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.19 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.04 sec
Total time =     1.38 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57552896 bytes

[2021-09-15 15:54:14,898]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-15 15:54:14,898]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:24,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 105451520 bytes

[2021-09-15 15:54:24,383]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-18 14:01:22,230]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-18 14:01:22,232]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:01:22,232]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:01:24,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.40 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57507840 bytes

[2021-09-18 14:01:24,518]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-18 14:01:24,518]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:05,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :31929
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 450551808 bytes

[2021-09-18 14:02:05,032]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-18 16:25:59,087]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-18 16:25:59,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:59,087]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:01,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.43 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57556992 bytes

[2021-09-18 16:26:01,409]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-18 16:26:01,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:38,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
	current map manager:
		current min nodes:78239
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30519
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :32033
score:100
	Report mapping result:
		klut_size()     :36346
		klut.num_gates():30519
		max delay       :6
		max area        :30519
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4881
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 379084800 bytes

[2021-09-18 16:26:38,918]mapper_test.py:220:[INFO]: area: 30519 level: 6
[2021-09-22 08:57:27,540]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-22 08:57:27,543]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:27,543]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:29,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.41 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57511936 bytes

[2021-09-22 08:57:29,826]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-22 08:57:29,826]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:52,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :7
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 208162816 bytes

[2021-09-22 08:57:52,828]mapper_test.py:220:[INFO]: area: 30508 level: 7
[2021-09-22 11:24:43,062]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-22 11:24:43,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:43,063]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:45,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.40 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57614336 bytes

[2021-09-22 11:24:45,355]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-22 11:24:45,355]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:21,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 249368576 bytes

[2021-09-22 11:25:21,060]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-23 16:43:30,316]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-23 16:43:30,316]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:43:30,317]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:43:32,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.04 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.19 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.04 sec
Total time =     1.39 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57745408 bytes

[2021-09-23 16:43:32,562]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-23 16:43:32,562]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:14,215]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 277127168 bytes

[2021-09-23 16:44:14,215]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-23 17:06:43,557]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-23 17:06:43,557]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:43,558]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:45,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.23 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57655296 bytes

[2021-09-23 17:06:45,992]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-23 17:06:45,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:22,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 249147392 bytes

[2021-09-23 17:07:22,726]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-23 18:08:08,490]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-23 18:08:08,491]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:08:08,491]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:08:10,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.04 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.19 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.39 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57544704 bytes

[2021-09-23 18:08:10,792]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-23 18:08:10,792]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:08:52,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 277069824 bytes

[2021-09-23 18:08:52,249]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-27 16:35:19,051]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-27 16:35:19,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:35:19,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:35:21,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.07 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.53 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57819136 bytes

[2021-09-27 16:35:21,552]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-27 16:35:21,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:01,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 276238336 bytes

[2021-09-27 16:36:01,530]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-27 17:42:03,858]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-27 17:42:03,858]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:03,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:06,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.40 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57622528 bytes

[2021-09-27 17:42:06,139]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-27 17:42:06,140]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:45,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
balancing!
	current map manager:
		current min nodes:78239
		current min depth:16
rewriting!
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 276234240 bytes

[2021-09-27 17:42:45,406]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-28 02:08:19,861]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-28 02:08:19,862]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:08:19,862]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:08:22,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.04 sec
Total time =     1.40 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57548800 bytes

[2021-09-28 02:08:22,196]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-28 02:08:22,197]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:01,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 280461312 bytes

[2021-09-28 02:09:01,240]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-28 16:47:51,874]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-28 16:47:51,875]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:51,875]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:54,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.42 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57937920 bytes

[2021-09-28 16:47:54,198]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-28 16:47:54,198]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:30,504]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 249647104 bytes

[2021-09-28 16:48:30,505]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-09-28 17:26:52,867]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-09-28 17:26:52,868]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:52,868]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:55,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.42 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57663488 bytes

[2021-09-28 17:26:55,179]mapper_test.py:156:[INFO]: area: 26333 level: 6
[2021-09-28 17:26:55,179]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:31,938]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 369750016 bytes

[2021-09-28 17:27:31,939]mapper_test.py:220:[INFO]: area: 30520 level: 6
[2021-10-09 10:41:23,464]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-09 10:41:23,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:23,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:25,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.19 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.39 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57462784 bytes

[2021-10-09 10:41:25,782]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-09 10:41:25,782]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:49,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 128274432 bytes

[2021-10-09 10:41:49,618]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-09 11:23:58,373]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-09 11:23:58,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:58,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:00,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.44 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57724928 bytes

[2021-10-09 11:24:00,693]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-09 11:24:00,693]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:23,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 184946688 bytes

[2021-10-09 11:24:23,767]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-09 16:31:45,331]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-09 16:31:45,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:45,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:47,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57597952 bytes

[2021-10-09 16:31:47,710]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-09 16:31:47,711]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:03,903]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 118247424 bytes

[2021-10-09 16:32:03,904]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-09 16:48:53,441]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-09 16:48:53,442]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:53,442]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:55,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.22 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.23 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.12 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.45 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57618432 bytes

[2021-10-09 16:48:55,803]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-09 16:48:55,804]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:11,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 118145024 bytes

[2021-10-09 16:49:11,866]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-12 10:58:02,274]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-12 10:58:02,276]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:02,276]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:04,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57913344 bytes

[2021-10-12 10:58:04,677]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-12 10:58:04,678]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:43,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 168566784 bytes

[2021-10-12 10:58:43,483]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-12 11:18:08,646]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-12 11:18:08,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:08,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:10,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57839616 bytes

[2021-10-12 11:18:11,022]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-12 11:18:11,022]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:35,941]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 127815680 bytes

[2021-10-12 11:18:35,942]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-12 13:33:30,240]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-12 13:33:30,240]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:33:30,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:33:32,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57778176 bytes

[2021-10-12 13:33:32,625]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-12 13:33:32,625]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:11,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 168579072 bytes

[2021-10-12 13:34:11,579]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-12 15:04:10,498]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-12 15:04:10,499]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:04:10,499]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:04:12,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57573376 bytes

[2021-10-12 15:04:12,889]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-12 15:04:12,890]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:04:52,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 167505920 bytes

[2021-10-12 15:04:52,270]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-12 18:49:03,359]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-12 18:49:03,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:49:03,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:49:05,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.50 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57753600 bytes

[2021-10-12 18:49:05,778]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-12 18:49:05,779]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:49:46,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141336576 bytes

[2021-10-12 18:49:46,113]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-18 11:42:32,061]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-18 11:42:32,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:42:32,067]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:42:34,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.06 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.23 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.53 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57913344 bytes

[2021-10-18 11:42:34,541]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-18 11:42:34,541]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:17,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141414400 bytes

[2021-10-18 11:43:17,384]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-18 12:03:52,176]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-18 12:03:52,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:52,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:54,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57622528 bytes

[2021-10-18 12:03:54,600]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-18 12:03:54,600]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:01,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 95522816 bytes

[2021-10-18 12:04:01,366]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-19 14:11:49,300]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-19 14:11:49,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:49,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:51,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57937920 bytes

[2021-10-19 14:11:51,657]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-19 14:11:51,657]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:58,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 95612928 bytes

[2021-10-19 14:11:58,368]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-22 13:33:05,435]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-22 13:33:05,436]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:05,436]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:07,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57761792 bytes

[2021-10-22 13:33:07,784]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-22 13:33:07,784]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:41,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 98525184 bytes

[2021-10-22 13:33:41,568]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-22 13:53:58,389]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-22 13:53:58,390]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:58,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:00,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57602048 bytes

[2021-10-22 13:54:00,747]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-22 13:54:00,747]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:34,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 98557952 bytes

[2021-10-22 13:54:34,453]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-22 14:02:10,058]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-22 14:02:10,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:10,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:12,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57982976 bytes

[2021-10-22 14:02:12,462]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-22 14:02:12,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:19,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 95539200 bytes

[2021-10-22 14:02:19,176]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-22 14:05:31,089]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-22 14:05:31,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:31,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:33,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57597952 bytes

[2021-10-22 14:05:33,444]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-22 14:05:33,444]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:40,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 95604736 bytes

[2021-10-22 14:05:40,138]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-23 13:32:10,999]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-23 13:32:11,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:32:11,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:32:13,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57622528 bytes

[2021-10-23 13:32:13,367]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-23 13:32:13,368]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:32:50,702]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :32638
score:100
	Report mapping result:
		klut_size()     :38443
		klut.num_gates():32616
		max delay       :6
		max area        :32638
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5583
		LUT fanins:3	 numbers :8227
		LUT fanins:4	 numbers :18806
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141393920 bytes

[2021-10-23 13:32:50,702]mapper_test.py:224:[INFO]: area: 32616 level: 6
[2021-10-24 17:43:43,794]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-24 17:43:43,795]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:43,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:46,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.49 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57966592 bytes

[2021-10-24 17:43:46,220]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-24 17:43:46,220]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:26,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :32638
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141479936 bytes

[2021-10-24 17:44:26,550]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-24 18:04:10,932]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-24 18:04:10,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:04:10,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:04:13,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57679872 bytes

[2021-10-24 18:04:13,352]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-24 18:04:13,352]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:04:53,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
	current map manager:
		current min nodes:78239
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :30520
score:100
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141443072 bytes

[2021-10-24 18:04:53,024]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-26 10:25:22,578]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-26 10:25:22,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:22,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:24,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57745408 bytes

[2021-10-26 10:25:24,958]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-26 10:25:24,958]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:30,919]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	current map manager:
		current min nodes:78239
		current min depth:16
	Report mapping result:
		klut_size()     :42834
		klut.num_gates():37007
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2494
		LUT fanins:3	 numbers :9384
		LUT fanins:4	 numbers :25129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 95571968 bytes

[2021-10-26 10:25:30,920]mapper_test.py:224:[INFO]: area: 37007 level: 6
[2021-10-26 11:01:55,380]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-26 11:01:55,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:55,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:57,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57475072 bytes

[2021-10-26 11:01:57,796]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-26 11:01:57,796]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:38,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :42834
		klut.num_gates():37007
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2494
		LUT fanins:3	 numbers :9384
		LUT fanins:4	 numbers :25129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141357056 bytes

[2021-10-26 11:02:38,957]mapper_test.py:224:[INFO]: area: 37007 level: 6
[2021-10-26 11:22:50,885]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-26 11:22:50,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:50,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:53,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57896960 bytes

[2021-10-26 11:22:53,261]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-26 11:22:53,261]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:29,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :45346
		klut.num_gates():39519
		max delay       :6
		max area        :32638
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2506
		LUT fanins:3	 numbers :11919
		LUT fanins:4	 numbers :25094
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141332480 bytes

[2021-10-26 11:23:29,432]mapper_test.py:224:[INFO]: area: 39519 level: 6
[2021-10-26 12:20:55,982]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-26 12:20:55,983]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:55,983]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:58,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.48 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57634816 bytes

[2021-10-26 12:20:58,421]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-26 12:20:58,421]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:35,123]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :36347
		klut.num_gates():30520
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4882
		LUT fanins:3	 numbers :7553
		LUT fanins:4	 numbers :18085
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 141336576 bytes

[2021-10-26 12:21:35,124]mapper_test.py:224:[INFO]: area: 30520 level: 6
[2021-10-26 14:12:53,764]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-26 14:12:53,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:53,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:56,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57647104 bytes

[2021-10-26 14:12:56,120]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-26 14:12:56,120]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:01,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :42834
		klut.num_gates():37007
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2494
		LUT fanins:3	 numbers :9384
		LUT fanins:4	 numbers :25129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 95715328 bytes

[2021-10-26 14:13:01,212]mapper_test.py:224:[INFO]: area: 37007 level: 6
[2021-10-29 16:09:58,666]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-10-29 16:09:58,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:58,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:00,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57397248 bytes

[2021-10-29 16:10:01,042]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-10-29 16:10:01,042]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:06,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :59221
		klut.num_gates():53394
		max delay       :6
		max area        :53394
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4720
		LUT fanins:3	 numbers :14274
		LUT fanins:4	 numbers :34400
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
Peak memory: 96985088 bytes

[2021-10-29 16:10:06,238]mapper_test.py:224:[INFO]: area: 53394 level: 6
[2021-11-03 09:51:37,336]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-03 09:51:37,336]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:37,336]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:39,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.50 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57569280 bytes

[2021-11-03 09:51:39,763]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-03 09:51:39,763]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:49,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :59221
		klut.num_gates():53394
		max delay       :6
		max area        :30520
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4720
		LUT fanins:3	 numbers :14274
		LUT fanins:4	 numbers :34400
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig_output.v
	Peak memory: 110481408 bytes

[2021-11-03 09:51:49,957]mapper_test.py:226:[INFO]: area: 53394 level: 6
[2021-11-03 10:03:46,004]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-03 10:03:46,004]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:46,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:48,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.48 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57860096 bytes

[2021-11-03 10:03:48,372]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-03 10:03:48,372]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:59,566]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :60213
		klut.num_gates():54386
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4708
		LUT fanins:3	 numbers :14739
		LUT fanins:4	 numbers :34939
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig_output.v
	Peak memory: 110587904 bytes

[2021-11-03 10:03:59,567]mapper_test.py:226:[INFO]: area: 54386 level: 6
[2021-11-03 13:43:45,399]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-03 13:43:45,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:45,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:47,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.50 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57917440 bytes

[2021-11-03 13:43:47,866]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-03 13:43:47,866]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:59,205]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :60213
		klut.num_gates():54386
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4708
		LUT fanins:3	 numbers :14739
		LUT fanins:4	 numbers :34939
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig_output.v
	Peak memory: 110567424 bytes

[2021-11-03 13:43:59,206]mapper_test.py:226:[INFO]: area: 54386 level: 6
[2021-11-03 13:50:01,153]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-03 13:50:01,154]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:01,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:03,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.50 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57573376 bytes

[2021-11-03 13:50:03,557]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-03 13:50:03,557]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:14,829]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :60213
		klut.num_gates():54386
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4708
		LUT fanins:3	 numbers :14739
		LUT fanins:4	 numbers :34939
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig_output.v
	Peak memory: 110489600 bytes

[2021-11-03 13:50:14,830]mapper_test.py:226:[INFO]: area: 54386 level: 6
[2021-11-04 15:56:55,339]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-04 15:56:55,361]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:55,362]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:57,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.32 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.59 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57978880 bytes

[2021-11-04 15:56:57,930]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-04 15:56:57,930]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:09,625]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :44338
		klut.num_gates():38511
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3132
		LUT fanins:3	 numbers :10953
		LUT fanins:4	 numbers :24426
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig_output.v
	Peak memory: 107954176 bytes

[2021-11-04 15:57:09,626]mapper_test.py:226:[INFO]: area: 38511 level: 6
[2021-11-16 12:28:02,500]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-16 12:28:02,502]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:02,502]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:04,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57503744 bytes

[2021-11-16 12:28:04,872]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-16 12:28:04,872]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:10,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.84307 secs
	Report mapping result:
		klut_size()     :44338
		klut.num_gates():38511
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3132
		LUT fanins:3	 numbers :10953
		LUT fanins:4	 numbers :24426
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 95879168 bytes

[2021-11-16 12:28:10,704]mapper_test.py:228:[INFO]: area: 38511 level: 6
[2021-11-16 14:16:59,115]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-16 14:16:59,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:59,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:01,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.48 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57741312 bytes

[2021-11-16 14:17:01,528]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-16 14:17:01,529]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:07,458]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.85825 secs
	Report mapping result:
		klut_size()     :44338
		klut.num_gates():38511
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3132
		LUT fanins:3	 numbers :10953
		LUT fanins:4	 numbers :24426
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 95883264 bytes

[2021-11-16 14:17:07,459]mapper_test.py:228:[INFO]: area: 38511 level: 6
[2021-11-16 14:23:19,388]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-16 14:23:19,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:19,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:21,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.25 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.50 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57499648 bytes

[2021-11-16 14:23:21,850]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-16 14:23:21,850]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:27,814]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.87787 secs
	Report mapping result:
		klut_size()     :44338
		klut.num_gates():38511
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3132
		LUT fanins:3	 numbers :10953
		LUT fanins:4	 numbers :24426
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 96038912 bytes

[2021-11-16 14:23:27,814]mapper_test.py:228:[INFO]: area: 38511 level: 6
[2021-11-17 16:35:59,196]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-17 16:35:59,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:59,197]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:01,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57548800 bytes

[2021-11-17 16:36:01,599]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-17 16:36:01,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:07,390]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.82389 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 98308096 bytes

[2021-11-17 16:36:07,391]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-18 10:18:31,633]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-18 10:18:31,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:31,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:33,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57618432 bytes

[2021-11-18 10:18:34,016]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-18 10:18:34,016]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:41,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 3.16483 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 111616000 bytes

[2021-11-18 10:18:41,282]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-23 16:11:22,208]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-23 16:11:22,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:22,210]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:24,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57589760 bytes

[2021-11-23 16:11:24,644]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-23 16:11:24,645]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:31,845]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 3.12855 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 111321088 bytes

[2021-11-23 16:11:31,846]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-23 16:42:20,382]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-23 16:42:20,383]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:20,383]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:22,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.48 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57581568 bytes

[2021-11-23 16:42:22,841]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-23 16:42:22,841]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:30,051]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 3.19178 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 111071232 bytes

[2021-11-23 16:42:30,052]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-24 11:38:43,899]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 11:38:43,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:43,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:46,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.48 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57708544 bytes

[2021-11-24 11:38:46,287]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 11:38:46,287]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:50,336]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 0.065697 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 96284672 bytes

[2021-11-24 11:38:50,336]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-24 12:01:58,255]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 12:01:58,255]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:58,255]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:00,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.25 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57921536 bytes

[2021-11-24 12:02:00,615]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 12:02:00,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:04,630]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 0.066368 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 96182272 bytes

[2021-11-24 12:02:04,631]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-24 12:05:39,039]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 12:05:39,040]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:39,040]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:41,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.48 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57618432 bytes

[2021-11-24 12:05:41,423]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 12:05:41,424]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:47,240]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.8299 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 98398208 bytes

[2021-11-24 12:05:47,241]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-24 12:11:19,570]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 12:11:19,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:19,571]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:21,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.20 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.46 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57700352 bytes

[2021-11-24 12:11:21,937]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 12:11:21,937]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:26,486]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
[i] total time =  0.71 secs
Mapping time: 0.70535 secs
	Report mapping result:
		klut_size()     :32084
		klut.num_gates():26257
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3394
		LUT fanins:3	 numbers :2856
		LUT fanins:4	 numbers :20007
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 269021184 bytes

[2021-11-24 12:11:26,486]mapper_test.py:228:[INFO]: area: 26257 level: 9
[2021-11-24 12:57:37,574]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 12:57:37,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:37,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:39,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57556992 bytes

[2021-11-24 12:57:39,941]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 12:57:39,941]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:45,715]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.82752 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 98394112 bytes

[2021-11-24 12:57:45,716]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-24 13:09:07,317]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 13:09:07,317]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:07,317]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:09,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.14 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57581568 bytes

[2021-11-24 13:09:09,739]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 13:09:09,739]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:44,325]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 1.83348 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 140898304 bytes

[2021-11-24 13:09:44,326]mapper_test.py:228:[INFO]: area: 30508 level: 6
[2021-11-24 13:32:10,262]mapper_test.py:79:[INFO]: run case "des_perf_comb"
[2021-11-24 13:32:10,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:10,263]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:12,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   72413.  Ch =     0.  Total mem =   10.97 MB. Peak cut mem =    0.48 MB.
P:  Del =    6.00.  Ar =   30456.0.  Edge =   104388.  Cut =   639670.  T =     0.23 sec
P:  Del =    6.00.  Ar =   27912.0.  Edge =   100550.  Cut =   618926.  T =     0.24 sec
P:  Del =    6.00.  Ar =   27653.0.  Edge =    98401.  Cut =   637443.  T =     0.24 sec
E:  Del =    6.00.  Ar =   27620.0.  Edge =    98294.  Cut =   637443.  T =     0.05 sec
F:  Del =    6.00.  Ar =   26442.0.  Edge =    97355.  Cut =   358397.  T =     0.13 sec
E:  Del =    6.00.  Ar =   26393.0.  Edge =    97187.  Cut =   358397.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26344.0.  Edge =    94344.  Cut =   353742.  T =     0.22 sec
E:  Del =    6.00.  Ar =   26339.0.  Edge =    94336.  Cut =   353742.  T =     0.05 sec
A:  Del =    6.00.  Ar =   26335.0.  Edge =    94294.  Cut =   345229.  T =     0.21 sec
E:  Del =    6.00.  Ar =   26333.0.  Edge =    94292.  Cut =   345229.  T =     0.05 sec
Total time =     1.47 sec
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %
Peak memory: 57917440 bytes

[2021-11-24 13:32:12,640]mapper_test.py:160:[INFO]: area: 26333 level: 6
[2021-11-24 13:32:12,640]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:45,663]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
Mapping time: 0.065337 secs
	Report mapping result:
		klut_size()     :36335
		klut.num_gates():30508
		max delay       :6
		max area        :30508
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4928
		LUT fanins:3	 numbers :7502
		LUT fanins:4	 numbers :18078
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v
	Peak memory: 141365248 bytes

[2021-11-24 13:32:45,664]mapper_test.py:228:[INFO]: area: 30508 level: 6
