

================================================================
== Vivado HLS Report for 'Loop_unroll2_proc'
================================================================
* Date:           Wed Dec 23 13:51:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_3
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  113|  113|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- unroll2  |  112|  112|         2|          -|          -|    56|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    225|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|      6|      6|    -|
|Multiplexer      |        -|      -|      -|     57|    -|
|Register         |        -|      -|    207|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    213|    288|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |PC1_U  |Loop_unroll2_proccud  |        0|  6|   6|    0|    56|    6|     1|          336|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        0|  6|   6|    0|    56|    6|     1|          336|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_97_p2            |     +    |      0|  0|   15|           6|           1|
    |sub_ln184_fu_132_p2   |     -    |      0|  0|   15|           8|           7|
    |icmp_ln182_fu_91_p2   |   icmp   |      0|  0|   11|           6|           5|
    |lshr_ln184_fu_142_p2  |   lshr   |      0|  0|  182|          64|          64|
    |ap_block_state1       |    or    |      0|  0|    2|           1|           1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  225|          85|          78|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |i_1_i_reg_80                  |   9|          2|    6|         12|
    |key_blk_n                     |   9|          2|    1|          2|
    |permuted_choice_1_0_s_reg_69  |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  57|         12|   73|        148|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |i_1_i_reg_80                  |   6|   0|    6|          0|
    |i_reg_166                     |   6|   0|    6|          0|
    |key_read_reg_158              |  64|   0|   64|          0|
    |permuted_choice_1_0_s_reg_69  |  64|   0|   64|          0|
    |trunc_ln184_1_reg_176         |  63|   0|   63|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 207|   0|  207|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------+-----+-----+------------+-------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_return_0  | out |   64| ap_ctrl_hs | Loop_unroll2_proc | return value |
|ap_return_1  | out |   60| ap_ctrl_hs | Loop_unroll2_proc | return value |
|key_dout     |  in |   64|   ap_fifo  |        key        |    pointer   |
|key_empty_n  |  in |    1|   ap_fifo  |        key        |    pointer   |
|key_read     | out |    1|   ap_fifo  |        key        |    pointer   |
+-------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %key, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.18ns)   --->   "%key_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %key)" [desDecrypt.c:184]   --->   Operation 5 'read' 'key_read' <Predicate = true> <Delay = 3.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %0"   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%permuted_choice_1_0_s = phi i64 [ 0, %entry ], [ %permuted_choice_1, %1 ]"   --->   Operation 7 'phi' 'permuted_choice_1_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_i = phi i6 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 8 'phi' 'i_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.22ns)   --->   "%icmp_ln182 = icmp eq i6 %i_1_i, -8" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 9 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56) nounwind"   --->   Operation 10 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.60ns)   --->   "%i = add i6 %i_1_i, 1" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.exit, label %1" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i6 %i_1_i to i64" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 13 'zext' 'zext_ln184' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%PC1_addr = getelementptr [56 x i6]* @PC1, i64 0, i64 %zext_ln184" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 14 'getelementptr' 'PC1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.77ns)   --->   "%PC1_load = load i6* %PC1_addr, align 1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 15 'load' 'PC1_load' <Predicate = (!icmp_ln182)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 56> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %permuted_choice_1_0_s to i63" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 16 'trunc' 'trunc_ln184_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i64 %permuted_choice_1_0_s to i60" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 17 'trunc' 'trunc_ln182' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i64, i60 } undef, i64 %permuted_choice_1_0_s, 0" [desDecrypt.c:14]   --->   Operation 18 'insertvalue' 'mrv' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i64, i60 } %mrv, i60 %trunc_ln182, 1" [desDecrypt.c:14]   --->   Operation 19 'insertvalue' 'mrv_1' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret { i64, i60 } %mrv_1" [desDecrypt.c:14]   --->   Operation 20 'ret' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.90>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.77ns)   --->   "%PC1_load = load i6* %PC1_addr, align 1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 22 'load' 'PC1_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 56> <ROM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i6 %PC1_load to i7" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 23 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "%sub_ln184 = sub i7 -64, %zext_ln184_1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 24 'sub' 'sub_ln184' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i7 %sub_ln184 to i64" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 25 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.47ns)   --->   "%lshr_ln184 = lshr i64 %key_read, %zext_ln184_2" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 26 'lshr' 'lshr_ln184' <Predicate = true> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %lshr_ln184 to i1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 27 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%permuted_choice_1 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln184_1, i1 %trunc_ln184)" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 28 'bitconcatenate' 'permuted_choice_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ PC1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 0000]
key_read              (read             ) [ 0011]
br_ln0                (br               ) [ 0111]
permuted_choice_1_0_s (phi              ) [ 0010]
i_1_i                 (phi              ) [ 0010]
icmp_ln182            (icmp             ) [ 0011]
empty_63              (speclooptripcount) [ 0000]
i                     (add              ) [ 0111]
br_ln182              (br               ) [ 0000]
zext_ln184            (zext             ) [ 0000]
PC1_addr              (getelementptr    ) [ 0001]
trunc_ln184_1         (trunc            ) [ 0001]
trunc_ln182           (trunc            ) [ 0000]
mrv                   (insertvalue      ) [ 0000]
mrv_1                 (insertvalue      ) [ 0000]
ret_ln14              (ret              ) [ 0000]
specloopname_ln182    (specloopname     ) [ 0000]
PC1_load              (load             ) [ 0000]
zext_ln184_1          (zext             ) [ 0000]
sub_ln184             (sub              ) [ 0000]
zext_ln184_2          (zext             ) [ 0000]
lshr_ln184            (lshr             ) [ 0000]
trunc_ln184           (trunc            ) [ 0000]
permuted_choice_1     (bitconcatenate   ) [ 0111]
br_ln182              (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PC1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PC1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="key_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="PC1_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PC1_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PC1_load/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="permuted_choice_1_0_s_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="1"/>
<pin id="71" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="permuted_choice_1_0_s (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="permuted_choice_1_0_s_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="64" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="permuted_choice_1_0_s/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_1_i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="1"/>
<pin id="82" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_i_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln182_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln184_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln184_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln182_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mrv_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="124" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="124" slack="0"/>
<pin id="124" dir="0" index="1" bw="60" slack="0"/>
<pin id="125" dir="1" index="2" bw="124" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln184_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sub_ln184_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln184/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln184_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184_2/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lshr_ln184_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="2"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln184/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln184_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="permuted_choice_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="63" slack="1"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="permuted_choice_1/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="key_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="2"/>
<pin id="160" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="key_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="171" class="1005" name="PC1_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PC1_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="trunc_ln184_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="1"/>
<pin id="178" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln184_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="permuted_choice_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="permuted_choice_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="84" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="84" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="84" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="111"><net_src comp="73" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="73" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="73" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="112" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="63" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="142" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="50" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="169"><net_src comp="97" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="174"><net_src comp="56" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="179"><net_src comp="108" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="184"><net_src comp="151" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PC1 | {}
 - Input state : 
	Port: Loop_unroll2_proc : key | {1 }
	Port: Loop_unroll2_proc : PC1 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln182 : 1
		i : 1
		br_ln182 : 2
		zext_ln184 : 1
		PC1_addr : 2
		PC1_load : 3
		trunc_ln184_1 : 1
		trunc_ln182 : 1
		mrv : 1
		mrv_1 : 2
		ret_ln14 : 3
	State 3
		zext_ln184_1 : 1
		sub_ln184 : 2
		zext_ln184_2 : 3
		lshr_ln184 : 4
		trunc_ln184 : 5
		permuted_choice_1 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |     lshr_ln184_fu_142    |    0    |   182   |
|----------|--------------------------|---------|---------|
|    add   |          i_fu_97         |    0    |    15   |
|----------|--------------------------|---------|---------|
|    sub   |     sub_ln184_fu_132     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln182_fu_91     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |    key_read_read_fu_50   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln184_fu_103    |    0    |    0    |
|   zext   |    zext_ln184_1_fu_128   |    0    |    0    |
|          |    zext_ln184_2_fu_138   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   trunc_ln184_1_fu_108   |    0    |    0    |
|   trunc  |    trunc_ln182_fu_112    |    0    |    0    |
|          |    trunc_ln184_fu_147    |    0    |    0    |
|----------|--------------------------|---------|---------|
|insertvalue|        mrv_fu_116        |    0    |    0    |
|          |       mrv_1_fu_122       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate| permuted_choice_1_fu_151 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   223   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      PC1_addr_reg_171      |    6   |
|        i_1_i_reg_80        |    6   |
|          i_reg_166         |    6   |
|      key_read_reg_158      |   64   |
|permuted_choice_1_0_s_reg_69|   64   |
|  permuted_choice_1_reg_181 |   64   |
|    trunc_ln184_1_reg_176   |   63   |
+----------------------------+--------+
|            Total           |   273  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   273  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   273  |   232  |
+-----------+--------+--------+--------+
