# compile vhdl design source files
vhdl xil_defaultlib  "../../../detecta_11010.srcs/sources_1/new/detecta_11010.vhd"
vhdl xil_defaultlib  "../../../detecta_11010.srcs/sim_1/new/tb_detecta11010.vhd"

# Do not sort compile order
nosort
