{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729143832948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729143832948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 16:43:52 2024 " "Processing started: Thu Oct 17 16:43:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729143832948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729143832948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729143832948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729143833182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729143833182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter " "Found entity 1: vga_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/vga_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_avalon_st_adapter_channel_adapter_0" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_scaler_0 " "Found entity 1: vga_video_scaler_0" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/vga_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_level.v(89) " "Verilog HDL information at top_level.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "top_level.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/top_level.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1729143838399 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level.v(141) " "Verilog HDL Module Instantiation warning at top_level.v(141): ignored dangling comma in List of Port Connections" {  } { { "top_level.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/top_level.v" 141 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/RGB.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/ov7670_registers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/ov7670_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/ov7670_capture.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_frame_buffer_15to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/my_frame_buffer_15to0.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/my_altpll.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/i2c_sender.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/frame_buffer.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.v" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/address_Generator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_filter " "Found entity 1: pixel_filter" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_filter_tb " "Found entity 1: pixel_filter_tb" {  } { { "pixel_filter_tb.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729143838407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pixel_filter " "Elaborating entity \"pixel_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729143838480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_temp pixel_filter.sv(13) " "Verilog HDL or VHDL warning at pixel_filter.sv(13): object \"Y_temp\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y pixel_filter.sv(14) " "Verilog HDL or VHDL warning at pixel_filter.sv(14): object \"Y\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_r pixel_filter.sv(15) " "Verilog HDL or VHDL warning at pixel_filter.sv(15): object \"Y_r\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_g pixel_filter.sv(16) " "Verilog HDL or VHDL warning at pixel_filter.sv(16): object \"Y_g\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_b pixel_filter.sv(17) " "Verilog HDL or VHDL warning at pixel_filter.sv(17): object \"Y_b\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb_temp pixel_filter.sv(19) " "Verilog HDL or VHDL warning at pixel_filter.sv(19): object \"Cb_temp\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb_r pixel_filter.sv(21) " "Verilog HDL or VHDL warning at pixel_filter.sv(21): object \"Cb_r\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb_g pixel_filter.sv(22) " "Verilog HDL or VHDL warning at pixel_filter.sv(22): object \"Cb_g\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb_b pixel_filter.sv(23) " "Verilog HDL or VHDL warning at pixel_filter.sv(23): object \"Cb_b\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr_temp pixel_filter.sv(25) " "Verilog HDL or VHDL warning at pixel_filter.sv(25): object \"Cr_temp\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr_r pixel_filter.sv(27) " "Verilog HDL or VHDL warning at pixel_filter.sv(27): object \"Cr_r\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr_g pixel_filter.sv(28) " "Verilog HDL or VHDL warning at pixel_filter.sv(28): object \"Cr_g\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr_b pixel_filter.sv(29) " "Verilog HDL or VHDL warning at pixel_filter.sv(29): object \"Cr_b\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_y pixel_filter.sv(32) " "Verilog HDL or VHDL warning at pixel_filter.sv(32): object \"pixel_y\" assigned a value but never read" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_filter.sv(75) " "Verilog HDL assignment warning at pixel_filter.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_filter.sv(76) " "Verilog HDL assignment warning at pixel_filter.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_filter.sv(77) " "Verilog HDL assignment warning at pixel_filter.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r888 pixel_filter.sv(38) " "Verilog HDL Always Construct warning at pixel_filter.sv(38): inferring latch(es) for variable \"r888\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g888 pixel_filter.sv(38) " "Verilog HDL Always Construct warning at pixel_filter.sv(38): inferring latch(es) for variable \"g888\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b888 pixel_filter.sv(38) " "Verilog HDL Always Construct warning at pixel_filter.sv(38): inferring latch(es) for variable \"b888\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cb pixel_filter.sv(38) " "Verilog HDL Always Construct warning at pixel_filter.sv(38): inferring latch(es) for variable \"Cb\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cr pixel_filter.sv(38) " "Verilog HDL Always Construct warning at pixel_filter.sv(38): inferring latch(es) for variable \"Cr\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_filter.sv" "" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729143838480 "|pixel_filter"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA 19 " "Ignored 19 assignments for entity \"VGA\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1729143838536 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1729143838536 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"vga_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1729143838536 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_avalon_st_adapter_channel_adapter_0 21 " "Ignored 21 assignments for entity \"vga_avalon_st_adapter_channel_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1729143838536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/output_files/VerilogCam.map.smsg " "Generated suppressed messages file C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/output_files/VerilogCam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1729143838552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729143838560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 16:43:58 2024 " "Processing ended: Thu Oct 17 16:43:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729143838560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729143838560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729143838560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729143838560 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 28 s " "Quartus Prime Flow was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729143839169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729143839482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729143839482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 16:43:59 2024 " "Processing started: Thu Oct 17 16:43:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729143839482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1729143839482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VerilogCam VerilogCam " "Command: quartus_sh -t d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VerilogCam VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1729143839482 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim VerilogCam VerilogCam " "Quartus(args): --rtl_sim VerilogCam VerilogCam" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1729143839482 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1729143839570 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1729143839651 ""}
{ "Warning" "0" "" "Warning: File VerilogCam_run_msim_rtl_verilog.do already exists - backing up current file as VerilogCam_run_msim_rtl_verilog.do.bak8" {  } {  } 0 0 "Warning: File VerilogCam_run_msim_rtl_verilog.do already exists - backing up current file as VerilogCam_run_msim_rtl_verilog.do.bak8" 0 0 "Shell" 0 0 1729143839803 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/simulation/modelsim/VerilogCam_run_msim_rtl_verilog.do" {  } { { "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/simulation/modelsim/VerilogCam_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/simulation/modelsim/VerilogCam_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/simulation/modelsim/VerilogCam_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1729143839811 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1729143839811 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1729143839835 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1729143839835 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/VerilogCam_nativelink_simulation.rpt" {  } { { "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/VerilogCam_nativelink_simulation.rpt" "0" { Text "C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/VerilogCam_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/VerilogCam_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1729143839835 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1729143839835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729143839835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 16:43:59 2024 " "Processing ended: Thu Oct 17 16:43:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729143839835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729143839835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729143839835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1729143839835 ""}
