$date
  Sun Mar 28 17:42:48 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module piso_tb $end
$var reg 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # lat $end
$var reg 8 $ parallel_in[7:0] $end
$scope module uut $end
$var reg 8 % parallel_in[7:0] $end
$var reg 1 & clk $end
$var reg 1 ' lat $end
$var reg 1 ( serial_out $end
$var reg 8 ) buffer_in[7:0] $end
$var integer 32 * cnt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
0"
1#
b11110000 $
b11110000 %
0&
1'
U(
b11110000 )
b0 *
#1000000
0!
1"
0#
1&
0'
0(
b1 *
#2000000
0"
0&
#3000000
1"
1&
b10 *
#4000000
0"
0&
#5000000
1"
1&
b11 *
#6000000
0"
0&
#7000000
1"
1&
b100 *
#8000000
0"
0&
#9000000
1!
1"
1&
1(
b101 *
#10000000
0"
0&
#11000000
1"
1&
b110 *
#12000000
0"
0&
#13000000
1"
1&
b111 *
#14000000
0"
0&
#15000000
1"
1&
b0 *
#16000000
0"
1#
0&
1'
#17000000
0!
1"
0#
1&
0'
0(
b1 *
#18000000
0"
0&
#19000000
1"
1&
b10 *
#20000000
0"
0&
#21000000
1"
1&
b11 *
#22000000
0"
0&
#23000000
1"
1&
b100 *
#24000000
0"
0&
#25000000
1!
1"
1&
1(
b101 *
#26000000
0"
0&
#27000000
1"
1&
b110 *
#28000000
0"
0&
#29000000
1"
1&
b111 *
#30000000
0"
0&
#31000000
1"
1&
b0 *
#32000000
