{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709733671291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709733671292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 08:01:11 2024 " "Processing started: Wed Mar 06 08:01:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709733671292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709733671292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_2bit -c alu_2bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_2bit -c alu_2bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709733671292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709733671542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709733671542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_2bit " "Found entity 1: alu_2bit" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_2bit " "Found entity 1: adder_2bit" {  } { { "adder_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/adder_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_2bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_2bit_tb " "Found entity 1: alu_2bit_tb" {  } { { "alu_2bit_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_2bit " "Found entity 1: and_2bit" {  } { { "and_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/and_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_2bit " "Found entity 1: divider_2bit" {  } { { "divider_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/divider_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_2bit " "Found entity 1: multiplier_2bit" {  } { { "multiplier_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/multiplier_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_2bit " "Found entity 1: or_2bit" {  } { { "or_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/or_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_2bit " "Found entity 1: shiftLeft_2bit" {  } { { "shiftLeft_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/shiftLeft_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_2bit " "Found entity 1: shiftRight_2bit" {  } { { "shiftRight_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/shiftRight_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_2bit " "Found entity 1: subtractor_2bit" {  } { { "subtractor_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/subtractor_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2bit " "Found entity 1: xor_2bit" {  } { { "xor_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/xor_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733677043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733677043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_2bit " "Elaborating entity \"alu_2bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709733677065 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op alu_2bit.sv(39) " "Verilog HDL Always Construct warning at alu_2bit.sv(39): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result alu_2bit.sv(41) " "Verilog HDL Always Construct warning at alu_2bit.sv(41): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_ZFlag alu_2bit.sv(43) " "Verilog HDL Always Construct warning at alu_2bit.sv(43): variable \"add_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_CFlag alu_2bit.sv(44) " "Verilog HDL Always Construct warning at alu_2bit.sv(44): variable \"add_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_VFlag alu_2bit.sv(45) " "Verilog HDL Always Construct warning at alu_2bit.sv(45): variable \"add_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result alu_2bit.sv(48) " "Verilog HDL Always Construct warning at alu_2bit.sv(48): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_NFlag alu_2bit.sv(49) " "Verilog HDL Always Construct warning at alu_2bit.sv(49): variable \"sub_NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_ZFlag alu_2bit.sv(50) " "Verilog HDL Always Construct warning at alu_2bit.sv(50): variable \"sub_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_CFlag alu_2bit.sv(51) " "Verilog HDL Always Construct warning at alu_2bit.sv(51): variable \"sub_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_VFlag alu_2bit.sv(52) " "Verilog HDL Always Construct warning at alu_2bit.sv(52): variable \"sub_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result alu_2bit.sv(55) " "Verilog HDL Always Construct warning at alu_2bit.sv(55): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_ZFlag alu_2bit.sv(57) " "Verilog HDL Always Construct warning at alu_2bit.sv(57): variable \"mul_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_VFlag alu_2bit.sv(59) " "Verilog HDL Always Construct warning at alu_2bit.sv(59): variable \"mul_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_result alu_2bit.sv(62) " "Verilog HDL Always Construct warning at alu_2bit.sv(62): variable \"div_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_ZFlag alu_2bit.sv(64) " "Verilog HDL Always Construct warning at alu_2bit.sv(64): variable \"div_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_VFlag alu_2bit.sv(66) " "Verilog HDL Always Construct warning at alu_2bit.sv(66): variable \"div_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_result alu_2bit.sv(69) " "Verilog HDL Always Construct warning at alu_2bit.sv(69): variable \"and_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_ZFlag alu_2bit.sv(71) " "Verilog HDL Always Construct warning at alu_2bit.sv(71): variable \"and_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_result alu_2bit.sv(76) " "Verilog HDL Always Construct warning at alu_2bit.sv(76): variable \"or_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_ZFlag alu_2bit.sv(78) " "Verilog HDL Always Construct warning at alu_2bit.sv(78): variable \"or_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677066 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_result alu_2bit.sv(83) " "Verilog HDL Always Construct warning at alu_2bit.sv(83): variable \"xor_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_ZFlag alu_2bit.sv(85) " "Verilog HDL Always Construct warning at alu_2bit.sv(85): variable \"xor_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_result alu_2bit.sv(90) " "Verilog HDL Always Construct warning at alu_2bit.sv(90): variable \"left_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_ZFlag alu_2bit.sv(92) " "Verilog HDL Always Construct warning at alu_2bit.sv(92): variable \"left_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_CFlag alu_2bit.sv(93) " "Verilog HDL Always Construct warning at alu_2bit.sv(93): variable \"left_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_result alu_2bit.sv(97) " "Verilog HDL Always Construct warning at alu_2bit.sv(97): variable \"right_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_ZFlag alu_2bit.sv(99) " "Verilog HDL Always Construct warning at alu_2bit.sv(99): variable \"right_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_CFlag alu_2bit.sv(100) " "Verilog HDL Always Construct warning at alu_2bit.sv(100): variable \"right_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 alu_2bit.sv(104) " "Verilog HDL assignment warning at alu_2bit.sv(104): truncated value with size 4 to match size of target (2)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_2bit.sv(113) " "Verilog HDL Always Construct warning at alu_2bit.sv(113): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag alu_2bit.sv(114) " "Verilog HDL Always Construct warning at alu_2bit.sv(114): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZFlag alu_2bit.sv(115) " "Verilog HDL Always Construct warning at alu_2bit.sv(115): variable \"ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CFlag alu_2bit.sv(116) " "Verilog HDL Always Construct warning at alu_2bit.sv(116): variable \"CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VFlag alu_2bit.sv(117) " "Verilog HDL Always Construct warning at alu_2bit.sv(117): variable \"VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_2bit.sv(37) " "Verilog HDL Always Construct warning at alu_2bit.sv(37): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NFlag alu_2bit.sv(37) " "Verilog HDL Always Construct warning at alu_2bit.sv(37): inferring latch(es) for variable \"NFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZFlag alu_2bit.sv(37) " "Verilog HDL Always Construct warning at alu_2bit.sv(37): inferring latch(es) for variable \"ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CFlag alu_2bit.sv(37) " "Verilog HDL Always Construct warning at alu_2bit.sv(37): inferring latch(es) for variable \"CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VFlag alu_2bit.sv(37) " "Verilog HDL Always Construct warning at alu_2bit.sv(37): inferring latch(es) for variable \"VFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VFlag alu_2bit.sv(113) " "Inferred latch for \"VFlag\" at alu_2bit.sv(113)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CFlag alu_2bit.sv(113) " "Inferred latch for \"CFlag\" at alu_2bit.sv(113)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZFlag alu_2bit.sv(113) " "Inferred latch for \"ZFlag\" at alu_2bit.sv(113)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NFlag alu_2bit.sv(113) " "Inferred latch for \"NFlag\" at alu_2bit.sv(113)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_2bit.sv(113) " "Inferred latch for \"result\[0\]\" at alu_2bit.sv(113)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_2bit.sv(113) " "Inferred latch for \"result\[1\]\" at alu_2bit.sv(113)" {  } { { "alu_2bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733677067 "|alu_2bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2bit adder_2bit:adder " "Elaborating entity \"adder_2bit\" for hierarchy \"adder_2bit:adder\"" {  } { { "alu_2bit.sv" "adder" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_2bit subtractor_2bit:subtractor " "Elaborating entity \"subtractor_2bit\" for hierarchy \"subtractor_2bit:subtractor\"" {  } { { "alu_2bit.sv" "subtractor" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_2bit multiplier_2bit:multiplier " "Elaborating entity \"multiplier_2bit\" for hierarchy \"multiplier_2bit:multiplier\"" {  } { { "alu_2bit.sv" "multiplier" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2bit divider_2bit:divider " "Elaborating entity \"divider_2bit\" for hierarchy \"divider_2bit:divider\"" {  } { { "alu_2bit.sv" "divider" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2bit and_2bit:andd " "Elaborating entity \"and_2bit\" for hierarchy \"and_2bit:andd\"" {  } { { "alu_2bit.sv" "andd" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2bit or_2bit:orr " "Elaborating entity \"or_2bit\" for hierarchy \"or_2bit:orr\"" {  } { { "alu_2bit.sv" "orr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2bit xor_2bit:xorr " "Elaborating entity \"xor_2bit\" for hierarchy \"xor_2bit:xorr\"" {  } { { "alu_2bit.sv" "xorr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_2bit shiftLeft_2bit:left " "Elaborating entity \"shiftLeft_2bit\" for hierarchy \"shiftLeft_2bit:left\"" {  } { { "alu_2bit.sv" "left" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_2bit shiftRight_2bit:right " "Elaborating entity \"shiftRight_2bit\" for hierarchy \"shiftRight_2bit:right\"" {  } { { "alu_2bit.sv" "right" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/2bits/alu_2bit.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733677073 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709733677097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709733677120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 08:01:17 2024 " "Processing ended: Wed Mar 06 08:01:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709733677120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709733677120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709733677120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709733677120 ""}
