lbl_80C91D48:
/* 80C91D48 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80C91D4C 00000004  7C 08 02 A6 */	mflr r0
/* 80C91D50 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80C91D54 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80C91D58 00000010  4B FF FD E1 */	bl _savegpr_28
/* 80C91D5C 00000014  7C 7C 1B 78 */	mr r28, r3
/* 80C91D60 00000018  3B A0 00 00 */	li r29, 0
/* 80C91D64 0000001C  3B E0 00 00 */	li r31, 0
/* 80C91D68 00000020  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha /* 804061C0 */
/* 80C91D6C 00000024  3B C3 00 00 */	addi r30, r3, g_dComIfG_gameInfo@l /* 804061C0 */
/* 80C91D70 00000028  48 00 00 4C */	b lbl_80C91DBC
lbl_80C91D74:
/* 80C91D74 00000000  88 1C 39 F6 */	lbz r0, 0x39f6(r28)
/* 80C91D78 00000004  28 00 00 00 */	cmplwi r0, 0
/* 80C91D7C 00000008  41 82 00 20 */	beq lbl_80C91D9C
/* 80C91D80 0000000C  7C 9C FA 14 */	add r4, r28, r31
/* 80C91D84 00000010  88 04 07 2F */	lbz r0, 0x72f(r4)
/* 80C91D88 00000014  28 00 00 00 */	cmplwi r0, 0
/* 80C91D8C 00000018  40 82 00 10 */	bne lbl_80C91D9C
/* 80C91D90 0000001C  80 7E 5D 74 */	lwz r3, 0x5d74(r30)
/* 80C91D94 00000020  A8 03 02 32 */	lha r0, 0x232(r3)
/* 80C91D98 00000024  B0 04 07 0A */	sth r0, 0x70a(r4)
lbl_80C91D9C:
/* 80C91D9C 00000000  7F 83 E3 78 */	mr r3, r28
/* 80C91DA0 00000004  7F A4 EB 78 */	mr r4, r29
/* 80C91DA4 00000008  39 9F 07 10 */	addi r12, r31, 0x710
/* 80C91DA8 0000000C  7D 9C 62 14 */	add r12, r28, r12
/* 80C91DAC 00000010  4B FF FD 8D */	bl __ptmf_scall
/* 80C91DB0 00000014  60 00 00 00 */	nop 
/* 80C91DB4 00000018  3B BD 00 01 */	addi r29, r29, 1
/* 80C91DB8 0000001C  3B FF 01 C0 */	addi r31, r31, 0x1c0
lbl_80C91DBC:
/* 80C91DBC 00000000  80 7C 05 70 */	lwz r3, 0x570(r28)
/* 80C91DC0 00000004  A0 03 00 00 */	lhz r0, 0(r3)
/* 80C91DC4 00000008  7C 1D 00 00 */	cmpw r29, r0
/* 80C91DC8 0000000C  41 80 FF AC */	blt lbl_80C91D74
/* 80C91DCC 00000010  39 61 00 20 */	addi r11, r1, 0x20
/* 80C91DD0 00000014  4B FF FD 69 */	bl _restgpr_28
/* 80C91DD4 00000018  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80C91DD8 0000001C  7C 08 03 A6 */	mtlr r0
/* 80C91DDC 00000020  38 21 00 20 */	addi r1, r1, 0x20
/* 80C91DE0 00000024  4E 80 00 20 */	blr 
