# **SmartCounter â€“ Programmable 8-bit Counter**

## **ðŸ“˜ Overview**

SmartCounter is a parameterized 8-bit programmable counter designed for digital systems where controlled counting, loading, and synchronous reset are required.
This module supports loading a value, incrementing only when enabled, and holding the previous output when inactive.

---

## **ðŸŽ¯ Features**

* **8-bit (parameterizable) counter**
* **Synchronous active-high reset**
* **Load input to preset value**
* **Enable-based counting**
* **Hold operation when no control signal is active**
* **Edge-triggered operation**

---

## **ðŸ›  Applications**

* Timers & delay generators
* Program counters in processors
* Digital event counters
* Memory address stepping
* PWM duty cycle update logic

---

## **ðŸ“ Functional Description**

| Signal     | Description                              |
| ---------- | ---------------------------------------- |
| `clk`      | Drives all synchronous actions           |
| `reset`    | Resets output to zero (highest priority) |
| `load`     | Loads input value to counter             |
| `enable`   | Allows counting when high                |
| `data_in`  | Data to be loaded                        |
| `data_out` | Current counter value                    |

---

## **âš™ï¸ Operating Logic**

At every rising clock edge:

1. **reset = 1** â†’ Output becomes `00h`
2. **else if load = 1** â†’ `data_in` is copied to output
3. **else if enable = 1** â†’ Counter increments
4. **else** â†’ Output holds previous value

---

## **ðŸ§© RTL Block Diagram (Text Form)**

```
           +-------------------------------------+
   clk --->|                                     |
 reset --->|                                     |
 enable --->|      PROGRAMMABLE SMART COUNTER     |--> data_out[7:0]
  load --->|                                     |
data_in --->|                                     |
           +-------------------------------------+
```

---

## **ðŸ§ª Simulation & Verification**

### âœ” Test Cases Covered

| Scenario       | Expected Behaviour              |
| -------------- | ------------------------------- |
| Reset          | Output â†’ 00h                    |
| Load           | Output updates with input value |
| Enable = 1     | Counter increments              |
| Enable = 0     | Output holds value              |
| Multiple loads | Loads correctly each time       |

---

## **ðŸ“Š Waveform Output**

The simulation waveform validates correct operation:

* Output resets to `00h` when reset is active
* Load operation updates counter immediately
* Counter increments only when enable is high
* Output remains constant when enable = 0
* Smooth and synchronous transitions across clock edges

```
[Insert your waveform image here]
```

The waveform confirms the correct prioritization:
**RESET âžœ LOAD âžœ ENABLE âžœ HOLD**

---

## **ðŸ§µ Challenges**

* Managing priority between load, reset, and enable
* Ensuring glitch-free synchronous updates
* Testbench timing alignment

---

## **ðŸ“Œ Conclusion**

SmartCounter operates accurately with programmable load, reset control, and enable-driven counting.
The design is modular, scalable, and suitable for a wide set of digital applications.
Simulation confirms stable and predictable output.

---

Just tell me!

