{"related:hOVYv7VFl0EJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5":[{"title":"Comparative study of performance vedic multiplier on the basis of adders used","url":"https://ieeexplore.ieee.org/abstract/document/7443929/","authors":["J Thomas","J Thomas R Pushpangadan…"],"year":2015,"numCitations":19,"citationUrl":"http://scholar.google.com/scholar?cites=4726322980850296196&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:hOVYv7VFl0EJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596876834506},{"title":"Implementation of high speed vedic multiplier using modified adder","url":"https://ieeexplore.ieee.org/abstract/document/7754093/","authors":["M Akila","M Akila C Gowribala","M Akila C Gowribala SM Shaby"],"year":2016,"numCitations":9,"citationUrl":"http://scholar.google.com/scholar?cites=3619490378534872803&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:4-aDiFIDOzIJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"FPGA implementation of delay optimized single precision floating point multiplier","url":"https://ieeexplore.ieee.org/abstract/document/7324094/","authors":["K Paldurai","K Paldurai K Hariharan"],"year":2015,"numCitations":12,"citationUrl":"http://scholar.google.com/scholar?cites=14609195303804848755&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:c8qX2blJvsoJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14609195303804848755&hl=en&as_sdt=0,5&scioq=vedic+study","publication":"ieeexplore.ieee.org"},{"title":"Comparative analysis of single precision floating point multiplication using compressor techniques","url":"https://ieeexplore.ieee.org/abstract/document/8300196/","authors":["KV Gowreesrinivas…"],"year":2017,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=14625581664804477715&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:Exsj1AiB-MoJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"16 Bit Power Efficient Carry Select Adder","url":"https://ieeexplore.ieee.org/abstract/document/8711565/","authors":["N Gaur","N Gaur A Mehra","N Gaur A Mehra P Kumar…"],"year":2019,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=12484116377846688825&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:OSwwtLN9QK0J:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design of high performance IEEE754 floating point multiplier using vedic mathematics","url":"https://ieeexplore.ieee.org/abstract/document/7065627/","authors":["SS Mahakalkar","SS Mahakalkar SL Haridas"],"year":2014,"numCitations":13,"citationUrl":"http://scholar.google.com/scholar?cites=11991447585081651117&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:re-BkwsuaqYJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11991447585081651117&hl=en&as_sdt=0,5&scioq=vedic+study","publication":"ieeexplore.ieee.org"},{"title":"Implementation of single precision floating point multiplier using karatsuba algorithm","url":"https://ieeexplore.ieee.org/abstract/document/6823439/","authors":["A Mehta","A Mehta CB Bidhul","A Mehta CB Bidhul S Joseph…"],"year":2013,"numCitations":24,"citationUrl":"http://scholar.google.com/scholar?cites=12009088668171874508&as_sdt=2005&sciodt=0,5&hl=en&scioq=vedic+study","relatedUrl":"http://scholar.google.com/scholar?q=related:zLCNToTaqKYJ:scholar.google.com/&scioq=vedic+study&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12009088668171874508&hl=en&as_sdt=0,5&scioq=vedic+study","publication":"ieeexplore.ieee.org"}]}