// Seed: 2108557479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  reg id_8;
  defparam id_9.id_10 = 1;
  assign id_3[1] = id_6;
  logic id_11;
  type_0 id_12 (
      .id_0(1),
      .id_1(1)
  );
  always @(negedge id_11) begin
    id_7 <= id_8;
  end
endmodule
