--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml Nexys3v5.twx Nexys3v5.ncd -o Nexys3v5.twr Nexys3v5.pcf
-ucf Nexys3.ucf

Design file:              Nexys3v5.ncd
Physical constraint file: Nexys3v5.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 2642 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.556ns.
--------------------------------------------------------------------------------

Paths for end point UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9 (SLICE_X20Y45.SR), 198 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1
    SLICE_X20Y40.B3      net (fanout=2)        0.682   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>
    SLICE_X20Y40.COUT    Topcyb                0.375   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>_rt.1
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.BMUX    Tcinb                 0.260   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A2      net (fanout=2)        0.815   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<5>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.455   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (2.273ns logic, 3.142ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0
    SLICE_X20Y40.A5      net (fanout=2)        0.526   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<0>
    SLICE_X20Y40.COUT    Topcya                0.395   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_lut<0>_INV_0
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.BMUX    Tcinb                 0.260   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A2      net (fanout=2)        0.815   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<5>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.455   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (2.293ns logic, 2.986ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1
    SLICE_X20Y40.B3      net (fanout=2)        0.682   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>
    SLICE_X20Y40.COUT    Topcyb                0.375   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>_rt.1
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.AMUX    Tcina                 0.177   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A1      net (fanout=2)        0.693   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<4>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.455   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (2.190ns logic, 3.020ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8 (SLICE_X20Y45.SR), 198 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.404ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1
    SLICE_X20Y40.B3      net (fanout=2)        0.682   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>
    SLICE_X20Y40.COUT    Topcyb                0.375   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>_rt.1
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.BMUX    Tcinb                 0.260   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A2      net (fanout=2)        0.815   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<5>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.444   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (2.262ns logic, 3.142ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0
    SLICE_X20Y40.A5      net (fanout=2)        0.526   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<0>
    SLICE_X20Y40.COUT    Topcya                0.395   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_lut<0>_INV_0
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.BMUX    Tcinb                 0.260   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A2      net (fanout=2)        0.815   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<5>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.444   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (2.282ns logic, 2.986ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1
    SLICE_X20Y40.B3      net (fanout=2)        0.682   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>
    SLICE_X20Y40.COUT    Topcyb                0.375   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>_rt.1
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.AMUX    Tcina                 0.177   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A1      net (fanout=2)        0.693   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<4>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.444   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (2.179ns logic, 3.020ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10 (SLICE_X20Y45.SR), 198 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1
    SLICE_X20Y40.B3      net (fanout=2)        0.682   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>
    SLICE_X20Y40.COUT    Topcyb                0.375   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>_rt.1
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.BMUX    Tcinb                 0.260   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A2      net (fanout=2)        0.815   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<5>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.421   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (2.239ns logic, 3.142ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0
    SLICE_X20Y40.A5      net (fanout=2)        0.526   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<0>
    SLICE_X20Y40.COUT    Topcya                0.395   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_lut<0>_INV_0
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.BMUX    Tcinb                 0.260   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A2      net (fanout=2)        0.815   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<5>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.421   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (2.259ns logic, 2.986ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 (FF)
  Destination:          UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1
    SLICE_X20Y40.B3      net (fanout=2)        0.682   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>
    SLICE_X20Y40.COUT    Topcyb                0.375   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count<1>_rt.1
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<3>
    SLICE_X20Y41.AMUX    Tcina                 0.177   UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
                                                       UART_Wrapper/uart_baudClock_inst/Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<7>
    SLICE_X18Y41.A1      net (fanout=2)        0.693   UART_Wrapper/uart_baudClock_inst/baudRate_process.count[10]_GND_13_o_add_0_OUT<4>
    SLICE_X18Y41.A       Tilo                  0.203   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0
    SLICE_X18Y41.C1      net (fanout=1)        0.456   UART_Wrapper/uart_baudClock_inst/N01
    SLICE_X18Y41.C       Tilo                  0.204   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o<10>
    SLICE_X18Y41.D5      net (fanout=1)        0.195   UART_Wrapper/uart_baudClock_inst/GND_13_o_baudRate_process.count[10]_equal_3_o
    SLICE_X18Y41.CMUX    Topdc                 0.368   UART_Wrapper/baud_clk
                                                       UART_Wrapper/uart_baudClock_inst/_n001711
                                                       UART_Wrapper/uart_baudClock_inst/_n00171_f7
    SLICE_X20Y45.SR      net (fanout=3)        0.991   UART_Wrapper/uart_baudClock_inst/_n0017
    SLICE_X20Y45.CLK     Tsrck                 0.421   UART_Wrapper/uart_baudClock_inst/baudRate_process.count<10>
                                                       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (2.156ns logic, 3.020ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X8Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.200   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X8Y34.B5       net (fanout=1)        0.070   My_E190/XLXI_29/COUNT<1>
    SLICE_X8Y34.CLK      Tah         (-Th)    -0.121   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Mcount_COUNT_xor<2>11
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_0 (SLICE_X8Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_0 (FF)
  Destination:          My_E190/XLXI_29/COUNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_0 to My_E190/XLXI_29/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.200   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_0
    SLICE_X8Y34.A6       net (fanout=2)        0.023   My_E190/XLXI_29/COUNT<0>
    SLICE_X8Y34.CLK      Tah         (-Th)    -0.190   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Mcount_COUNT_xor<0>11_INV_0
                                                       My_E190/XLXI_29/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_4 (SLICE_X13Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          Inst_debounce4/delay3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to Inst_debounce4/delay3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.BQ      Tcko                  0.198   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X13Y40.B5      net (fanout=2)        0.072   Inst_debounce4/delay2<4>
    SLICE_X13Y40.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2<4>_rt
                                                       Inst_debounce4/delay3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 8.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: Inst_debounce4/delay1<0>/SR
  Logical resource: Inst_debounce4/delay1_0/SR
  Location pin: ILOGIC_X8Y63.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------
Slack: 8.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: Inst_debounce4/delay1<1>/SR
  Logical resource: Inst_debounce4/delay1_1/SR
  Location pin: ILOGIC_X8Y62.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 1369668 paths analyzed, 4720 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.072ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram2/Mram_ram1 (SLICE_X14Y4.DI), 3830 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/BufSwitch_reg/q_0 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.500ns (0.337 - 0.837)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/BufSwitch_reg/q_0 to my_Master/Stack_Master/ram2/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y0.Q4       Tickq                 0.992   my_Master/Bswbus<0>
                                                       my_Master/BufSwitch_reg/q_0
    SLICE_X0Y7.B4        net (fanout=1)        1.835   my_Master/Bswbus<0>
    SLICE_X0Y7.COUT      Topcyb                0.375   my_Master/Tbusst<0>4
                                                       my_Master/Tbusst<0>231
                                                       my_Master/Tbusst<0>_MUXCY_3
    SLICE_X0Y8.CIN       net (fanout=1)        0.082   my_Master/Tbusst<0>4
    SLICE_X0Y8.COUT      Tbyp                  0.076   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X19Y8.B1       net (fanout=4)        0.863   my_Master/Tbusst<0>
    SLICE_X19Y8.B        Tilo                  0.259   my_Master/Stack_Master/XLXN_226<10>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y110
    SLICE_X14Y4.DI       net (fanout=2)        0.814   my_Master/Stack_Master/XLXN_46<0>
    SLICE_X14Y4.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_41<0>
                                                       my_Master/Stack_Master/ram2/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (2.314ns logic, 5.416ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_0 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.094ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.337 - 0.359)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_0 to my_Master/Stack_Master/ram2/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.AQ      Tcko                  0.408   my_Master/Stack_Master/count<3>
                                                       my_Master/Stack_Master/update_counter/count_out_0
    SLICE_X23Y6.C1       net (fanout=125)      1.650   my_Master/Stack_Master/XLXN_82<0>
    SLICE_X23Y6.C        Tilo                  0.259   Busdisplay<10>
                                                       my_Master/Stack_Master/sel_out/Mram_n0002111
    SLICE_X11Y13.A6      net (fanout=32)       1.971   my_Master/Stack_Master/selTout<1>
    SLICE_X11Y13.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Topbus<15>
                                                       my_Master/Stack_Master/muxoutT/Mmux_Y81
    SLICE_X27Y10.A1      net (fanout=20)       2.236   my_Master/Tbusld<16>
    SLICE_X27Y10.A       Tilo                  0.259   Busdisplay<13>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A3      net (fanout=1)        1.466   my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A       Tilo                  0.203   my_Master/Nbusld<21>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B4      net (fanout=1)        0.662   my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A5      net (fanout=1)        0.187   my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb11
    SLICE_X0Y8.B3        net (fanout=32)       2.271   my_Master/Mfunit.Inst_IPFunit/tbb
    SLICE_X0Y8.COUT      Topcyb                0.375   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>235
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X19Y8.B1       net (fanout=4)        0.863   my_Master/Tbusst<0>
    SLICE_X19Y8.B        Tilo                  0.259   my_Master/Stack_Master/XLXN_226<10>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y110
    SLICE_X14Y4.DI       net (fanout=2)        0.814   my_Master/Stack_Master/XLXN_46<0>
    SLICE_X14Y4.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_41<0>
                                                       my_Master/Stack_Master/ram2/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     17.094ns (3.152ns logic, 13.942ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.090ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.337 - 0.359)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram2/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.BQ      Tcko                  0.408   my_Master/Stack_Master/count<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X23Y6.C4       net (fanout=48)       1.646   my_Master/Stack_Master/count<1>
    SLICE_X23Y6.C        Tilo                  0.259   Busdisplay<10>
                                                       my_Master/Stack_Master/sel_out/Mram_n0002111
    SLICE_X11Y13.A6      net (fanout=32)       1.971   my_Master/Stack_Master/selTout<1>
    SLICE_X11Y13.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Topbus<15>
                                                       my_Master/Stack_Master/muxoutT/Mmux_Y81
    SLICE_X27Y10.A1      net (fanout=20)       2.236   my_Master/Tbusld<16>
    SLICE_X27Y10.A       Tilo                  0.259   Busdisplay<13>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A3      net (fanout=1)        1.466   my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A       Tilo                  0.203   my_Master/Nbusld<21>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B4      net (fanout=1)        0.662   my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A5      net (fanout=1)        0.187   my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb11
    SLICE_X0Y8.B3        net (fanout=32)       2.271   my_Master/Mfunit.Inst_IPFunit/tbb
    SLICE_X0Y8.COUT      Topcyb                0.375   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>235
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X19Y8.B1       net (fanout=4)        0.863   my_Master/Tbusst<0>
    SLICE_X19Y8.B        Tilo                  0.259   my_Master/Stack_Master/XLXN_226<10>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y110
    SLICE_X14Y4.DI       net (fanout=2)        0.814   my_Master/Stack_Master/XLXN_46<0>
    SLICE_X14Y4.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_41<0>
                                                       my_Master/Stack_Master/ram2/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     17.090ns (3.152ns logic, 13.938ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram3/Mram_ram1 (SLICE_X18Y6.DI), 3820 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/BufSwitch_reg/q_0 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 5)
  Clock Path Skew:      -0.502ns (0.145 - 0.647)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/BufSwitch_reg/q_0 to my_Master/Stack_Master/ram3/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y0.Q4       Tickq                 0.992   my_Master/Bswbus<0>
                                                       my_Master/BufSwitch_reg/q_0
    SLICE_X0Y7.B4        net (fanout=1)        1.835   my_Master/Bswbus<0>
    SLICE_X0Y7.COUT      Topcyb                0.375   my_Master/Tbusst<0>4
                                                       my_Master/Tbusst<0>231
                                                       my_Master/Tbusst<0>_MUXCY_3
    SLICE_X0Y8.CIN       net (fanout=1)        0.082   my_Master/Tbusst<0>4
    SLICE_X0Y8.COUT      Tbyp                  0.076   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X21Y7.B3       net (fanout=4)        0.472   my_Master/Tbusst<0>
    SLICE_X21Y7.B        Tilo                  0.259   my_Master/Stack_Master/XLXN_227<10>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y110
    SLICE_X18Y6.DI       net (fanout=2)        1.176   my_Master/Stack_Master/XLXN_53<0>
    SLICE_X18Y6.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_48<0>
                                                       my_Master/Stack_Master/ram3/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (2.314ns logic, 5.387ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_0 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.065ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.235 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_0 to my_Master/Stack_Master/ram3/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.AQ      Tcko                  0.408   my_Master/Stack_Master/count<3>
                                                       my_Master/Stack_Master/update_counter/count_out_0
    SLICE_X23Y6.C1       net (fanout=125)      1.650   my_Master/Stack_Master/XLXN_82<0>
    SLICE_X23Y6.C        Tilo                  0.259   Busdisplay<10>
                                                       my_Master/Stack_Master/sel_out/Mram_n0002111
    SLICE_X11Y13.A6      net (fanout=32)       1.971   my_Master/Stack_Master/selTout<1>
    SLICE_X11Y13.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Topbus<15>
                                                       my_Master/Stack_Master/muxoutT/Mmux_Y81
    SLICE_X27Y10.A1      net (fanout=20)       2.236   my_Master/Tbusld<16>
    SLICE_X27Y10.A       Tilo                  0.259   Busdisplay<13>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A3      net (fanout=1)        1.466   my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A       Tilo                  0.203   my_Master/Nbusld<21>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B4      net (fanout=1)        0.662   my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A5      net (fanout=1)        0.187   my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb11
    SLICE_X0Y8.B3        net (fanout=32)       2.271   my_Master/Mfunit.Inst_IPFunit/tbb
    SLICE_X0Y8.COUT      Topcyb                0.375   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>235
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X21Y7.B3       net (fanout=4)        0.472   my_Master/Tbusst<0>
    SLICE_X21Y7.B        Tilo                  0.259   my_Master/Stack_Master/XLXN_227<10>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y110
    SLICE_X18Y6.DI       net (fanout=2)        1.176   my_Master/Stack_Master/XLXN_53<0>
    SLICE_X18Y6.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_48<0>
                                                       my_Master/Stack_Master/ram3/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     17.065ns (3.152ns logic, 13.913ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.061ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.235 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram3/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.BQ      Tcko                  0.408   my_Master/Stack_Master/count<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X23Y6.C4       net (fanout=48)       1.646   my_Master/Stack_Master/count<1>
    SLICE_X23Y6.C        Tilo                  0.259   Busdisplay<10>
                                                       my_Master/Stack_Master/sel_out/Mram_n0002111
    SLICE_X11Y13.A6      net (fanout=32)       1.971   my_Master/Stack_Master/selTout<1>
    SLICE_X11Y13.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Topbus<15>
                                                       my_Master/Stack_Master/muxoutT/Mmux_Y81
    SLICE_X27Y10.A1      net (fanout=20)       2.236   my_Master/Tbusld<16>
    SLICE_X27Y10.A       Tilo                  0.259   Busdisplay<13>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A3      net (fanout=1)        1.466   my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A       Tilo                  0.203   my_Master/Nbusld<21>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B4      net (fanout=1)        0.662   my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A5      net (fanout=1)        0.187   my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb11
    SLICE_X0Y8.B3        net (fanout=32)       2.271   my_Master/Mfunit.Inst_IPFunit/tbb
    SLICE_X0Y8.COUT      Topcyb                0.375   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>235
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X21Y7.B3       net (fanout=4)        0.472   my_Master/Tbusst<0>
    SLICE_X21Y7.B        Tilo                  0.259   my_Master/Stack_Master/XLXN_227<10>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y110
    SLICE_X18Y6.DI       net (fanout=2)        1.176   my_Master/Stack_Master/XLXN_53<0>
    SLICE_X18Y6.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_48<0>
                                                       my_Master/Stack_Master/ram3/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     17.061ns (3.152ns logic, 13.909ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram1/Mram_ram1 (SLICE_X22Y5.DI), 3830 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/BufSwitch_reg/q_0 (FF)
  Destination:          my_Master/Stack_Master/ram1/Mram_ram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 5)
  Clock Path Skew:      -0.495ns (0.247 - 0.742)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/BufSwitch_reg/q_0 to my_Master/Stack_Master/ram1/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y0.Q4       Tickq                 0.992   my_Master/Bswbus<0>
                                                       my_Master/BufSwitch_reg/q_0
    SLICE_X0Y7.B4        net (fanout=1)        1.835   my_Master/Bswbus<0>
    SLICE_X0Y7.COUT      Topcyb                0.375   my_Master/Tbusst<0>4
                                                       my_Master/Tbusst<0>231
                                                       my_Master/Tbusst<0>_MUXCY_3
    SLICE_X0Y8.CIN       net (fanout=1)        0.082   my_Master/Tbusst<0>4
    SLICE_X0Y8.COUT      Tbyp                  0.076   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X20Y9.B3       net (fanout=4)        0.716   my_Master/Tbusst<0>
    SLICE_X20Y9.B        Tilo                  0.205   my_Master/Stack_Master/XLXN_225<10>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y110
    SLICE_X22Y5.DI       net (fanout=2)        0.843   my_Master/Stack_Master/XLXN_39<0>
    SLICE_X22Y5.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_34<0>
                                                       my_Master/Stack_Master/ram1/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (2.260ns logic, 5.298ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_0 (FF)
  Destination:          my_Master/Stack_Master/ram1/Mram_ram1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.922ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.247 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_0 to my_Master/Stack_Master/ram1/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.AQ      Tcko                  0.408   my_Master/Stack_Master/count<3>
                                                       my_Master/Stack_Master/update_counter/count_out_0
    SLICE_X23Y6.C1       net (fanout=125)      1.650   my_Master/Stack_Master/XLXN_82<0>
    SLICE_X23Y6.C        Tilo                  0.259   Busdisplay<10>
                                                       my_Master/Stack_Master/sel_out/Mram_n0002111
    SLICE_X11Y13.A6      net (fanout=32)       1.971   my_Master/Stack_Master/selTout<1>
    SLICE_X11Y13.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Topbus<15>
                                                       my_Master/Stack_Master/muxoutT/Mmux_Y81
    SLICE_X27Y10.A1      net (fanout=20)       2.236   my_Master/Tbusld<16>
    SLICE_X27Y10.A       Tilo                  0.259   Busdisplay<13>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A3      net (fanout=1)        1.466   my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A       Tilo                  0.203   my_Master/Nbusld<21>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B4      net (fanout=1)        0.662   my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A5      net (fanout=1)        0.187   my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb11
    SLICE_X0Y8.B3        net (fanout=32)       2.271   my_Master/Mfunit.Inst_IPFunit/tbb
    SLICE_X0Y8.COUT      Topcyb                0.375   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>235
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X20Y9.B3       net (fanout=4)        0.716   my_Master/Tbusst<0>
    SLICE_X20Y9.B        Tilo                  0.205   my_Master/Stack_Master/XLXN_225<10>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y110
    SLICE_X22Y5.DI       net (fanout=2)        0.843   my_Master/Stack_Master/XLXN_39<0>
    SLICE_X22Y5.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_34<0>
                                                       my_Master/Stack_Master/ram1/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     16.922ns (3.098ns logic, 13.824ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram1/Mram_ram1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.918ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.247 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram1/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.BQ      Tcko                  0.408   my_Master/Stack_Master/count<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X23Y6.C4       net (fanout=48)       1.646   my_Master/Stack_Master/count<1>
    SLICE_X23Y6.C        Tilo                  0.259   Busdisplay<10>
                                                       my_Master/Stack_Master/sel_out/Mram_n0002111
    SLICE_X11Y13.A6      net (fanout=32)       1.971   my_Master/Stack_Master/selTout<1>
    SLICE_X11Y13.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Topbus<15>
                                                       my_Master/Stack_Master/muxoutT/Mmux_Y81
    SLICE_X27Y10.A1      net (fanout=20)       2.236   my_Master/Tbusld<16>
    SLICE_X27Y10.A       Tilo                  0.259   Busdisplay<13>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A3      net (fanout=1)        1.466   my_Master/Mfunit.Inst_IPFunit/tbb7
    SLICE_X18Y17.A       Tilo                  0.203   my_Master/Nbusld<21>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B4      net (fanout=1)        0.662   my_Master/Mfunit.Inst_IPFunit/tbb9
    SLICE_X23Y17.B       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A5      net (fanout=1)        0.187   my_Master/Mfunit.Inst_IPFunit/tbb10
    SLICE_X23Y17.A       Tilo                  0.259   my_Master/Litteral<3>
                                                       my_Master/Mfunit.Inst_IPFunit/tbb11
    SLICE_X0Y8.B3        net (fanout=32)       2.271   my_Master/Mfunit.Inst_IPFunit/tbb
    SLICE_X0Y8.COUT      Topcyb                0.375   my_Master/Tbusst<0>8
                                                       my_Master/Tbusst<0>235
                                                       my_Master/Tbusst<0>_MUXCY_7
    SLICE_X0Y9.CIN       net (fanout=1)        0.003   my_Master/Tbusst<0>8
    SLICE_X0Y9.CMUX      Tcinc                 0.279   my_Master/Tbusst<0>2310
                                                       my_Master/Tbusst<0>_MUXCY_10
    SLICE_X21Y6.B1       net (fanout=1)        1.819   my_Master/Tbusst<0>11
    SLICE_X21Y6.BMUX     Tilo                  0.313   my_Master/Nbusst<0>LogicTrst
                                                       my_Master/Tbusst<0>_MUXCY_11
    SLICE_X20Y9.B3       net (fanout=4)        0.716   my_Master/Tbusst<0>
    SLICE_X20Y9.B        Tilo                  0.205   my_Master/Stack_Master/XLXN_225<10>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y110
    SLICE_X22Y5.DI       net (fanout=2)        0.843   my_Master/Stack_Master/XLXN_39<0>
    SLICE_X22Y5.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_34<0>
                                                       my_Master/Stack_Master/ram1/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     16.918ns (3.098ns logic, 13.820ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X11Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.223ns (0.958 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.198   Inst_debounce4/delay3<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X11Y40.A5      net (fanout=1)        0.168   Inst_debounce4/delay3<3>
    SLICE_X11Y40.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.413ns logic, 0.168ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1 (SLICE_X12Y40.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_4 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.225ns (0.953 - 0.728)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_4 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.BMUX    Tshcko                0.244   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay3_4
    SLICE_X12Y40.B3      net (fanout=1)        0.156   Inst_debounce4/delay3<4>
    SLICE_X12Y40.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXN_6
                                                       Inst_debounce4/outp<4>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.434ns logic, 0.156ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X10Y40.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.223ns (0.958 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.198   Inst_debounce4/delay3<3>
                                                       Inst_debounce4/delay3_1
    SLICE_X10Y40.A4      net (fanout=1)        0.202   Inst_debounce4/delay3<1>
    SLICE_X10Y40.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.395ns logic, 0.202ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: my_Master/Mdelay.Inst_IP_delay/current_statew_FSMROM/CLKAWRCLK
  Logical resource: my_Master/Mdelay.Inst_IP_delay/current_statew_FSMROM/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: UART_Wrapper/Inst_uart_dispatch/current_state_FSMROM/CLKAWRCLK
  Logical resource: UART_Wrapper/Inst_uart_dispatch/current_state_FSMROM/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: my_Master/Mwaitbtn.Inst_IPwaitBt/current_state_FSMROM/CLKAWRCLK
  Logical resource: my_Master/Mwaitbtn.Inst_IPwaitBt/current_state_FSMROM/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.536ns|            0|            0|            0|      1372310|
| TS_clk_gen_clk0               |     10.000ns|      5.556ns|          N/A|            0|            0|         2642|            0|
| TS_clk_gen_clkdv              |     20.000ns|     17.072ns|          N/A|            0|            0|      1369668|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   17.301|    8.415|    8.059|    6.521|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1372310 paths, 0 nets, and 10588 connections

Design statistics:
   Minimum period:  17.072ns{1}   (Maximum frequency:  58.575MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 21 17:21:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



