WRITE A CODE IN VHDL FOR AND GATE

library ieee;
use ieee.std_logic_1164.all;

entity and_gate is
  port (
    a, b : in std_logic;
    y : out std_logic
  );
end entity and_gate;

architecture behavioral of and_gate is
begin
  process(a, b)
  begin
    if (a = '1' and b = '1') then
      y <= '1';
    else
      y <= '0';
    end if;
  end process;
end architecture behavioral;
