Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]/TChk160_19284 at time 174090 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]_rep/TChk160_19284 at time 174090 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]/TChk162_19286 at time 185222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]_rep/TChk162_19286 at time 185222 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]/TChk160_19284 at time 207666 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]_rep__0/TChk160_19284 at time 207666 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]_rep/TChk160_19284 at time 207666 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[2]/TChk162_19286 at time 207666 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]/TChk162_19286 at time 227218 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]_rep/TChk162_19286 at time 227218 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]/TChk162_19286 at time 230022 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]_rep/TChk162_19286 at time 230022 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[2]/TChk162_19286 at time 252418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]/TChk162_19286 at time 252418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]_rep__0/TChk162_19286 at time 252418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]_rep/TChk162_19286 at time 252418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]/TChk160_19284 at time 274822 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[0]_rep/TChk160_19284 at time 274822 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]/TChk160_19284 at time 342018 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]_rep__0/TChk160_19284 at time 342018 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[1]_rep/TChk160_19284 at time 342018 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SELY_reg[2]/TChk160_19284 at time 342082 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[169]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[174]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SZ_reg[206]/TChk162_19286 at time 356072 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[23]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SZ_reg[234]/TChk162_19286 at time 356072 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SZ_reg[241]/TChk162_19286 at time 356072 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[249]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[53]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[99]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /INTMM_tb/ut/SZ_reg[111]/TChk160_19284 at time 356072 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 162: Timing violation in scope /INTMM_tb/ut/SZ_reg[167]/TChk162_19286 at time 356072 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
