{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1640239531839 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1640239531839 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1640239531839 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1640239532425 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/technion/semester_5/ElectricalEngineeringLab/final_project/ " "Using common directory C:/technion/semester_5/ElectricalEngineeringLab/final_project/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1640239532456 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1640239532665 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1640239532665 ""}
{ "Info" "0" "" "Generated archive 'C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/FINAL.qar'" {  } {  } 0 0 "Generated archive 'C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/FINAL.qar'" 0 0 "Shell" 0 0 1640239532665 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1640239532665 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1640239532665 ""}
{ "Info" "0" "" "Generated report 'Lab1Demo.archive.rpt'" {  } {  } 0 0 "Generated report 'Lab1Demo.archive.rpt'" 0 0 "Shell" 0 0 1640239532681 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0.0/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0.0/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1640239532712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640239532712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 08:05:32 2021 " "Processing ended: Thu Dec 23 08:05:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640239532712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640239532712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640239532712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1640239532712 ""}
