
exercise_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ed4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08007174  08007174  00017174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007330  08007330  00017330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007334  08007334  00017334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  08007338  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000046b8  24000078  080073b0  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24004730  080073b0  00024730  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001d042  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000039cf  00000000  00000000  0003d0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001970  00000000  00000000  00040ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000017e8  00000000  00000000  00042428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003c2e4  00000000  00000000  00043c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00019057  00000000  00000000  0007fef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00179cab  00000000  00000000  00098f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00212bf6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006ec4  00000000  00000000  00212c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800715c 	.word	0x0800715c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	0800715c 	.word	0x0800715c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	60f8      	str	r0, [r7, #12]
 80002f8:	60b9      	str	r1, [r7, #8]
 80002fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	4a07      	ldr	r2, [pc, #28]	; (800031c <vApplicationGetIdleTaskMemory+0x2c>)
 8000300:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000302:	68bb      	ldr	r3, [r7, #8]
 8000304:	4a06      	ldr	r2, [pc, #24]	; (8000320 <vApplicationGetIdleTaskMemory+0x30>)
 8000306:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2280      	movs	r2, #128	; 0x80
 800030c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800030e:	bf00      	nop
 8000310:	3714      	adds	r7, #20
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	24000094 	.word	0x24000094
 8000320:	24000148 	.word	0x24000148

08000324 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000324:	b480      	push	{r7}
 8000326:	b085      	sub	sp, #20
 8000328:	af00      	add	r7, sp, #0
 800032a:	60f8      	str	r0, [r7, #12]
 800032c:	60b9      	str	r1, [r7, #8]
 800032e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	4a07      	ldr	r2, [pc, #28]	; (8000350 <vApplicationGetTimerTaskMemory+0x2c>)
 8000334:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	4a06      	ldr	r2, [pc, #24]	; (8000354 <vApplicationGetTimerTaskMemory+0x30>)
 800033a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000342:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000344:	bf00      	nop
 8000346:	3714      	adds	r7, #20
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr
 8000350:	24000348 	.word	0x24000348
 8000354:	240003fc 	.word	0x240003fc

08000358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800035c:	4b04      	ldr	r3, [pc, #16]	; (8000370 <__NVIC_GetPriorityGrouping+0x18>)
 800035e:	68db      	ldr	r3, [r3, #12]
 8000360:	0a1b      	lsrs	r3, r3, #8
 8000362:	f003 0307 	and.w	r3, r3, #7
}
 8000366:	4618      	mov	r0, r3
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	4603      	mov	r3, r0
 800037c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800037e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000382:	2b00      	cmp	r3, #0
 8000384:	db0b      	blt.n	800039e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000386:	88fb      	ldrh	r3, [r7, #6]
 8000388:	f003 021f 	and.w	r2, r3, #31
 800038c:	4907      	ldr	r1, [pc, #28]	; (80003ac <__NVIC_EnableIRQ+0x38>)
 800038e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000392:	095b      	lsrs	r3, r3, #5
 8000394:	2001      	movs	r0, #1
 8000396:	fa00 f202 	lsl.w	r2, r0, r2
 800039a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	e000e100 	.word	0xe000e100

080003b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	6039      	str	r1, [r7, #0]
 80003ba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80003bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	db0a      	blt.n	80003da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	b2da      	uxtb	r2, r3
 80003c8:	490c      	ldr	r1, [pc, #48]	; (80003fc <__NVIC_SetPriority+0x4c>)
 80003ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003ce:	0112      	lsls	r2, r2, #4
 80003d0:	b2d2      	uxtb	r2, r2
 80003d2:	440b      	add	r3, r1
 80003d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003d8:	e00a      	b.n	80003f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	b2da      	uxtb	r2, r3
 80003de:	4908      	ldr	r1, [pc, #32]	; (8000400 <__NVIC_SetPriority+0x50>)
 80003e0:	88fb      	ldrh	r3, [r7, #6]
 80003e2:	f003 030f 	and.w	r3, r3, #15
 80003e6:	3b04      	subs	r3, #4
 80003e8:	0112      	lsls	r2, r2, #4
 80003ea:	b2d2      	uxtb	r2, r2
 80003ec:	440b      	add	r3, r1
 80003ee:	761a      	strb	r2, [r3, #24]
}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr
 80003fc:	e000e100 	.word	0xe000e100
 8000400:	e000ed00 	.word	0xe000ed00

08000404 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000404:	b480      	push	{r7}
 8000406:	b089      	sub	sp, #36	; 0x24
 8000408:	af00      	add	r7, sp, #0
 800040a:	60f8      	str	r0, [r7, #12]
 800040c:	60b9      	str	r1, [r7, #8]
 800040e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	f003 0307 	and.w	r3, r3, #7
 8000416:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000418:	69fb      	ldr	r3, [r7, #28]
 800041a:	f1c3 0307 	rsb	r3, r3, #7
 800041e:	2b04      	cmp	r3, #4
 8000420:	bf28      	it	cs
 8000422:	2304      	movcs	r3, #4
 8000424:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000426:	69fb      	ldr	r3, [r7, #28]
 8000428:	3304      	adds	r3, #4
 800042a:	2b06      	cmp	r3, #6
 800042c:	d902      	bls.n	8000434 <NVIC_EncodePriority+0x30>
 800042e:	69fb      	ldr	r3, [r7, #28]
 8000430:	3b03      	subs	r3, #3
 8000432:	e000      	b.n	8000436 <NVIC_EncodePriority+0x32>
 8000434:	2300      	movs	r3, #0
 8000436:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000438:	f04f 32ff 	mov.w	r2, #4294967295
 800043c:	69bb      	ldr	r3, [r7, #24]
 800043e:	fa02 f303 	lsl.w	r3, r2, r3
 8000442:	43da      	mvns	r2, r3
 8000444:	68bb      	ldr	r3, [r7, #8]
 8000446:	401a      	ands	r2, r3
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800044c:	f04f 31ff 	mov.w	r1, #4294967295
 8000450:	697b      	ldr	r3, [r7, #20]
 8000452:	fa01 f303 	lsl.w	r3, r1, r3
 8000456:	43d9      	mvns	r1, r3
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800045c:	4313      	orrs	r3, r2
         );
}
 800045e:	4618      	mov	r0, r3
 8000460:	3724      	adds	r7, #36	; 0x24
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
	...

0800046c <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000470:	4b05      	ldr	r3, [pc, #20]	; (8000488 <LL_RCC_HSE_EnableBypass+0x1c>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a04      	ldr	r2, [pc, #16]	; (8000488 <LL_RCC_HSE_EnableBypass+0x1c>)
 8000476:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800047a:	6013      	str	r3, [r2, #0]
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	58024400 	.word	0x58024400

0800048c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <LL_RCC_HSE_Enable+0x1c>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a04      	ldr	r2, [pc, #16]	; (80004a8 <LL_RCC_HSE_Enable+0x1c>)
 8000496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800049a:	6013      	str	r3, [r2, #0]
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	58024400 	.word	0x58024400

080004ac <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 80004b0:	4b07      	ldr	r3, [pc, #28]	; (80004d0 <LL_RCC_HSE_IsReady+0x24>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80004bc:	d101      	bne.n	80004c2 <LL_RCC_HSE_IsReady+0x16>
 80004be:	2301      	movs	r3, #1
 80004c0:	e000      	b.n	80004c4 <LL_RCC_HSE_IsReady+0x18>
 80004c2:	2300      	movs	r3, #0
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop
 80004d0:	58024400 	.word	0x58024400

080004d4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <LL_RCC_SetSysClkSource+0x24>)
 80004de:	691b      	ldr	r3, [r3, #16]
 80004e0:	f023 0207 	bic.w	r2, r3, #7
 80004e4:	4904      	ldr	r1, [pc, #16]	; (80004f8 <LL_RCC_SetSysClkSource+0x24>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4313      	orrs	r3, r2
 80004ea:	610b      	str	r3, [r1, #16]
}
 80004ec:	bf00      	nop
 80004ee:	370c      	adds	r7, #12
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	58024400 	.word	0x58024400

080004fc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <LL_RCC_GetSysClkSource+0x18>)
 8000502:	691b      	ldr	r3, [r3, #16]
 8000504:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 8000508:	4618      	mov	r0, r3
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	58024400 	.word	0x58024400

08000518 <LL_RCC_SetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysPrescaler(uint32_t Prescaler)
{
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1CPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler);
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <LL_RCC_SetSysPrescaler+0x24>)
 8000522:	699b      	ldr	r3, [r3, #24]
 8000524:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8000528:	4904      	ldr	r1, [pc, #16]	; (800053c <LL_RCC_SetSysPrescaler+0x24>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4313      	orrs	r3, r2
 800052e:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, Prescaler);
#endif /* RCC_D1CFGR_D1CPRE */
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	58024400 	.word	0x58024400

08000540 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_HPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler);
 8000548:	4b06      	ldr	r3, [pc, #24]	; (8000564 <LL_RCC_SetAHBPrescaler+0x24>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f023 020f 	bic.w	r2, r3, #15
 8000550:	4904      	ldr	r1, [pc, #16]	; (8000564 <LL_RCC_SetAHBPrescaler+0x24>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4313      	orrs	r3, r2
 8000556:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, Prescaler);
#endif /* RCC_D1CFGR_HPRE */
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	58024400 	.word	0x58024400

08000568 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE1)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler);
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000572:	69db      	ldr	r3, [r3, #28]
 8000574:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000578:	4904      	ldr	r1, [pc, #16]	; (800058c <LL_RCC_SetAPB1Prescaler+0x24>)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4313      	orrs	r3, r2
 800057e:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr
 800058c:	58024400 	.word	0x58024400

08000590 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE2)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler);
 8000598:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <LL_RCC_SetAPB2Prescaler+0x24>)
 800059a:	69db      	ldr	r3, [r3, #28]
 800059c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80005a0:	4904      	ldr	r1, [pc, #16]	; (80005b4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4313      	orrs	r3, r2
 80005a6:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 80005a8:	bf00      	nop
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	58024400 	.word	0x58024400

080005b8 <LL_RCC_SetAPB3Prescaler>:
  *         @arg @ref LL_RCC_APB3_DIV_8
  *         @arg @ref LL_RCC_APB3_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1PPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler);
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <LL_RCC_SetAPB3Prescaler+0x24>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80005c8:	4904      	ldr	r1, [pc, #16]	; (80005dc <LL_RCC_SetAPB3Prescaler+0x24>)
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4313      	orrs	r3, r2
 80005ce:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, Prescaler);
#endif /* RCC_D1CFGR_D1PPRE */
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	58024400 	.word	0x58024400

080005e0 <LL_RCC_SetAPB4Prescaler>:
  *         @arg @ref LL_RCC_APB4_DIV_8
  *         @arg @ref LL_RCC_APB4_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB4Prescaler(uint32_t Prescaler)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CFGR_D3PPRE)
  MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler);
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <LL_RCC_SetAPB4Prescaler+0x24>)
 80005ea:	6a1b      	ldr	r3, [r3, #32]
 80005ec:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80005f0:	4904      	ldr	r1, [pc, #16]	; (8000604 <LL_RCC_SetAPB4Prescaler+0x24>)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4313      	orrs	r3, r2
 80005f6:	620b      	str	r3, [r1, #32]
#else
  MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, Prescaler);
#endif /* RCC_D3CFGR_D3PPRE */
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	58024400 	.word	0x58024400

08000608 <LL_RCC_SetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClockSource(uint32_t ClkSource)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  uint32_t * pReg = (uint32_t *)((uint32_t)&RCC->D1CCIPR + LL_CLKSOURCE_REG(ClkSource));
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	b2da      	uxtb	r2, r3
 8000614:	4b10      	ldr	r3, [pc, #64]	; (8000658 <LL_RCC_SetClockSource+0x50>)
 8000616:	4413      	add	r3, r2
 8000618:	60fb      	str	r3, [r7, #12]
#else
  uint32_t * pReg = (uint32_t *)((uint32_t)&RCC->CDCCIPR + LL_CLKSOURCE_REG(ClkSource));
#endif /*  */
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	0e19      	lsrs	r1, r3, #24
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	0a1b      	lsrs	r3, r3, #8
 8000626:	f003 031f 	and.w	r3, r3, #31
 800062a:	fa01 f303 	lsl.w	r3, r1, r3
 800062e:	43db      	mvns	r3, r3
 8000630:	401a      	ands	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	0c1b      	lsrs	r3, r3, #16
 8000636:	b2d9      	uxtb	r1, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	0a1b      	lsrs	r3, r3, #8
 800063c:	f003 031f 	and.w	r3, r3, #31
 8000640:	fa01 f303 	lsl.w	r3, r1, r3
 8000644:	431a      	orrs	r2, r3
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	601a      	str	r2, [r3, #0]
}
 800064a:	bf00      	nop
 800064c:	3714      	adds	r7, #20
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	5802444c 	.word	0x5802444c

0800065c <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t ClkSource)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ffcf 	bl	8000608 <LL_RCC_SetClockSource>
}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
	...

08000674 <LL_RCC_PLL_SetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_SetSource(uint32_t PLLSource)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, PLLSource);
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <LL_RCC_PLL_SetSource+0x24>)
 800067e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000680:	f023 0203 	bic.w	r2, r3, #3
 8000684:	4904      	ldr	r1, [pc, #16]	; (8000698 <LL_RCC_PLL_SetSource+0x24>)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4313      	orrs	r3, r2
 800068a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	58024400 	.word	0x58024400

0800069c <LL_RCC_PLL1_Enable>:
  * @brief  Enable PLL1
  * @rmtoll CR           PLL1ON         LL_RCC_PLL1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_Enable(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL1ON);
 80006a0:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <LL_RCC_PLL1_Enable+0x1c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a04      	ldr	r2, [pc, #16]	; (80006b8 <LL_RCC_PLL1_Enable+0x1c>)
 80006a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006aa:	6013      	str	r3, [r2, #0]
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	58024400 	.word	0x58024400

080006bc <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll CR           PLL1RDY        LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == (RCC_CR_PLL1RDY))?1UL:0UL);
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <LL_RCC_PLL1_IsReady+0x24>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80006cc:	d101      	bne.n	80006d2 <LL_RCC_PLL1_IsReady+0x16>
 80006ce:	2301      	movs	r3, #1
 80006d0:	e000      	b.n	80006d4 <LL_RCC_PLL1_IsReady+0x18>
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	58024400 	.word	0x58024400

080006e4 <LL_RCC_PLL1P_Enable>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1P_Enable(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN);
 80006e8:	4b05      	ldr	r3, [pc, #20]	; (8000700 <LL_RCC_PLL1P_Enable+0x1c>)
 80006ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ec:	4a04      	ldr	r2, [pc, #16]	; (8000700 <LL_RCC_PLL1P_Enable+0x1c>)
 80006ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006f2:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	58024400 	.word	0x58024400

08000704 <LL_RCC_PLL1_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOOutputRange(uint32_t VCORange)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, VCORange << RCC_PLLCFGR_PLL1VCOSEL_Pos);
 800070c:	4b07      	ldr	r3, [pc, #28]	; (800072c <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 800070e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000710:	f023 0202 	bic.w	r2, r3, #2
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	4904      	ldr	r1, [pc, #16]	; (800072c <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 800071a:	4313      	orrs	r3, r2
 800071c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800071e:	bf00      	nop
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	58024400 	.word	0x58024400

08000730 <LL_RCC_PLL1_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOInputRange(uint32_t InputRange)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, InputRange << RCC_PLLCFGR_PLL1RGE_Pos);
 8000738:	4b07      	ldr	r3, [pc, #28]	; (8000758 <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 800073a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800073c:	f023 020c 	bic.w	r2, r3, #12
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4904      	ldr	r1, [pc, #16]	; (8000758 <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 8000746:	4313      	orrs	r3, r2
 8000748:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	58024400 	.word	0x58024400

0800075c <LL_RCC_PLL1_SetN>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_SetN
  * @param  N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL1_SetN(uint32_t N)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_N1, (N-1UL) << RCC_PLL1DIVR_N1_Pos);
 8000764:	4b07      	ldr	r3, [pc, #28]	; (8000784 <LL_RCC_PLL1_SetN+0x28>)
 8000766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <LL_RCC_PLL1_SetN+0x2c>)
 800076a:	4013      	ands	r3, r2
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	3a01      	subs	r2, #1
 8000770:	4904      	ldr	r1, [pc, #16]	; (8000784 <LL_RCC_PLL1_SetN+0x28>)
 8000772:	4313      	orrs	r3, r2
 8000774:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	58024400 	.word	0x58024400
 8000788:	fffffe00 	.word	0xfffffe00

0800078c <LL_RCC_PLL1_SetM>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_SetM
  * @param  M parameter can be a value between 0 and 63
  */
__STATIC_INLINE void LL_RCC_PLL1_SetM(uint32_t M)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1, M << RCC_PLLCKSELR_DIVM1_Pos);
 8000794:	4b07      	ldr	r3, [pc, #28]	; (80007b4 <LL_RCC_PLL1_SetM+0x28>)
 8000796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000798:	f423 727c 	bic.w	r2, r3, #1008	; 0x3f0
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	011b      	lsls	r3, r3, #4
 80007a0:	4904      	ldr	r1, [pc, #16]	; (80007b4 <LL_RCC_PLL1_SetM+0x28>)
 80007a2:	4313      	orrs	r3, r2
 80007a4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	58024400 	.word	0x58024400

080007b8 <LL_RCC_PLL1_SetP>:
  * @param  P parameter can be a value between 2 (or 1*) and 128 (ODD division factor not supported)
  *
  * (*) : For stm32h72xxx and stm32h73xxx family lines.
  */
__STATIC_INLINE void LL_RCC_PLL1_SetP(uint32_t P)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_P1, (P-1UL) << RCC_PLL1DIVR_P1_Pos);
 80007c0:	4b07      	ldr	r3, [pc, #28]	; (80007e0 <LL_RCC_PLL1_SetP+0x28>)
 80007c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c4:	f423 427e 	bic.w	r2, r3, #65024	; 0xfe00
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3b01      	subs	r3, #1
 80007cc:	025b      	lsls	r3, r3, #9
 80007ce:	4904      	ldr	r1, [pc, #16]	; (80007e0 <LL_RCC_PLL1_SetP+0x28>)
 80007d0:	4313      	orrs	r3, r2
 80007d2:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	58024400 	.word	0x58024400

080007e4 <LL_RCC_PLL1_SetQ>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_SetQ
  * @param  Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetQ(uint32_t Q)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1, (Q-1UL) << RCC_PLL1DIVR_Q1_Pos);
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <LL_RCC_PLL1_SetQ+0x28>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f0:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	3b01      	subs	r3, #1
 80007f8:	041b      	lsls	r3, r3, #16
 80007fa:	4904      	ldr	r1, [pc, #16]	; (800080c <LL_RCC_PLL1_SetQ+0x28>)
 80007fc:	4313      	orrs	r3, r2
 80007fe:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr
 800080c:	58024400 	.word	0x58024400

08000810 <LL_RCC_PLL1_SetR>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_SetR
  * @param  R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetR(uint32_t R)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_R1, (R-1UL) << RCC_PLL1DIVR_R1_Pos);
 8000818:	4b07      	ldr	r3, [pc, #28]	; (8000838 <LL_RCC_PLL1_SetR+0x28>)
 800081a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	061b      	lsls	r3, r3, #24
 8000826:	4904      	ldr	r1, [pc, #16]	; (8000838 <LL_RCC_PLL1_SetR+0x28>)
 8000828:	4313      	orrs	r3, r2
 800082a:	630b      	str	r3, [r1, #48]	; 0x30
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	58024400 	.word	0x58024400

0800083c <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000844:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000846:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800084a:	4909      	ldr	r1, [pc, #36]	; (8000870 <LL_AHB4_GRP1_EnableClock+0x34>)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4313      	orrs	r3, r2
 8000850:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000856:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4013      	ands	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000860:	68fb      	ldr	r3, [r7, #12]
}
 8000862:	bf00      	nop
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	58024400 	.word	0x58024400

08000874 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 800087c:	4b0a      	ldr	r3, [pc, #40]	; (80008a8 <LL_APB1_GRP1_EnableClock+0x34>)
 800087e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000882:	4909      	ldr	r1, [pc, #36]	; (80008a8 <LL_APB1_GRP1_EnableClock+0x34>)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4313      	orrs	r3, r2
 8000888:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 800088c:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <LL_APB1_GRP1_EnableClock+0x34>)
 800088e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4013      	ands	r3, r2
 8000896:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000898:	68fb      	ldr	r3, [r7, #12]
}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	58024400 	.word	0x58024400

080008ac <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b087      	sub	sp, #28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << ((POSITION_VAL(Line >> 16U)) & 31U));
 80008b6:	4a18      	ldr	r2, [pc, #96]	; (8000918 <LL_SYSCFG_SetEXTISource+0x6c>)
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	f003 0303 	and.w	r3, r3, #3
 80008be:	3302      	adds	r3, #2
 80008c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	0c1b      	lsrs	r3, r3, #16
 80008c8:	43db      	mvns	r3, r3
 80008ca:	ea02 0103 	and.w	r1, r2, r3
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	0c1b      	lsrs	r3, r3, #16
 80008d2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	fa93 f3a3 	rbit	r3, r3
 80008da:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d101      	bne.n	80008ea <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 80008e6:	2320      	movs	r3, #32
 80008e8:	e003      	b.n	80008f2 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	fab3 f383 	clz	r3, r3
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	f003 031f 	and.w	r3, r3, #31
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	409a      	lsls	r2, r3
 80008fa:	4807      	ldr	r0, [pc, #28]	; (8000918 <LL_SYSCFG_SetEXTISource+0x6c>)
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	f003 0303 	and.w	r3, r3, #3
 8000902:	430a      	orrs	r2, r1
 8000904:	3302      	adds	r3, #2
 8000906:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800090a:	bf00      	nop
 800090c:	371c      	adds	r7, #28
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	58000400 	.word	0x58000400

0800091c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <LL_FLASH_SetLatency+0x24>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f023 020f 	bic.w	r2, r3, #15
 800092c:	4904      	ldr	r1, [pc, #16]	; (8000940 <LL_FLASH_SetLatency+0x24>)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4313      	orrs	r3, r2
 8000932:	600b      	str	r3, [r1, #0]
}
 8000934:	bf00      	nop
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	52002000 	.word	0x52002000

08000944 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_5
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000948:	4b04      	ldr	r3, [pc, #16]	; (800095c <LL_FLASH_GetLatency+0x18>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f003 030f 	and.w	r3, r3, #15
}
 8000950:	4618      	mov	r0, r3
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	52002000 	.word	0x52002000

08000960 <LL_PWR_ConfigSupply>:
  *         @arg @ref LL_PWR_LDO_SUPPLY
  *         @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <LL_PWR_ConfigSupply+0x24>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	f023 0207 	bic.w	r2, r3, #7
 8000970:	4904      	ldr	r1, [pc, #16]	; (8000984 <LL_PWR_ConfigSupply+0x24>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4313      	orrs	r3, r2
 8000976:	60cb      	str	r3, [r1, #12]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	58024800 	.word	0x58024800

08000988 <LL_PWR_SetRegulVoltageScaling>:
  * @note   For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
  *         is applied when PWR_D3CR_VOS[1:0] = 0b11 and  SYSCFG_PWRCR_ODEN = 0b1.
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
#if defined (PWR_CPUCR_PDDS_D2)
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8000998:	4904      	ldr	r1, [pc, #16]	; (80009ac <LL_PWR_SetRegulVoltageScaling+0x24>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4313      	orrs	r3, r2
 800099e:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	58024800 	.word	0x58024800

080009b0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f043 0201 	orr.w	r2, r3, #1
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	601a      	str	r2, [r3, #0]
}
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <LL_USART_EnableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_EnableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableFIFO(USART_TypeDef *USARTx)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	601a      	str	r2, [r3, #0]
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b089      	sub	sp, #36	; 0x24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3308      	adds	r3, #8
 80009fe:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	e853 3f00 	ldrex	r3, [r3]
 8000a06:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	075b      	lsls	r3, r3, #29
 8000a12:	4313      	orrs	r3, r2
 8000a14:	61fb      	str	r3, [r7, #28]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3308      	adds	r3, #8
 8000a1a:	69fa      	ldr	r2, [r7, #28]
 8000a1c:	61ba      	str	r2, [r7, #24]
 8000a1e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a20:	6979      	ldr	r1, [r7, #20]
 8000a22:	69ba      	ldr	r2, [r7, #24]
 8000a24:	e841 2300 	strex	r3, r2, [r1]
 8000a28:	613b      	str	r3, [r7, #16]
   return(result);
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d1e4      	bne.n	80009fa <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000a30:	bf00      	nop
 8000a32:	bf00      	nop
 8000a34:	3724      	adds	r7, #36	; 0x24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b089      	sub	sp, #36	; 0x24
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	3308      	adds	r3, #8
 8000a4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	e853 3f00 	ldrex	r3, [r3]
 8000a54:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	065b      	lsls	r3, r3, #25
 8000a60:	4313      	orrs	r3, r2
 8000a62:	61fb      	str	r3, [r7, #28]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3308      	adds	r3, #8
 8000a68:	69fa      	ldr	r2, [r7, #28]
 8000a6a:	61ba      	str	r2, [r7, #24]
 8000a6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a6e:	6979      	ldr	r1, [r7, #20]
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	e841 2300 	strex	r3, r2, [r1]
 8000a76:	613b      	str	r3, [r7, #16]
   return(result);
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d1e4      	bne.n	8000a48 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000a7e:	bf00      	nop
 8000a80:	bf00      	nop
 8000a82:	3724      	adds	r7, #36	; 0x24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	69db      	ldr	r3, [r3, #28]
 8000ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ac8:	2b80      	cmp	r3, #128	; 0x80
 8000aca:	d101      	bne.n	8000ad0 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8000acc:	2301      	movs	r3, #1
 8000ace:	e000      	b.n	8000ad2 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	370c      	adds	r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b083      	sub	sp, #12
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000af2:	d101      	bne.n	8000af8 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000af4:	2301      	movs	r3, #1
 8000af6:	e000      	b.n	8000afa <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000af8:	2300      	movs	r3, #0
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr

08000b06 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8000b06:	b480      	push	{r7}
 8000b08:	b083      	sub	sp, #12
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b1a:	d101      	bne.n	8000b20 <LL_USART_IsActiveFlag_REACK+0x1a>
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	e000      	b.n	8000b22 <LL_USART_IsActiveFlag_REACK+0x1c>
 8000b20:	2300      	movs	r3, #0
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b089      	sub	sp, #36	; 0x24
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	e853 3f00 	ldrex	r3, [r3]
 8000b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	f043 0320 	orr.w	r3, r3, #32
 8000b48:	61fb      	str	r3, [r7, #28]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	69fa      	ldr	r2, [r7, #28]
 8000b4e:	61ba      	str	r2, [r7, #24]
 8000b50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000b52:	6979      	ldr	r1, [r7, #20]
 8000b54:	69ba      	ldr	r2, [r7, #24]
 8000b56:	e841 2300 	strex	r3, r2, [r1]
 8000b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d1e9      	bne.n	8000b36 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8000b62:	bf00      	nop
 8000b64:	bf00      	nop
 8000b66:	3724      	adds	r7, #36	; 0x24
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7c:	b2db      	uxtb	r3, r3
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
 8000b92:	460b      	mov	r3, r1
 8000b94:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8000b96:	78fa      	ldrb	r2, [r7, #3]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	6819      	ldr	r1, [r3, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	fb03 f203 	mul.w	r2, r3, r3
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	005b      	lsls	r3, r3, #1
 8000bc2:	4413      	add	r3, r2
 8000bc4:	43db      	mvns	r3, r3
 8000bc6:	ea01 0203 	and.w	r2, r1, r3
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	fb03 f303 	mul.w	r3, r3, r3
 8000bd0:	6879      	ldr	r1, [r7, #4]
 8000bd2:	fb01 f303 	mul.w	r3, r1, r3
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	601a      	str	r2, [r3, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	3714      	adds	r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	68d9      	ldr	r1, [r3, #12]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	fb03 f203 	mul.w	r2, r3, r3
 8000bfe:	4613      	mov	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	4413      	add	r3, r2
 8000c04:	43db      	mvns	r3, r3
 8000c06:	ea01 0203 	and.w	r2, r1, r3
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	fb03 f303 	mul.w	r3, r3, r3
 8000c10:	6879      	ldr	r1, [r7, #4]
 8000c12:	fb01 f303 	mul.w	r3, r1, r3
 8000c16:	431a      	orrs	r2, r3
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	60da      	str	r2, [r3, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	619a      	str	r2, [r3, #24]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	041a      	lsls	r2, r3, #16
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	619a      	str	r2, [r3, #24]
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b085      	sub	sp, #20
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
 8000c6a:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	695b      	ldr	r3, [r3, #20]
 8000c70:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	4013      	ands	r3, r2
 8000c78:	041a      	lsls	r2, r3, #16
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	43d9      	mvns	r1, r3
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	400b      	ands	r3, r1
 8000c82:	431a      	orrs	r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	619a      	str	r2, [r3, #24]
}
 8000c88:	bf00      	nop
 8000c8a:	3714      	adds	r7, #20
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c94:	b5b0      	push	{r4, r5, r7, lr}
 8000c96:	b098      	sub	sp, #96	; 0x60
 8000c98:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c9a:	f000 fe9b 	bl	80019d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c9e:	f000 f8c9 	bl	8000e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ca2:	f000 f9c7 	bl	8001034 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ca6:	f000 f945 	bl	8000f34 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000caa:	f000 f92f 	bl	8000f0c <MX_NVIC_Init>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  xEvent_ButtonISR = xSemaphoreCreateBinary();
 8000cae:	2203      	movs	r2, #3
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	f003 fb1a 	bl	80042ec <xQueueGenericCreate>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	4a48      	ldr	r2, [pc, #288]	; (8000ddc <main+0x148>)
 8000cbc:	6013      	str	r3, [r2, #0]
  xEvent_UARTfromTimer = xSemaphoreCreateBinary();
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f003 fb12 	bl	80042ec <xQueueGenericCreate>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	4a45      	ldr	r2, [pc, #276]	; (8000de0 <main+0x14c>)
 8000ccc:	6013      	str	r3, [r2, #0]
  xEvent_UARTrxISR = xSemaphoreCreateBinary();
 8000cce:	2203      	movs	r2, #3
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	f003 fb0a 	bl	80042ec <xQueueGenericCreate>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	4a42      	ldr	r2, [pc, #264]	; (8000de4 <main+0x150>)
 8000cdc:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */

  xUARTtxTimer = 	xTimerCreate("UART timer",
 8000cde:	4b42      	ldr	r3, [pc, #264]	; (8000de8 <main+0x154>)
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2164      	movs	r1, #100	; 0x64
 8000ce8:	4840      	ldr	r0, [pc, #256]	; (8000dec <main+0x158>)
 8000cea:	f005 f98d 	bl	8006008 <xTimerCreate>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	4a3f      	ldr	r2, [pc, #252]	; (8000df0 <main+0x15c>)
 8000cf2:	6013      	str	r3, [r2, #0]
								  pdMS_TO_TICKS(100),
								  pdTRUE,	// Auto-reload
								  NULL,
								  prvUARTTimerCallback);

  xBtnPressedTimer = xTimerCreate("Button timer",
 8000cf4:	4b3f      	ldr	r3, [pc, #252]	; (8000df4 <main+0x160>)
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f242 7110 	movw	r1, #10000	; 0x2710
 8000d00:	483d      	ldr	r0, [pc, #244]	; (8000df8 <main+0x164>)
 8000d02:	f005 f981 	bl	8006008 <xTimerCreate>
 8000d06:	4603      	mov	r3, r0
 8000d08:	4a3c      	ldr	r2, [pc, #240]	; (8000dfc <main+0x168>)
 8000d0a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  // Create queue for raw strings from ISR (holds char arrays)
  xRawCommandQueue = xQueueCreate(5, 20);  // 5 strings, 20 bytes each
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2114      	movs	r1, #20
 8000d10:	2005      	movs	r0, #5
 8000d12:	f003 faeb 	bl	80042ec <xQueueGenericCreate>
 8000d16:	4603      	mov	r3, r0
 8000d18:	4a39      	ldr	r2, [pc, #228]	; (8000e00 <main+0x16c>)
 8000d1a:	6013      	str	r3, [r2, #0]

  // Create queue for parsed LED commands
  xLEDCommandQueue = xQueueCreate(5, sizeof(LED_Command_t));
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	210c      	movs	r1, #12
 8000d20:	2005      	movs	r0, #5
 8000d22:	f003 fae3 	bl	80042ec <xQueueGenericCreate>
 8000d26:	4603      	mov	r3, r0
 8000d28:	4a36      	ldr	r2, [pc, #216]	; (8000e04 <main+0x170>)
 8000d2a:	6013      	str	r3, [r2, #0]

  xUARTtxQueue = xQueueCreate(5, 30);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	211e      	movs	r1, #30
 8000d30:	2005      	movs	r0, #5
 8000d32:	f003 fadb 	bl	80042ec <xQueueGenericCreate>
 8000d36:	4603      	mov	r3, r0
 8000d38:	4a33      	ldr	r2, [pc, #204]	; (8000e08 <main+0x174>)
 8000d3a:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000d3c:	4b33      	ldr	r3, [pc, #204]	; (8000e0c <main+0x178>)
 8000d3e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000d42:	461d      	mov	r5, r3
 8000d44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d50:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f003 f8d3 	bl	8003f02 <osThreadCreate>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	4a2c      	ldr	r2, [pc, #176]	; (8000e10 <main+0x17c>)
 8000d60:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(UARTtxTask, StartUARTtxTask, osPriorityAboveNormal, 0, 128);
 8000d62:	4b2c      	ldr	r3, [pc, #176]	; (8000e14 <main+0x180>)
 8000d64:	f107 0420 	add.w	r4, r7, #32
 8000d68:	461d      	mov	r5, r3
 8000d6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UARTtxTaskHandle = osThreadCreate(osThread(UARTtxTask), NULL);
 8000d76:	f107 0320 	add.w	r3, r7, #32
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f003 f8c0 	bl	8003f02 <osThreadCreate>
 8000d82:	4603      	mov	r3, r0
 8000d84:	4a24      	ldr	r2, [pc, #144]	; (8000e18 <main+0x184>)
 8000d86:	6013      	str	r3, [r2, #0]

//  osThreadDef(UARTrxTask, StartUARTrxTask, osPriorityAboveNormal, 0, 128);
//  UARTrxTaskHandle = osThreadCreate(osThread(UARTrxTask), NULL);

  osThreadDef(BtnTask, StartButtonTask, osPriorityAboveNormal, 0, 128);
 8000d88:	4b24      	ldr	r3, [pc, #144]	; (8000e1c <main+0x188>)
 8000d8a:	1d3c      	adds	r4, r7, #4
 8000d8c:	461d      	mov	r5, r3
 8000d8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d92:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ButtonTaskHandle = osThreadCreate(osThread(BtnTask), NULL);
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f003 f8af 	bl	8003f02 <osThreadCreate>
 8000da4:	4603      	mov	r3, r0
 8000da6:	4a1e      	ldr	r2, [pc, #120]	; (8000e20 <main+0x18c>)
 8000da8:	6013      	str	r3, [r2, #0]

  xTaskCreate(CommandParserTask, "Parser", 256, NULL, 3, NULL);  // Higher priority
 8000daa:	2300      	movs	r3, #0
 8000dac:	9301      	str	r3, [sp, #4]
 8000dae:	2303      	movs	r3, #3
 8000db0:	9300      	str	r3, [sp, #0]
 8000db2:	2300      	movs	r3, #0
 8000db4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000db8:	491a      	ldr	r1, [pc, #104]	; (8000e24 <main+0x190>)
 8000dba:	481b      	ldr	r0, [pc, #108]	; (8000e28 <main+0x194>)
 8000dbc:	f004 f8e5 	bl	8004f8a <xTaskCreate>
  xTaskCreate(LEDControlTask, "LEDCtrl", 128, NULL, 2, NULL);
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	9301      	str	r3, [sp, #4]
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	2300      	movs	r3, #0
 8000dca:	2280      	movs	r2, #128	; 0x80
 8000dcc:	4917      	ldr	r1, [pc, #92]	; (8000e2c <main+0x198>)
 8000dce:	4818      	ldr	r0, [pc, #96]	; (8000e30 <main+0x19c>)
 8000dd0:	f004 f8db 	bl	8004f8a <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000dd4:	f003 f88e 	bl	8003ef4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <main+0x144>
 8000dda:	bf00      	nop
 8000ddc:	24000800 	.word	0x24000800
 8000de0:	24000804 	.word	0x24000804
 8000de4:	24000808 	.word	0x24000808
 8000de8:	08001359 	.word	0x08001359
 8000dec:	08007194 	.word	0x08007194
 8000df0:	24000814 	.word	0x24000814
 8000df4:	08001331 	.word	0x08001331
 8000df8:	080071a0 	.word	0x080071a0
 8000dfc:	24000818 	.word	0x24000818
 8000e00:	24000820 	.word	0x24000820
 8000e04:	2400081c 	.word	0x2400081c
 8000e08:	24000824 	.word	0x24000824
 8000e0c:	080071c0 	.word	0x080071c0
 8000e10:	240007fc 	.word	0x240007fc
 8000e14:	080071dc 	.word	0x080071dc
 8000e18:	2400080c 	.word	0x2400080c
 8000e1c:	080071f8 	.word	0x080071f8
 8000e20:	24000810 	.word	0x24000810
 8000e24:	080071b0 	.word	0x080071b0
 8000e28:	08001589 	.word	0x08001589
 8000e2c:	080071b8 	.word	0x080071b8
 8000e30:	080015d9 	.word	0x080015d9

08000e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f7ff fd6f 	bl	800091c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 8000e3e:	bf00      	nop
 8000e40:	f7ff fd80 	bl	8000944 <LL_FLASH_GetLatency>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d1fa      	bne.n	8000e40 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_ConfigSupply(LL_PWR_LDO_SUPPLY);
 8000e4a:	2002      	movs	r0, #2
 8000e4c:	f7ff fd88 	bl	8000960 <LL_PWR_ConfigSupply>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000e50:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8000e54:	f7ff fd98 	bl	8000988 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_EnableBypass();
 8000e58:	f7ff fb08 	bl	800046c <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 8000e5c:	f7ff fb16 	bl	800048c <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000e60:	bf00      	nop
 8000e62:	f7ff fb23 	bl	80004ac <LL_RCC_HSE_IsReady>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d1fa      	bne.n	8000e62 <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_PLL_SetSource(LL_RCC_PLLSOURCE_HSE);
 8000e6c:	2002      	movs	r0, #2
 8000e6e:	f7ff fc01 	bl	8000674 <LL_RCC_PLL_SetSource>
  LL_RCC_PLL1P_Enable();
 8000e72:	f7ff fc37 	bl	80006e4 <LL_RCC_PLL1P_Enable>
  LL_RCC_PLL1_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_8_16);
 8000e76:	2003      	movs	r0, #3
 8000e78:	f7ff fc5a 	bl	8000730 <LL_RCC_PLL1_SetVCOInputRange>
  LL_RCC_PLL1_SetVCOOutputRange(LL_RCC_PLLVCORANGE_WIDE);
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f7ff fc41 	bl	8000704 <LL_RCC_PLL1_SetVCOOutputRange>
  LL_RCC_PLL1_SetM(1);
 8000e82:	2001      	movs	r0, #1
 8000e84:	f7ff fc82 	bl	800078c <LL_RCC_PLL1_SetM>
  LL_RCC_PLL1_SetN(24);
 8000e88:	2018      	movs	r0, #24
 8000e8a:	f7ff fc67 	bl	800075c <LL_RCC_PLL1_SetN>
  LL_RCC_PLL1_SetP(2);
 8000e8e:	2002      	movs	r0, #2
 8000e90:	f7ff fc92 	bl	80007b8 <LL_RCC_PLL1_SetP>
  LL_RCC_PLL1_SetQ(4);
 8000e94:	2004      	movs	r0, #4
 8000e96:	f7ff fca5 	bl	80007e4 <LL_RCC_PLL1_SetQ>
  LL_RCC_PLL1_SetR(2);
 8000e9a:	2002      	movs	r0, #2
 8000e9c:	f7ff fcb8 	bl	8000810 <LL_RCC_PLL1_SetR>
  LL_RCC_PLL1_Enable();
 8000ea0:	f7ff fbfc 	bl	800069c <LL_RCC_PLL1_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL1_IsReady() != 1)
 8000ea4:	bf00      	nop
 8000ea6:	f7ff fc09 	bl	80006bc <LL_RCC_PLL1_IsReady>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d1fa      	bne.n	8000ea6 <SystemClock_Config+0x72>
  {
  }

   /* Intermediate AHB prescaler 2 when target frequency clock is higher than 80 MHz */
   LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_2);
 8000eb0:	2008      	movs	r0, #8
 8000eb2:	f7ff fb45 	bl	8000540 <LL_RCC_SetAHBPrescaler>

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL1);
 8000eb6:	2003      	movs	r0, #3
 8000eb8:	f7ff fb0c 	bl	80004d4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL1)
 8000ebc:	bf00      	nop
 8000ebe:	f7ff fb1d 	bl	80004fc <LL_RCC_GetSysClkSource>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b18      	cmp	r3, #24
 8000ec6:	d1fa      	bne.n	8000ebe <SystemClock_Config+0x8a>
  {

  }
  LL_RCC_SetSysPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f7ff fb25 	bl	8000518 <LL_RCC_SetSysPrescaler>
  LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_1);
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f7ff fb36 	bl	8000540 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	f7ff fb47 	bl	8000568 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000eda:	2000      	movs	r0, #0
 8000edc:	f7ff fb58 	bl	8000590 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f7ff fb69 	bl	80005b8 <LL_RCC_SetAPB3Prescaler>
  LL_RCC_SetAPB4Prescaler(LL_RCC_APB4_DIV_1);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff fb7a 	bl	80005e0 <LL_RCC_SetAPB4Prescaler>
  LL_SetSystemCoreClock(96000000);
 8000eec:	4806      	ldr	r0, [pc, #24]	; (8000f08 <SystemClock_Config+0xd4>)
 8000eee:	f002 ffd9 	bl	8003ea4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000ef2:	200f      	movs	r0, #15
 8000ef4:	f000 fbe4 	bl	80016c0 <HAL_InitTick>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000efe:	f000 fbbb 	bl	8001678 <Error_Handler>
  }
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	05b8d800 	.word	0x05b8d800

08000f0c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000f10:	f7ff fa22 	bl	8000358 <__NVIC_GetPriorityGrouping>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2200      	movs	r2, #0
 8000f18:	2105      	movs	r1, #5
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fa72 	bl	8000404 <NVIC_EncodePriority>
 8000f20:	4603      	mov	r3, r0
 8000f22:	4619      	mov	r1, r3
 8000f24:	2028      	movs	r0, #40	; 0x28
 8000f26:	f7ff fa43 	bl	80003b0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f2a:	2028      	movs	r0, #40	; 0x28
 8000f2c:	f7ff fa22 	bl	8000374 <__NVIC_EnableIRQ>
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08e      	sub	sp, #56	; 0x38
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000f3a:	f107 0318 	add.w	r3, r7, #24
 8000f3e:	2220      	movs	r2, #32
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f006 f816 	bl	8006f74 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	463b      	mov	r3, r7
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	611a      	str	r2, [r3, #16]
 8000f56:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART234578_CLKSOURCE_PCLK1);
 8000f58:	4833      	ldr	r0, [pc, #204]	; (8001028 <MX_USART3_UART_Init+0xf4>)
 8000f5a:	f7ff fb7f 	bl	800065c <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8000f5e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000f62:	f7ff fc87 	bl	8000874 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8000f66:	2008      	movs	r0, #8
 8000f68:	f7ff fc68 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f6c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f70:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f72:	2302      	movs	r3, #2
 8000f74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000f82:	2307      	movs	r3, #7
 8000f84:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f86:	463b      	mov	r3, r7
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4828      	ldr	r0, [pc, #160]	; (800102c <MX_USART3_UART_Init+0xf8>)
 8000f8c:	f001 ff31 	bl	8002df2 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000f90:	f7ff f9e2 	bl	8000358 <__NVIC_GetPriorityGrouping>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2200      	movs	r2, #0
 8000f98:	2105      	movs	r1, #5
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fa32 	bl	8000404 <NVIC_EncodePriority>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	2027      	movs	r0, #39	; 0x27
 8000fa6:	f7ff fa03 	bl	80003b0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8000faa:	2027      	movs	r0, #39	; 0x27
 8000fac:	f7ff f9e2 	bl	8000374 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8000fb4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000fb8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000fc6:	230c      	movs	r3, #12
 8000fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8000fd2:	f107 0318 	add.w	r3, r7, #24
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4815      	ldr	r0, [pc, #84]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8000fda:	f002 feb9 	bl	8003d50 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4813      	ldr	r0, [pc, #76]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8000fe2:	f7ff fd05 	bl	80009f0 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4811      	ldr	r0, [pc, #68]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8000fea:	f7ff fd28 	bl	8000a3e <LL_USART_SetRXFIFOThreshold>
  LL_USART_EnableFIFO(USART3);
 8000fee:	4810      	ldr	r0, [pc, #64]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8000ff0:	f7ff fcee 	bl	80009d0 <LL_USART_EnableFIFO>
  LL_USART_ConfigAsyncMode(USART3);
 8000ff4:	480e      	ldr	r0, [pc, #56]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8000ff6:	f7ff fd49 	bl	8000a8c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 8000ffa:	480d      	ldr	r0, [pc, #52]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8000ffc:	f7ff fcd8 	bl	80009b0 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 8001000:	bf00      	nop
 8001002:	480b      	ldr	r0, [pc, #44]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8001004:	f7ff fd6b 	bl	8000ade <LL_USART_IsActiveFlag_TEACK>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0f9      	beq.n	8001002 <MX_USART3_UART_Init+0xce>
 800100e:	4808      	ldr	r0, [pc, #32]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 8001010:	f7ff fd79 	bl	8000b06 <LL_USART_IsActiveFlag_REACK>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0f3      	beq.n	8001002 <MX_USART3_UART_Init+0xce>
  {
  }
  /* USER CODE BEGIN USART3_Init 2 */

  LL_USART_EnableIT_RXNE_RXFNE(USART3);
 800101a:	4805      	ldr	r0, [pc, #20]	; (8001030 <MX_USART3_UART_Init+0xfc>)
 800101c:	f7ff fd87 	bl	8000b2e <LL_USART_EnableIT_RXNE_RXFNE>

  /* USER CODE END USART3_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	3738      	adds	r7, #56	; 0x38
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	07000008 	.word	0x07000008
 800102c:	58020c00 	.word	0x58020c00
 8001030:	40004800 	.word	0x40004800

08001034 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08a      	sub	sp, #40	; 0x28
 8001038:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
 8001046:	60da      	str	r2, [r3, #12]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	463b      	mov	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]
 8001056:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001058:	2004      	movs	r0, #4
 800105a:	f7ff fbef 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOH);
 800105e:	2080      	movs	r0, #128	; 0x80
 8001060:	f7ff fbec 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001064:	2001      	movs	r0, #1
 8001066:	f7ff fbe9 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 800106a:	2002      	movs	r0, #2
 800106c:	f7ff fbe6 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8001070:	2008      	movs	r0, #8
 8001072:	f7ff fbe3 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8001076:	2040      	movs	r0, #64	; 0x40
 8001078:	f7ff fbe0 	bl	800083c <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 800107c:	2010      	movs	r0, #16
 800107e:	f7ff fbdd 	bl	800083c <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin);
 8001082:	f244 0101 	movw	r1, #16385	; 0x4001
 8001086:	4862      	ldr	r0, [pc, #392]	; (8001210 <MX_GPIO_Init+0x1dc>)
 8001088:	f7ff fddc 	bl	8000c44 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin);
 800108c:	2140      	movs	r1, #64	; 0x40
 800108e:	4861      	ldr	r0, [pc, #388]	; (8001214 <MX_GPIO_Init+0x1e0>)
 8001090:	f7ff fdd8 	bl	8000c44 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001094:	2102      	movs	r1, #2
 8001096:	4860      	ldr	r0, [pc, #384]	; (8001218 <MX_GPIO_Init+0x1e4>)
 8001098:	f7ff fdd4 	bl	8000c44 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800109c:	495f      	ldr	r1, [pc, #380]	; (800121c <MX_GPIO_Init+0x1e8>)
 800109e:	2002      	movs	r0, #2
 80010a0:	f7ff fc04 	bl	80008ac <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80010a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010a8:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_64_95 = LL_EXTI_LINE_NONE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 80010b2:	2301      	movs	r3, #1
 80010b4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80010b8:	2301      	movs	r3, #1
 80010ba:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80010be:	2301      	movs	r3, #1
 80010c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80010c4:	f107 0318 	add.w	r3, r7, #24
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 fc7b 	bl	80029c4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_PULL_NO);
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010d4:	4852      	ldr	r0, [pc, #328]	; (8001220 <MX_GPIO_Init+0x1ec>)
 80010d6:	f7ff fd87 	bl	8000be8 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_MODE_INPUT);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e0:	484f      	ldr	r0, [pc, #316]	; (8001220 <MX_GPIO_Init+0x1ec>)
 80010e2:	f7ff fd61 	bl	8000ba8 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80010e6:	2332      	movs	r3, #50	; 0x32
 80010e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80010ea:	2302      	movs	r3, #2
 80010ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 80010fa:	230b      	movs	r3, #11
 80010fc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fe:	463b      	mov	r3, r7
 8001100:	4619      	mov	r1, r3
 8001102:	4847      	ldr	r0, [pc, #284]	; (8001220 <MX_GPIO_Init+0x1ec>)
 8001104:	f001 fe75 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001108:	2386      	movs	r3, #134	; 0x86
 800110a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800110c:	2302      	movs	r3, #2
 800110e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001118:	2300      	movs	r3, #0
 800111a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 800111c:	230b      	movs	r3, #11
 800111e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	463b      	mov	r3, r7
 8001122:	4619      	mov	r1, r3
 8001124:	483f      	ldr	r0, [pc, #252]	; (8001224 <MX_GPIO_Init+0x1f0>)
 8001126:	f001 fe64 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800112a:	f244 0301 	movw	r3, #16385	; 0x4001
 800112e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001130:	2301      	movs	r3, #1
 8001132:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800113c:	2300      	movs	r3, #0
 800113e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001140:	463b      	mov	r3, r7
 8001142:	4619      	mov	r1, r3
 8001144:	4832      	ldr	r0, [pc, #200]	; (8001210 <MX_GPIO_Init+0x1dc>)
 8001146:	f001 fe54 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800114a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800114e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001150:	2302      	movs	r3, #2
 8001152:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800115c:	2300      	movs	r3, #0
 800115e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001160:	230b      	movs	r3, #11
 8001162:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001164:	463b      	mov	r3, r7
 8001166:	4619      	mov	r1, r3
 8001168:	4829      	ldr	r0, [pc, #164]	; (8001210 <MX_GPIO_Init+0x1dc>)
 800116a:	f001 fe42 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800116e:	2340      	movs	r3, #64	; 0x40
 8001170:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001172:	2301      	movs	r3, #1
 8001174:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001182:	463b      	mov	r3, r7
 8001184:	4619      	mov	r1, r3
 8001186:	4823      	ldr	r0, [pc, #140]	; (8001214 <MX_GPIO_Init+0x1e0>)
 8001188:	f001 fe33 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800118c:	2380      	movs	r3, #128	; 0x80
 800118e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001194:	2300      	movs	r3, #0
 8001196:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001198:	463b      	mov	r3, r7
 800119a:	4619      	mov	r1, r3
 800119c:	481d      	ldr	r0, [pc, #116]	; (8001214 <MX_GPIO_Init+0x1e0>)
 800119e:	f001 fe28 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80011a2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80011a6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011a8:	2302      	movs	r3, #2
 80011aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 80011b8:	230a      	movs	r3, #10
 80011ba:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011bc:	463b      	mov	r3, r7
 80011be:	4619      	mov	r1, r3
 80011c0:	4818      	ldr	r0, [pc, #96]	; (8001224 <MX_GPIO_Init+0x1f0>)
 80011c2:	f001 fe16 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80011c6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80011ca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011cc:	2302      	movs	r3, #2
 80011ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 80011dc:	230b      	movs	r3, #11
 80011de:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011e0:	463b      	mov	r3, r7
 80011e2:	4619      	mov	r1, r3
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <MX_GPIO_Init+0x1e0>)
 80011e6:	f001 fe04 	bl	8002df2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80011ea:	2302      	movs	r3, #2
 80011ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011ee:	2301      	movs	r3, #1
 80011f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011fe:	463b      	mov	r3, r7
 8001200:	4619      	mov	r1, r3
 8001202:	4805      	ldr	r0, [pc, #20]	; (8001218 <MX_GPIO_Init+0x1e4>)
 8001204:	f001 fdf5 	bl	8002df2 <LL_GPIO_Init>

}
 8001208:	bf00      	nop
 800120a:	3728      	adds	r7, #40	; 0x28
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	58020400 	.word	0x58020400
 8001214:	58021800 	.word	0x58021800
 8001218:	58021000 	.word	0x58021000
 800121c:	00f00003 	.word	0x00f00003
 8001220:	58020800 	.word	0x58020800
 8001224:	58020000 	.word	0x58020000

08001228 <UserButtonCallback>:

/* USER CODE BEGIN 4 */
void UserButtonCallback(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
 800122e:	2301      	movs	r3, #1
 8001230:	607b      	str	r3, [r7, #4]
	xSemaphoreGiveFromISR(xEvent_ButtonISR, &xHigherPriorityTaskWoken);
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <UserButtonCallback+0x38>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	1d3a      	adds	r2, r7, #4
 8001238:	4611      	mov	r1, r2
 800123a:	4618      	mov	r0, r3
 800123c:	f003 fa49 	bl	80046d2 <xQueueGiveFromISR>
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d007      	beq.n	8001256 <UserButtonCallback+0x2e>
 8001246:	4b07      	ldr	r3, [pc, #28]	; (8001264 <UserButtonCallback+0x3c>)
 8001248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	f3bf 8f6f 	isb	sy
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	24000800 	.word	0x24000800
 8001264:	e000ed04 	.word	0xe000ed04

08001268 <StartButtonTask>:

void StartButtonTask(void const * argument)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b089      	sub	sp, #36	; 0x24
 800126c:	af02      	add	r7, sp, #8
 800126e:	6078      	str	r0, [r7, #4]
	// Task Initialization
//	char local_button_data[30] = "Btn press\n";
	LED_Command_t led_cmd = {
 8001270:	4a27      	ldr	r2, [pc, #156]	; (8001310 <StartButtonTask+0xa8>)
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	ca07      	ldmia	r2, {r0, r1, r2}
 8001278:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	};

	// Task Loop
	for(;;)
	{
		xSemaphoreTake(xEvent_ButtonISR, portMAX_DELAY);
 800127c:	4b25      	ldr	r3, [pc, #148]	; (8001314 <StartButtonTask+0xac>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f04f 31ff 	mov.w	r1, #4294967295
 8001284:	4618      	mov	r0, r3
 8001286:	f003 fb91 	bl	80049ac <xQueueSemaphoreTake>
		for(uint16_t i = 0; i < 100; i++);
 800128a:	2300      	movs	r3, #0
 800128c:	82fb      	strh	r3, [r7, #22]
 800128e:	e002      	b.n	8001296 <StartButtonTask+0x2e>
 8001290:	8afb      	ldrh	r3, [r7, #22]
 8001292:	3301      	adds	r3, #1
 8001294:	82fb      	strh	r3, [r7, #22]
 8001296:	8afb      	ldrh	r3, [r7, #22]
 8001298:	2b63      	cmp	r3, #99	; 0x63
 800129a:	d9f9      	bls.n	8001290 <StartButtonTask+0x28>
		if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 800129c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012a0:	481d      	ldr	r0, [pc, #116]	; (8001318 <StartButtonTask+0xb0>)
 80012a2:	f000 fcc7 	bl	8001c34 <HAL_GPIO_ReadPin>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0e7      	beq.n	800127c <StartButtonTask+0x14>
		{
			xQueueSend(xLEDCommandQueue, &led_cmd, 0);
 80012ac:	4b1b      	ldr	r3, [pc, #108]	; (800131c <StartButtonTask+0xb4>)
 80012ae:	6818      	ldr	r0, [r3, #0]
 80012b0:	f107 0108 	add.w	r1, r7, #8
 80012b4:	2300      	movs	r3, #0
 80012b6:	2200      	movs	r2, #0
 80012b8:	f003 f872 	bl	80043a0 <xQueueGenericSend>

			xQueueSend(xUARTtxQueue, "Btn press\n", 0);
 80012bc:	4b18      	ldr	r3, [pc, #96]	; (8001320 <StartButtonTask+0xb8>)
 80012be:	6818      	ldr	r0, [r3, #0]
 80012c0:	2300      	movs	r3, #0
 80012c2:	2200      	movs	r2, #0
 80012c4:	4917      	ldr	r1, [pc, #92]	; (8001324 <StartButtonTask+0xbc>)
 80012c6:	f003 f86b 	bl	80043a0 <xQueueGenericSend>

			xTimerStart(xUARTtxTimer, portMAX_DELAY);
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <StartButtonTask+0xc0>)
 80012cc:	681c      	ldr	r4, [r3, #0]
 80012ce:	f004 f8f7 	bl	80054c0 <xTaskGetTickCount>
 80012d2:	4602      	mov	r2, r0
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	2300      	movs	r3, #0
 80012dc:	2101      	movs	r1, #1
 80012de:	4620      	mov	r0, r4
 80012e0:	f004 feee 	bl	80060c0 <xTimerGenericCommand>
			xTimerStart(xBtnPressedTimer, portMAX_DELAY);
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <StartButtonTask+0xc4>)
 80012e6:	681c      	ldr	r4, [r3, #0]
 80012e8:	f004 f8ea 	bl	80054c0 <xTaskGetTickCount>
 80012ec:	4602      	mov	r2, r0
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2300      	movs	r3, #0
 80012f6:	2101      	movs	r1, #1
 80012f8:	4620      	mov	r0, r4
 80012fa:	f004 fee1 	bl	80060c0 <xTimerGenericCommand>

			xQueueSend(xLEDCommandQueue, &led_cmd, 0);
 80012fe:	4b07      	ldr	r3, [pc, #28]	; (800131c <StartButtonTask+0xb4>)
 8001300:	6818      	ldr	r0, [r3, #0]
 8001302:	f107 0108 	add.w	r1, r7, #8
 8001306:	2300      	movs	r3, #0
 8001308:	2200      	movs	r2, #0
 800130a:	f003 f849 	bl	80043a0 <xQueueGenericSend>
		xSemaphoreTake(xEvent_ButtonISR, portMAX_DELAY);
 800130e:	e7b5      	b.n	800127c <StartButtonTask+0x14>
 8001310:	08007220 	.word	0x08007220
 8001314:	24000800 	.word	0x24000800
 8001318:	58020800 	.word	0x58020800
 800131c:	2400081c 	.word	0x2400081c
 8001320:	24000824 	.word	0x24000824
 8001324:	08007214 	.word	0x08007214
 8001328:	24000814 	.word	0x24000814
 800132c:	24000818 	.word	0x24000818

08001330 <prvBtnPressedTimerCallback>:
		}
	}
}

void prvBtnPressedTimerCallback(TimerHandle_t xTimer)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af02      	add	r7, sp, #8
 8001336:	6078      	str	r0, [r7, #4]
	xTimerStop(xUARTtxTimer, portMAX_DELAY);
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <prvBtnPressedTimerCallback+0x24>)
 800133a:	6818      	ldr	r0, [r3, #0]
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	2300      	movs	r3, #0
 8001344:	2200      	movs	r2, #0
 8001346:	2103      	movs	r1, #3
 8001348:	f004 feba 	bl	80060c0 <xTimerGenericCommand>
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	24000814 	.word	0x24000814

08001358 <prvUARTTimerCallback>:

void prvUARTTimerCallback(TimerHandle_t xTimer)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	xQueueSend(xUARTtxQueue, "Yello, from UART tx Task!!\n", 0);
 8001360:	4b05      	ldr	r3, [pc, #20]	; (8001378 <prvUARTTimerCallback+0x20>)
 8001362:	6818      	ldr	r0, [r3, #0]
 8001364:	2300      	movs	r3, #0
 8001366:	2200      	movs	r2, #0
 8001368:	4904      	ldr	r1, [pc, #16]	; (800137c <prvUARTTimerCallback+0x24>)
 800136a:	f003 f819 	bl	80043a0 <xQueueGenericSend>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	24000824 	.word	0x24000824
 800137c:	0800722c 	.word	0x0800722c

08001380 <StartUARTtxTask>:

void StartUARTtxTask(void const * argument)
{
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b08f      	sub	sp, #60	; 0x3c
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	char txData[30];
	LED_Command_t led_cmd = {
 8001388:	4a21      	ldr	r2, [pc, #132]	; (8001410 <StartUARTtxTask+0x90>)
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001390:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				TOGGLE,
		};

	for(;;)
	{
		xQueueReceive(xUARTtxQueue, &txData, portMAX_DELAY);
 8001394:	4b1f      	ldr	r3, [pc, #124]	; (8001414 <StartUARTtxTask+0x94>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f107 0118 	add.w	r1, r7, #24
 800139c:	f04f 32ff 	mov.w	r2, #4294967295
 80013a0:	4618      	mov	r0, r3
 80013a2:	f003 fa23 	bl	80047ec <xQueueReceive>

		xQueueSend(xLEDCommandQueue, &led_cmd, 0);
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <StartUARTtxTask+0x98>)
 80013a8:	6818      	ldr	r0, [r3, #0]
 80013aa:	f107 010c 	add.w	r1, r7, #12
 80013ae:	2300      	movs	r3, #0
 80013b0:	2200      	movs	r2, #0
 80013b2:	f002 fff5 	bl	80043a0 <xQueueGenericSend>
		for(uint8_t i = 0; i < strlen(txData); i++)
 80013b6:	2300      	movs	r3, #0
 80013b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80013bc:	e015      	b.n	80013ea <StartUARTtxTask+0x6a>
		{
			LL_USART_TransmitData8(USART3, txData[i]);
 80013be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80013c2:	3338      	adds	r3, #56	; 0x38
 80013c4:	443b      	add	r3, r7
 80013c6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80013ca:	4619      	mov	r1, r3
 80013cc:	4813      	ldr	r0, [pc, #76]	; (800141c <StartUARTtxTask+0x9c>)
 80013ce:	f7ff fbdc 	bl	8000b8a <LL_USART_TransmitData8>
			while(!LL_USART_IsActiveFlag_TXE_TXFNF(USART3));
 80013d2:	bf00      	nop
 80013d4:	4811      	ldr	r0, [pc, #68]	; (800141c <StartUARTtxTask+0x9c>)
 80013d6:	f7ff fb6f 	bl	8000ab8 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0f9      	beq.n	80013d4 <StartUARTtxTask+0x54>
		for(uint8_t i = 0; i < strlen(txData); i++)
 80013e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80013e4:	3301      	adds	r3, #1
 80013e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80013ea:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7fe ff74 	bl	80002e0 <strlen>
 80013f8:	4603      	mov	r3, r0
 80013fa:	429c      	cmp	r4, r3
 80013fc:	d3df      	bcc.n	80013be <StartUARTtxTask+0x3e>
		}
		xQueueSend(xLEDCommandQueue, &led_cmd, 0);
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <StartUARTtxTask+0x98>)
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	f107 010c 	add.w	r1, r7, #12
 8001406:	2300      	movs	r3, #0
 8001408:	2200      	movs	r2, #0
 800140a:	f002 ffc9 	bl	80043a0 <xQueueGenericSend>
		xQueueReceive(xUARTtxQueue, &txData, portMAX_DELAY);
 800140e:	e7c1      	b.n	8001394 <StartUARTtxTask+0x14>
 8001410:	08007220 	.word	0x08007220
 8001414:	24000824 	.word	0x24000824
 8001418:	2400081c 	.word	0x2400081c
 800141c:	40004800 	.word	0x40004800

08001420 <UARTrxCallback>:

char global_rx_data[30];
uint8_t rxFlag = 0, rxBufferCounter = 0, rxMessageLen = 0;

void UARTrxCallback(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001426:	2300      	movs	r3, #0
 8001428:	603b      	str	r3, [r7, #0]

	char local_char = LL_USART_ReceiveData8(USART3);
 800142a:	4823      	ldr	r0, [pc, #140]	; (80014b8 <UARTrxCallback+0x98>)
 800142c:	f7ff fba0 	bl	8000b70 <LL_USART_ReceiveData8>
 8001430:	4603      	mov	r3, r0
 8001432:	71fb      	strb	r3, [r7, #7]

	if (rxBufferCounter < 30 - 1)
 8001434:	4b21      	ldr	r3, [pc, #132]	; (80014bc <UARTrxCallback+0x9c>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b1c      	cmp	r3, #28
 800143a:	d810      	bhi.n	800145e <UARTrxCallback+0x3e>
	{
		global_rx_data[rxBufferCounter++] = local_char;
 800143c:	4b1f      	ldr	r3, [pc, #124]	; (80014bc <UARTrxCallback+0x9c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	1c5a      	adds	r2, r3, #1
 8001442:	b2d1      	uxtb	r1, r2
 8001444:	4a1d      	ldr	r2, [pc, #116]	; (80014bc <UARTrxCallback+0x9c>)
 8001446:	7011      	strb	r1, [r2, #0]
 8001448:	4619      	mov	r1, r3
 800144a:	4a1d      	ldr	r2, [pc, #116]	; (80014c0 <UARTrxCallback+0xa0>)
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	5453      	strb	r3, [r2, r1]
		global_rx_data[rxBufferCounter] = '\0';
 8001450:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <UARTrxCallback+0x9c>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <UARTrxCallback+0xa0>)
 8001458:	2100      	movs	r1, #0
 800145a:	5499      	strb	r1, [r3, r2]
 800145c:	e002      	b.n	8001464 <UARTrxCallback+0x44>
	}
	else
	{
		rxBufferCounter = 0;
 800145e:	4b17      	ldr	r3, [pc, #92]	; (80014bc <UARTrxCallback+0x9c>)
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
	}

	if(global_rx_data[rxBufferCounter-1] == '\n')
 8001464:	4b15      	ldr	r3, [pc, #84]	; (80014bc <UARTrxCallback+0x9c>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	3b01      	subs	r3, #1
 800146a:	4a15      	ldr	r2, [pc, #84]	; (80014c0 <UARTrxCallback+0xa0>)
 800146c:	5cd3      	ldrb	r3, [r2, r3]
 800146e:	2b0a      	cmp	r3, #10
 8001470:	d113      	bne.n	800149a <UARTrxCallback+0x7a>
	{
		global_rx_data[rxBufferCounter-1] = '\0';
 8001472:	4b12      	ldr	r3, [pc, #72]	; (80014bc <UARTrxCallback+0x9c>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	3b01      	subs	r3, #1
 8001478:	4a11      	ldr	r2, [pc, #68]	; (80014c0 <UARTrxCallback+0xa0>)
 800147a:	2100      	movs	r1, #0
 800147c:	54d1      	strb	r1, [r2, r3]
		rxMessageLen = rxBufferCounter;
 800147e:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <UARTrxCallback+0x9c>)
 8001480:	781a      	ldrb	r2, [r3, #0]
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <UARTrxCallback+0xa4>)
 8001484:	701a      	strb	r2, [r3, #0]
		rxBufferCounter = 0;
 8001486:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <UARTrxCallback+0x9c>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]

		// Send the raw string to parser task
		xQueueSendFromISR(xRawCommandQueue, global_rx_data, &xHigherPriorityTaskWoken);
 800148c:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <UARTrxCallback+0xa8>)
 800148e:	6818      	ldr	r0, [r3, #0]
 8001490:	463a      	mov	r2, r7
 8001492:	2300      	movs	r3, #0
 8001494:	490a      	ldr	r1, [pc, #40]	; (80014c0 <UARTrxCallback+0xa0>)
 8001496:	f003 f881 	bl	800459c <xQueueGenericSendFromISR>
	}

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d007      	beq.n	80014b0 <UARTrxCallback+0x90>
 80014a0:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <UARTrxCallback+0xac>)
 80014a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	f3bf 8f4f 	dsb	sy
 80014ac:	f3bf 8f6f 	isb	sy
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40004800 	.word	0x40004800
 80014bc:	24000846 	.word	0x24000846
 80014c0:	24000828 	.word	0x24000828
 80014c4:	24000847 	.word	0x24000847
 80014c8:	24000820 	.word	0x24000820
 80014cc:	e000ed04 	.word	0xe000ed04

080014d0 <ParseCommand>:

// Command parser function
uint8_t ParseCommand(char* buffer, LED_Command_t* cmd)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
    // Simple parser - you can make this more robust
    // Expected format: "led1 on", "led2 off", "led1 toggle"

    if(strncmp(buffer, "led1", 4) == 0) {
 80014da:	2204      	movs	r2, #4
 80014dc:	4923      	ldr	r1, [pc, #140]	; (800156c <ParseCommand+0x9c>)
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f005 fdba 	bl	8007058 <strncmp>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d106      	bne.n	80014f8 <ParseCommand+0x28>
        cmd->led_port = LD1_GPIO_Port;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	4a20      	ldr	r2, [pc, #128]	; (8001570 <ParseCommand+0xa0>)
 80014ee:	601a      	str	r2, [r3, #0]
        cmd->led_pin = LD1_Pin;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	2201      	movs	r2, #1
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	e010      	b.n	800151a <ParseCommand+0x4a>
    }
    else if(strncmp(buffer, "led2", 4) == 0) {
 80014f8:	2204      	movs	r2, #4
 80014fa:	491e      	ldr	r1, [pc, #120]	; (8001574 <ParseCommand+0xa4>)
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f005 fdab 	bl	8007058 <strncmp>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d106      	bne.n	8001516 <ParseCommand+0x46>
    	cmd->led_port = LD2_GPIO_Port;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	4a1b      	ldr	r2, [pc, #108]	; (8001578 <ParseCommand+0xa8>)
 800150c:	601a      	str	r2, [r3, #0]
		cmd->led_pin = LD2_Pin;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	2202      	movs	r2, #2
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	e001      	b.n	800151a <ParseCommand+0x4a>
    }
    else {
        return 0;  // Invalid LED
 8001516:	2300      	movs	r3, #0
 8001518:	e023      	b.n	8001562 <ParseCommand+0x92>
    }

    // Look for action keyword
    if(strstr(buffer, "on") != NULL) {
 800151a:	4918      	ldr	r1, [pc, #96]	; (800157c <ParseCommand+0xac>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f005 fdaf 	bl	8007080 <strstr>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d003      	beq.n	8001530 <ParseCommand+0x60>
        cmd->led_action = ON;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	2201      	movs	r2, #1
 800152c:	721a      	strb	r2, [r3, #8]
 800152e:	e017      	b.n	8001560 <ParseCommand+0x90>
    }
    else if(strstr(buffer, "off") != NULL) {
 8001530:	4913      	ldr	r1, [pc, #76]	; (8001580 <ParseCommand+0xb0>)
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f005 fda4 	bl	8007080 <strstr>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <ParseCommand+0x76>
        cmd->led_action  = OFF;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2200      	movs	r2, #0
 8001542:	721a      	strb	r2, [r3, #8]
 8001544:	e00c      	b.n	8001560 <ParseCommand+0x90>
    }
    else if(strstr(buffer, "toggle") != NULL) {
 8001546:	490f      	ldr	r1, [pc, #60]	; (8001584 <ParseCommand+0xb4>)
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f005 fd99 	bl	8007080 <strstr>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <ParseCommand+0x8c>
        cmd->led_action  = TOGGLE;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	2202      	movs	r2, #2
 8001558:	721a      	strb	r2, [r3, #8]
 800155a:	e001      	b.n	8001560 <ParseCommand+0x90>
    }
    else {
        return 0;  // Invalid action
 800155c:	2300      	movs	r3, #0
 800155e:	e000      	b.n	8001562 <ParseCommand+0x92>
    }

    return 1;
 8001560:	2301      	movs	r3, #1
}
 8001562:	4618      	mov	r0, r3
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	08007248 	.word	0x08007248
 8001570:	58020400 	.word	0x58020400
 8001574:	08007250 	.word	0x08007250
 8001578:	58021000 	.word	0x58021000
 800157c:	08007258 	.word	0x08007258
 8001580:	0800725c 	.word	0x0800725c
 8001584:	08007260 	.word	0x08007260

08001588 <CommandParserTask>:

// Command parser task - processes raw strings into LED commands
void CommandParserTask(void const * argument)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08a      	sub	sp, #40	; 0x28
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
    LED_Command_t led_cmd;

    for(;;)
    {
        // Wait for raw command string from ISR
        if(xQueueReceive(xRawCommandQueue, cmd_string, portMAX_DELAY) == pdPASS)
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <CommandParserTask+0x48>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f107 0114 	add.w	r1, r7, #20
 8001598:	f04f 32ff 	mov.w	r2, #4294967295
 800159c:	4618      	mov	r0, r3
 800159e:	f003 f925 	bl	80047ec <xQueueReceive>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d1f3      	bne.n	8001590 <CommandParserTask+0x8>
        {
            // Parse the command (can be complex logic here)
            if(ParseCommand(cmd_string, &led_cmd))
 80015a8:	f107 0208 	add.w	r2, r7, #8
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4611      	mov	r1, r2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff ff8c 	bl	80014d0 <ParseCommand>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0e8      	beq.n	8001590 <CommandParserTask+0x8>
            {
                // Send parsed command to LED control task
                xQueueSend(xLEDCommandQueue, &led_cmd, 0);
 80015be:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <CommandParserTask+0x4c>)
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	f107 0108 	add.w	r1, r7, #8
 80015c6:	2300      	movs	r3, #0
 80015c8:	2200      	movs	r2, #0
 80015ca:	f002 fee9 	bl	80043a0 <xQueueGenericSend>
        if(xQueueReceive(xRawCommandQueue, cmd_string, portMAX_DELAY) == pdPASS)
 80015ce:	e7df      	b.n	8001590 <CommandParserTask+0x8>
 80015d0:	24000820 	.word	0x24000820
 80015d4:	2400081c 	.word	0x2400081c

080015d8 <LEDControlTask>:
    }
}

// LED control task - waits for commands from queue
void LEDControlTask(void const * argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    LED_Command_t cmd;

    for(;;)
    {
        // Block until a command arrives
        if(xQueueReceive(xLEDCommandQueue, &cmd, portMAX_DELAY) == pdPASS)
 80015e0:	4b17      	ldr	r3, [pc, #92]	; (8001640 <LEDControlTask+0x68>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f107 010c 	add.w	r1, r7, #12
 80015e8:	f04f 32ff 	mov.w	r2, #4294967295
 80015ec:	4618      	mov	r0, r3
 80015ee:	f003 f8fd 	bl	80047ec <xQueueReceive>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d11e      	bne.n	8001636 <LEDControlTask+0x5e>
        {
            // Perform action
            switch(cmd.led_action)
 80015f8:	7d3b      	ldrb	r3, [r7, #20]
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d014      	beq.n	8001628 <LEDControlTask+0x50>
 80015fe:	2b02      	cmp	r3, #2
 8001600:	dc1b      	bgt.n	800163a <LEDControlTask+0x62>
 8001602:	2b00      	cmp	r3, #0
 8001604:	d002      	beq.n	800160c <LEDControlTask+0x34>
 8001606:	2b01      	cmp	r3, #1
 8001608:	d007      	beq.n	800161a <LEDControlTask+0x42>
                case TOGGLE:
                    LL_GPIO_TogglePin(cmd.led_port, cmd.led_pin);
                    break;

                default:
                    break;  // Invalid action
 800160a:	e016      	b.n	800163a <LEDControlTask+0x62>
                    LL_GPIO_ResetOutputPin(cmd.led_port, cmd.led_pin);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4611      	mov	r1, r2
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fb16 	bl	8000c44 <LL_GPIO_ResetOutputPin>
                    break;
 8001618:	e010      	b.n	800163c <LEDControlTask+0x64>
                    LL_GPIO_SetOutputPin(cmd.led_port, cmd.led_pin);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4611      	mov	r1, r2
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fb01 	bl	8000c28 <LL_GPIO_SetOutputPin>
                    break;
 8001626:	e009      	b.n	800163c <LEDControlTask+0x64>
                    LL_GPIO_TogglePin(cmd.led_port, cmd.led_pin);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4611      	mov	r1, r2
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fb17 	bl	8000c62 <LL_GPIO_TogglePin>
                    break;
 8001634:	e002      	b.n	800163c <LEDControlTask+0x64>
            }
        }
 8001636:	bf00      	nop
 8001638:	e7d2      	b.n	80015e0 <LEDControlTask+0x8>
                    break;  // Invalid action
 800163a:	bf00      	nop
        if(xQueueReceive(xLEDCommandQueue, &cmd, portMAX_DELAY) == pdPASS)
 800163c:	e7d0      	b.n	80015e0 <LEDControlTask+0x8>
 800163e:	bf00      	nop
 8001640:	2400081c 	.word	0x2400081c

08001644 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800164c:	2001      	movs	r0, #1
 800164e:	f002 fca4 	bl	8003f9a <osDelay>
 8001652:	e7fb      	b.n	800164c <StartDefaultTask+0x8>

08001654 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d101      	bne.n	800166a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001666:	f000 f9f1 	bl	8001a4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40010000 	.word	0x40010000

08001678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800167c:	b672      	cpsid	i
}
 800167e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001680:	e7fe      	b.n	8001680 <Error_Handler+0x8>
	...

08001684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <HAL_MspInit+0x38>)
 800168c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001690:	4a0a      	ldr	r2, [pc, #40]	; (80016bc <HAL_MspInit+0x38>)
 8001692:	f043 0302 	orr.w	r3, r3, #2
 8001696:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <HAL_MspInit+0x38>)
 800169c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016a8:	2200      	movs	r2, #0
 80016aa:	210f      	movs	r1, #15
 80016ac:	f06f 0001 	mvn.w	r0, #1
 80016b0:	f000 fa98 	bl	8001be4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	58024400 	.word	0x58024400

080016c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08e      	sub	sp, #56	; 0x38
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b0f      	cmp	r3, #15
 80016cc:	d842      	bhi.n	8001754 <HAL_InitTick+0x94>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80016ce:	2200      	movs	r2, #0
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	2019      	movs	r0, #25
 80016d4:	f000 fa86 	bl	8001be4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80016d8:	2019      	movs	r0, #25
 80016da:	f000 fa9d 	bl	8001c18 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80016de:	4a23      	ldr	r2, [pc, #140]	; (800176c <HAL_InitTick+0xac>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80016e4:	4b22      	ldr	r3, [pc, #136]	; (8001770 <HAL_InitTick+0xb0>)
 80016e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016ea:	4a21      	ldr	r2, [pc, #132]	; (8001770 <HAL_InitTick+0xb0>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80016f4:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <HAL_InitTick+0xb0>)
 80016f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001702:	f107 020c 	add.w	r2, r7, #12
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f000 fc69 	bl	8001fe4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001712:	f000 fc51 	bl	8001fb8 <HAL_RCC_GetPCLK2Freq>
 8001716:	6378      	str	r0, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800171a:	4a16      	ldr	r2, [pc, #88]	; (8001774 <HAL_InitTick+0xb4>)
 800171c:	fba2 2303 	umull	r2, r3, r2, r3
 8001720:	0c9b      	lsrs	r3, r3, #18
 8001722:	3b01      	subs	r3, #1
 8001724:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001726:	4b14      	ldr	r3, [pc, #80]	; (8001778 <HAL_InitTick+0xb8>)
 8001728:	4a14      	ldr	r2, [pc, #80]	; (800177c <HAL_InitTick+0xbc>)
 800172a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_InitTick+0xb8>)
 800172e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001732:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001734:	4a10      	ldr	r2, [pc, #64]	; (8001778 <HAL_InitTick+0xb8>)
 8001736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001738:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <HAL_InitTick+0xb8>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <HAL_InitTick+0xb8>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001746:	480c      	ldr	r0, [pc, #48]	; (8001778 <HAL_InitTick+0xb8>)
 8001748:	f000 fc8e 	bl	8002068 <HAL_TIM_Base_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d107      	bne.n	8001762 <HAL_InitTick+0xa2>
 8001752:	e001      	b.n	8001758 <HAL_InitTick+0x98>
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e005      	b.n	8001764 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001758:	4807      	ldr	r0, [pc, #28]	; (8001778 <HAL_InitTick+0xb8>)
 800175a:	f000 fce7 	bl	800212c <HAL_TIM_Base_Start_IT>
 800175e:	4603      	mov	r3, r0
 8001760:	e000      	b.n	8001764 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
}
 8001764:	4618      	mov	r0, r3
 8001766:	3738      	adds	r7, #56	; 0x38
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	24000008 	.word	0x24000008
 8001770:	58024400 	.word	0x58024400
 8001774:	431bde83 	.word	0x431bde83
 8001778:	24000848 	.word	0x24000848
 800177c:	40010000 	.word	0x40010000

08001780 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1U : 0U);
 8001788:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800178c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4013      	ands	r3, r2
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	429a      	cmp	r2, r3
 8001798:	d101      	bne.n	800179e <LL_EXTI_IsActiveFlag_0_31+0x1e>
 800179a:	2301      	movs	r3, #1
 800179c:	e000      	b.n	80017a0 <LL_EXTI_IsActiveFlag_0_31+0x20>
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  *         @arg @ref LL_EXTI_LINE_21
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80017b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	f003 0320 	and.w	r3, r3, #32
 80017da:	2b20      	cmp	r3, #32
 80017dc:	d101      	bne.n	80017e2 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <NMI_Handler+0x4>

080017f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <HardFault_Handler+0x4>

080017fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <MemManage_Handler+0x4>

08001802 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001806:	e7fe      	b.n	8001806 <BusFault_Handler+0x4>

08001808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800180c:	e7fe      	b.n	800180c <UsageFault_Handler+0x4>

0800180e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <TIM1_UP_IRQHandler+0x10>)
 8001822:	f000 fcfb 	bl	800221c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	24000848 	.word	0x24000848

08001830 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  if(LL_USART_IsActiveFlag_RXNE_RXFNE(USART3))
 8001834:	4804      	ldr	r0, [pc, #16]	; (8001848 <USART3_IRQHandler+0x18>)
 8001836:	f7ff ffc8 	bl	80017ca <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <USART3_IRQHandler+0x14>
  {
	  UARTrxCallback();
 8001840:	f7ff fdee 	bl	8001420 <UARTrxCallback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40004800 	.word	0x40004800

0800184c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8001850:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001854:	f7ff ff94 	bl	8001780 <LL_EXTI_IsActiveFlag_0_31>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d005      	beq.n	800186a <EXTI15_10_IRQHandler+0x1e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 800185e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001862:	f7ff ffa3 	bl	80017ac <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */
    UserButtonCallback();
 8001866:	f7ff fcdf 	bl	8001228 <UserButtonCallback>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001874:	4b37      	ldr	r3, [pc, #220]	; (8001954 <SystemInit+0xe4>)
 8001876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800187a:	4a36      	ldr	r2, [pc, #216]	; (8001954 <SystemInit+0xe4>)
 800187c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001884:	4b34      	ldr	r3, [pc, #208]	; (8001958 <SystemInit+0xe8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 030f 	and.w	r3, r3, #15
 800188c:	2b06      	cmp	r3, #6
 800188e:	d807      	bhi.n	80018a0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001890:	4b31      	ldr	r3, [pc, #196]	; (8001958 <SystemInit+0xe8>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f023 030f 	bic.w	r3, r3, #15
 8001898:	4a2f      	ldr	r2, [pc, #188]	; (8001958 <SystemInit+0xe8>)
 800189a:	f043 0307 	orr.w	r3, r3, #7
 800189e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80018a0:	4b2e      	ldr	r3, [pc, #184]	; (800195c <SystemInit+0xec>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a2d      	ldr	r2, [pc, #180]	; (800195c <SystemInit+0xec>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018ac:	4b2b      	ldr	r3, [pc, #172]	; (800195c <SystemInit+0xec>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80018b2:	4b2a      	ldr	r3, [pc, #168]	; (800195c <SystemInit+0xec>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4929      	ldr	r1, [pc, #164]	; (800195c <SystemInit+0xec>)
 80018b8:	4b29      	ldr	r3, [pc, #164]	; (8001960 <SystemInit+0xf0>)
 80018ba:	4013      	ands	r3, r2
 80018bc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018be:	4b26      	ldr	r3, [pc, #152]	; (8001958 <SystemInit+0xe8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d007      	beq.n	80018da <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80018ca:	4b23      	ldr	r3, [pc, #140]	; (8001958 <SystemInit+0xe8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 030f 	bic.w	r3, r3, #15
 80018d2:	4a21      	ldr	r2, [pc, #132]	; (8001958 <SystemInit+0xe8>)
 80018d4:	f043 0307 	orr.w	r3, r3, #7
 80018d8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80018da:	4b20      	ldr	r3, [pc, #128]	; (800195c <SystemInit+0xec>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80018e0:	4b1e      	ldr	r3, [pc, #120]	; (800195c <SystemInit+0xec>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80018e6:	4b1d      	ldr	r3, [pc, #116]	; (800195c <SystemInit+0xec>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80018ec:	4b1b      	ldr	r3, [pc, #108]	; (800195c <SystemInit+0xec>)
 80018ee:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <SystemInit+0xf4>)
 80018f0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80018f2:	4b1a      	ldr	r3, [pc, #104]	; (800195c <SystemInit+0xec>)
 80018f4:	4a1c      	ldr	r2, [pc, #112]	; (8001968 <SystemInit+0xf8>)
 80018f6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80018f8:	4b18      	ldr	r3, [pc, #96]	; (800195c <SystemInit+0xec>)
 80018fa:	4a1c      	ldr	r2, [pc, #112]	; (800196c <SystemInit+0xfc>)
 80018fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80018fe:	4b17      	ldr	r3, [pc, #92]	; (800195c <SystemInit+0xec>)
 8001900:	2200      	movs	r2, #0
 8001902:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001904:	4b15      	ldr	r3, [pc, #84]	; (800195c <SystemInit+0xec>)
 8001906:	4a19      	ldr	r2, [pc, #100]	; (800196c <SystemInit+0xfc>)
 8001908:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800190a:	4b14      	ldr	r3, [pc, #80]	; (800195c <SystemInit+0xec>)
 800190c:	2200      	movs	r2, #0
 800190e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <SystemInit+0xec>)
 8001912:	4a16      	ldr	r2, [pc, #88]	; (800196c <SystemInit+0xfc>)
 8001914:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <SystemInit+0xec>)
 8001918:	2200      	movs	r2, #0
 800191a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800191c:	4b0f      	ldr	r3, [pc, #60]	; (800195c <SystemInit+0xec>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0e      	ldr	r2, [pc, #56]	; (800195c <SystemInit+0xec>)
 8001922:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001926:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <SystemInit+0xec>)
 800192a:	2200      	movs	r2, #0
 800192c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800192e:	4b10      	ldr	r3, [pc, #64]	; (8001970 <SystemInit+0x100>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <SystemInit+0x104>)
 8001934:	4013      	ands	r3, r2
 8001936:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800193a:	d202      	bcs.n	8001942 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800193c:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <SystemInit+0x108>)
 800193e:	2201      	movs	r2, #1
 8001940:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001942:	4b0e      	ldr	r3, [pc, #56]	; (800197c <SystemInit+0x10c>)
 8001944:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001948:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800194a:	bf00      	nop
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000ed00 	.word	0xe000ed00
 8001958:	52002000 	.word	0x52002000
 800195c:	58024400 	.word	0x58024400
 8001960:	eaf6ed7f 	.word	0xeaf6ed7f
 8001964:	02020200 	.word	0x02020200
 8001968:	01ff0000 	.word	0x01ff0000
 800196c:	01010280 	.word	0x01010280
 8001970:	5c001000 	.word	0x5c001000
 8001974:	ffff0000 	.word	0xffff0000
 8001978:	51008108 	.word	0x51008108
 800197c:	52004000 	.word	0x52004000

08001980 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001980:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001984:	f7ff ff74 	bl	8001870 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001988:	480c      	ldr	r0, [pc, #48]	; (80019bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800198a:	490d      	ldr	r1, [pc, #52]	; (80019c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800198c:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001990:	e002      	b.n	8001998 <LoopCopyDataInit>

08001992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001996:	3304      	adds	r3, #4

08001998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800199a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800199c:	d3f9      	bcc.n	8001992 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199e:	4a0a      	ldr	r2, [pc, #40]	; (80019c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019a0:	4c0a      	ldr	r4, [pc, #40]	; (80019cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a4:	e001      	b.n	80019aa <LoopFillZerobss>

080019a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a8:	3204      	adds	r2, #4

080019aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ac:	d3fb      	bcc.n	80019a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ae:	f005 faad 	bl	8006f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019b2:	f7ff f96f 	bl	8000c94 <main>
  bx  lr
 80019b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019b8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019c0:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 80019c4:	08007338 	.word	0x08007338
  ldr r2, =_sbss
 80019c8:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 80019cc:	24004730 	.word	0x24004730

080019d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019d0:	e7fe      	b.n	80019d0 <ADC3_IRQHandler>
	...

080019d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019da:	2003      	movs	r0, #3
 80019dc:	f000 f8f7 	bl	8001bce <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019e0:	f000 f940 	bl	8001c64 <HAL_RCC_GetSysClockFreq>
 80019e4:	4602      	mov	r2, r0
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <HAL_Init+0x68>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	0a1b      	lsrs	r3, r3, #8
 80019ec:	f003 030f 	and.w	r3, r3, #15
 80019f0:	4913      	ldr	r1, [pc, #76]	; (8001a40 <HAL_Init+0x6c>)
 80019f2:	5ccb      	ldrb	r3, [r1, r3]
 80019f4:	f003 031f 	and.w	r3, r3, #31
 80019f8:	fa22 f303 	lsr.w	r3, r2, r3
 80019fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019fe:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <HAL_Init+0x68>)
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	4a0e      	ldr	r2, [pc, #56]	; (8001a40 <HAL_Init+0x6c>)
 8001a08:	5cd3      	ldrb	r3, [r2, r3]
 8001a0a:	f003 031f 	and.w	r3, r3, #31
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	fa22 f303 	lsr.w	r3, r2, r3
 8001a14:	4a0b      	ldr	r2, [pc, #44]	; (8001a44 <HAL_Init+0x70>)
 8001a16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a18:	4a0b      	ldr	r2, [pc, #44]	; (8001a48 <HAL_Init+0x74>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a1e:	200f      	movs	r0, #15
 8001a20:	f7ff fe4e 	bl	80016c0 <HAL_InitTick>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e002      	b.n	8001a34 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a2e:	f7ff fe29 	bl	8001684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	58024400 	.word	0x58024400
 8001a40:	08007280 	.word	0x08007280
 8001a44:	24000004 	.word	0x24000004
 8001a48:	24000000 	.word	0x24000000

08001a4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <HAL_IncTick+0x20>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	461a      	mov	r2, r3
 8001a56:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <HAL_IncTick+0x24>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	4a04      	ldr	r2, [pc, #16]	; (8001a70 <HAL_IncTick+0x24>)
 8001a5e:	6013      	str	r3, [r2, #0]
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	2400000c 	.word	0x2400000c
 8001a70:	24000894 	.word	0x24000894

08001a74 <__NVIC_SetPriorityGrouping>:
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00
 8001ab8:	05fa0000 	.word	0x05fa0000

08001abc <__NVIC_GetPriorityGrouping>:
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_EnableIRQ>:
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	88fb      	ldrh	r3, [r7, #6]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	; (8001b10 <__NVIC_EnableIRQ+0x38>)
 8001af2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	; (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	; (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	; 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff4c 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
 8001bf0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bf2:	f7ff ff63 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001bf6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	68b9      	ldr	r1, [r7, #8]
 8001bfc:	6978      	ldr	r0, [r7, #20]
 8001bfe:	f7ff ffb3 	bl	8001b68 <NVIC_EncodePriority>
 8001c02:	4602      	mov	r2, r0
 8001c04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c08:	4611      	mov	r1, r2
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff82 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c10:	bf00      	nop
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff ff56 	bl	8001ad8 <__NVIC_EnableIRQ>
}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691a      	ldr	r2, [r3, #16]
 8001c44:	887b      	ldrh	r3, [r7, #2]
 8001c46:	4013      	ands	r3, r2
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	73fb      	strb	r3, [r7, #15]
 8001c50:	e001      	b.n	8001c56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b089      	sub	sp, #36	; 0x24
 8001c68:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c6a:	4bb3      	ldr	r3, [pc, #716]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c72:	2b18      	cmp	r3, #24
 8001c74:	f200 8155 	bhi.w	8001f22 <HAL_RCC_GetSysClockFreq+0x2be>
 8001c78:	a201      	add	r2, pc, #4	; (adr r2, 8001c80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7e:	bf00      	nop
 8001c80:	08001ce5 	.word	0x08001ce5
 8001c84:	08001f23 	.word	0x08001f23
 8001c88:	08001f23 	.word	0x08001f23
 8001c8c:	08001f23 	.word	0x08001f23
 8001c90:	08001f23 	.word	0x08001f23
 8001c94:	08001f23 	.word	0x08001f23
 8001c98:	08001f23 	.word	0x08001f23
 8001c9c:	08001f23 	.word	0x08001f23
 8001ca0:	08001d0b 	.word	0x08001d0b
 8001ca4:	08001f23 	.word	0x08001f23
 8001ca8:	08001f23 	.word	0x08001f23
 8001cac:	08001f23 	.word	0x08001f23
 8001cb0:	08001f23 	.word	0x08001f23
 8001cb4:	08001f23 	.word	0x08001f23
 8001cb8:	08001f23 	.word	0x08001f23
 8001cbc:	08001f23 	.word	0x08001f23
 8001cc0:	08001d11 	.word	0x08001d11
 8001cc4:	08001f23 	.word	0x08001f23
 8001cc8:	08001f23 	.word	0x08001f23
 8001ccc:	08001f23 	.word	0x08001f23
 8001cd0:	08001f23 	.word	0x08001f23
 8001cd4:	08001f23 	.word	0x08001f23
 8001cd8:	08001f23 	.word	0x08001f23
 8001cdc:	08001f23 	.word	0x08001f23
 8001ce0:	08001d17 	.word	0x08001d17
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ce4:	4b94      	ldr	r3, [pc, #592]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0320 	and.w	r3, r3, #32
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d009      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001cf0:	4b91      	ldr	r3, [pc, #580]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	08db      	lsrs	r3, r3, #3
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	4a90      	ldr	r2, [pc, #576]	; (8001f3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8001d00:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001d02:	e111      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001d04:	4b8d      	ldr	r3, [pc, #564]	; (8001f3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d06:	61bb      	str	r3, [r7, #24]
    break;
 8001d08:	e10e      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001d0a:	4b8d      	ldr	r3, [pc, #564]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001d0c:	61bb      	str	r3, [r7, #24]
    break;
 8001d0e:	e10b      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001d10:	4b8c      	ldr	r3, [pc, #560]	; (8001f44 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001d12:	61bb      	str	r3, [r7, #24]
    break;
 8001d14:	e108      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d16:	4b88      	ldr	r3, [pc, #544]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001d20:	4b85      	ldr	r3, [pc, #532]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d2a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d2c:	4b82      	ldr	r3, [pc, #520]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001d36:	4b80      	ldr	r3, [pc, #512]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d3a:	08db      	lsrs	r3, r3, #3
 8001d3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	fb02 f303 	mul.w	r3, r2, r3
 8001d46:	ee07 3a90 	vmov	s15, r3
 8001d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d4e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f000 80e1 	beq.w	8001f1c <HAL_RCC_GetSysClockFreq+0x2b8>
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	f000 8083 	beq.w	8001e68 <HAL_RCC_GetSysClockFreq+0x204>
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	f200 80a1 	bhi.w	8001eac <HAL_RCC_GetSysClockFreq+0x248>
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <HAL_RCC_GetSysClockFreq+0x114>
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d056      	beq.n	8001e24 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001d76:	e099      	b.n	8001eac <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d78:	4b6f      	ldr	r3, [pc, #444]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0320 	and.w	r3, r3, #32
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d02d      	beq.n	8001de0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d84:	4b6c      	ldr	r3, [pc, #432]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	08db      	lsrs	r3, r3, #3
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	4a6b      	ldr	r2, [pc, #428]	; (8001f3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
 8001d94:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	ee07 3a90 	vmov	s15, r3
 8001d9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dae:	4b62      	ldr	r3, [pc, #392]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001db6:	ee07 3a90 	vmov	s15, r3
 8001dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8001dc2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001f48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001dce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dda:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001dde:	e087      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	ee07 3a90 	vmov	s15, r3
 8001de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dea:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001f4c <HAL_RCC_GetSysClockFreq+0x2e8>
 8001dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001df2:	4b51      	ldr	r3, [pc, #324]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dfa:	ee07 3a90 	vmov	s15, r3
 8001dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e02:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e06:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001f48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e22:	e065      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	ee07 3a90 	vmov	s15, r3
 8001e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e2e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001f50 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e36:	4b40      	ldr	r3, [pc, #256]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e3e:	ee07 3a90 	vmov	s15, r3
 8001e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e46:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e4a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001f48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e66:	e043      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	ee07 3a90 	vmov	s15, r3
 8001e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e72:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001f54 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e82:	ee07 3a90 	vmov	s15, r3
 8001e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e8e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001f48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001eaa:	e021      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	ee07 3a90 	vmov	s15, r3
 8001eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eb6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001f50 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ec6:	ee07 3a90 	vmov	s15, r3
 8001eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ece:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ed2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001f48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ede:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001eee:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	0a5b      	lsrs	r3, r3, #9
 8001ef6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001efa:	3301      	adds	r3, #1
 8001efc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	ee07 3a90 	vmov	s15, r3
 8001f04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f08:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f14:	ee17 3a90 	vmov	r3, s15
 8001f18:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001f1a:	e005      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
    break;
 8001f20:	e002      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8001f22:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f24:	61bb      	str	r3, [r7, #24]
    break;
 8001f26:	bf00      	nop
  }

  return sysclockfreq;
 8001f28:	69bb      	ldr	r3, [r7, #24]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3724      	adds	r7, #36	; 0x24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	58024400 	.word	0x58024400
 8001f3c:	03d09000 	.word	0x03d09000
 8001f40:	003d0900 	.word	0x003d0900
 8001f44:	007a1200 	.word	0x007a1200
 8001f48:	46000000 	.word	0x46000000
 8001f4c:	4c742400 	.word	0x4c742400
 8001f50:	4a742400 	.word	0x4a742400
 8001f54:	4af42400 	.word	0x4af42400

08001f58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f5e:	f7ff fe81 	bl	8001c64 <HAL_RCC_GetSysClockFreq>
 8001f62:	4602      	mov	r2, r0
 8001f64:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <HAL_RCC_GetHCLKFreq+0x50>)
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	490f      	ldr	r1, [pc, #60]	; (8001fac <HAL_RCC_GetHCLKFreq+0x54>)
 8001f70:	5ccb      	ldrb	r3, [r1, r3]
 8001f72:	f003 031f 	and.w	r3, r3, #31
 8001f76:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <HAL_RCC_GetHCLKFreq+0x50>)
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	f003 030f 	and.w	r3, r3, #15
 8001f84:	4a09      	ldr	r2, [pc, #36]	; (8001fac <HAL_RCC_GetHCLKFreq+0x54>)
 8001f86:	5cd3      	ldrb	r3, [r2, r3]
 8001f88:	f003 031f 	and.w	r3, r3, #31
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f92:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8001f94:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f96:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8001f9c:	4b04      	ldr	r3, [pc, #16]	; (8001fb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	58024400 	.word	0x58024400
 8001fac:	08007280 	.word	0x08007280
 8001fb0:	24000004 	.word	0x24000004
 8001fb4:	24000000 	.word	0x24000000

08001fb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8001fbc:	f7ff ffcc 	bl	8001f58 <HAL_RCC_GetHCLKFreq>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	0a1b      	lsrs	r3, r3, #8
 8001fc8:	f003 0307 	and.w	r3, r3, #7
 8001fcc:	4904      	ldr	r1, [pc, #16]	; (8001fe0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fce:	5ccb      	ldrb	r3, [r1, r3]
 8001fd0:	f003 031f 	and.w	r3, r3, #31
 8001fd4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	58024400 	.word	0x58024400
 8001fe0:	08007280 	.word	0x08007280

08001fe4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	223f      	movs	r2, #63	; 0x3f
 8001ff2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ff4:	4b1a      	ldr	r3, [pc, #104]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	f003 0207 	and.w	r2, r3, #7
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8002000:	4b17      	ldr	r3, [pc, #92]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800200c:	4b14      	ldr	r3, [pc, #80]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f003 020f 	and.w	r2, r3, #15
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8002018:	4b11      	ldr	r3, [pc, #68]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002024:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002030:	4b0b      	ldr	r3, [pc, #44]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 8002032:	69db      	ldr	r3, [r3, #28]
 8002034:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <HAL_RCC_GetClockConfig+0x7c>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002048:	4b06      	ldr	r3, [pc, #24]	; (8002064 <HAL_RCC_GetClockConfig+0x80>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 020f 	and.w	r2, r3, #15
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	601a      	str	r2, [r3, #0]
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	58024400 	.word	0x58024400
 8002064:	52002000 	.word	0x52002000

08002068 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e049      	b.n	800210e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d106      	bne.n	8002094 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f841 	bl	8002116 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2202      	movs	r2, #2
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	3304      	adds	r3, #4
 80020a4:	4619      	mov	r1, r3
 80020a6:	4610      	mov	r0, r2
 80020a8:	f000 fa00 	bl	80024ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d001      	beq.n	8002144 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e054      	b.n	80021ee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2202      	movs	r2, #2
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a26      	ldr	r2, [pc, #152]	; (80021fc <HAL_TIM_Base_Start_IT+0xd0>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d022      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800216e:	d01d      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a22      	ldr	r2, [pc, #136]	; (8002200 <HAL_TIM_Base_Start_IT+0xd4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d018      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a21      	ldr	r2, [pc, #132]	; (8002204 <HAL_TIM_Base_Start_IT+0xd8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d013      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1f      	ldr	r2, [pc, #124]	; (8002208 <HAL_TIM_Base_Start_IT+0xdc>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d00e      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a1e      	ldr	r2, [pc, #120]	; (800220c <HAL_TIM_Base_Start_IT+0xe0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d009      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a1c      	ldr	r2, [pc, #112]	; (8002210 <HAL_TIM_Base_Start_IT+0xe4>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d004      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x80>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a1b      	ldr	r2, [pc, #108]	; (8002214 <HAL_TIM_Base_Start_IT+0xe8>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d115      	bne.n	80021d8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	4b19      	ldr	r3, [pc, #100]	; (8002218 <HAL_TIM_Base_Start_IT+0xec>)
 80021b4:	4013      	ands	r3, r2
 80021b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d015      	beq.n	80021ea <HAL_TIM_Base_Start_IT+0xbe>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c4:	d011      	beq.n	80021ea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f042 0201 	orr.w	r2, r2, #1
 80021d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d6:	e008      	b.n	80021ea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	e000      	b.n	80021ec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	40010000 	.word	0x40010000
 8002200:	40000400 	.word	0x40000400
 8002204:	40000800 	.word	0x40000800
 8002208:	40000c00 	.word	0x40000c00
 800220c:	40010400 	.word	0x40010400
 8002210:	40001800 	.word	0x40001800
 8002214:	40014000 	.word	0x40014000
 8002218:	00010007 	.word	0x00010007

0800221c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b02      	cmp	r3, #2
 8002230:	d122      	bne.n	8002278 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b02      	cmp	r3, #2
 800223e:	d11b      	bne.n	8002278 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0202 	mvn.w	r2, #2
 8002248:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2201      	movs	r2, #1
 800224e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f003 0303 	and.w	r3, r3, #3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f905 	bl	800246e <HAL_TIM_IC_CaptureCallback>
 8002264:	e005      	b.n	8002272 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f8f7 	bl	800245a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 f908 	bl	8002482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b04      	cmp	r3, #4
 8002284:	d122      	bne.n	80022cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b04      	cmp	r3, #4
 8002292:	d11b      	bne.n	80022cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f06f 0204 	mvn.w	r2, #4
 800229c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2202      	movs	r2, #2
 80022a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f8db 	bl	800246e <HAL_TIM_IC_CaptureCallback>
 80022b8:	e005      	b.n	80022c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f8cd 	bl	800245a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 f8de 	bl	8002482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	f003 0308 	and.w	r3, r3, #8
 80022d6:	2b08      	cmp	r3, #8
 80022d8:	d122      	bne.n	8002320 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d11b      	bne.n	8002320 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f06f 0208 	mvn.w	r2, #8
 80022f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2204      	movs	r2, #4
 80022f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f8b1 	bl	800246e <HAL_TIM_IC_CaptureCallback>
 800230c:	e005      	b.n	800231a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f8a3 	bl	800245a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f8b4 	bl	8002482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	f003 0310 	and.w	r3, r3, #16
 800232a:	2b10      	cmp	r3, #16
 800232c:	d122      	bne.n	8002374 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0310 	and.w	r3, r3, #16
 8002338:	2b10      	cmp	r3, #16
 800233a:	d11b      	bne.n	8002374 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0210 	mvn.w	r2, #16
 8002344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2208      	movs	r2, #8
 800234a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f887 	bl	800246e <HAL_TIM_IC_CaptureCallback>
 8002360:	e005      	b.n	800236e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f879 	bl	800245a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f88a 	bl	8002482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b01      	cmp	r3, #1
 8002380:	d10e      	bne.n	80023a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	2b01      	cmp	r3, #1
 800238e:	d107      	bne.n	80023a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f06f 0201 	mvn.w	r2, #1
 8002398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff f95a 	bl	8001654 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023aa:	2b80      	cmp	r3, #128	; 0x80
 80023ac:	d10e      	bne.n	80023cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b8:	2b80      	cmp	r3, #128	; 0x80
 80023ba:	d107      	bne.n	80023cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f914 	bl	80025f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023da:	d10e      	bne.n	80023fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023e6:	2b80      	cmp	r3, #128	; 0x80
 80023e8:	d107      	bne.n	80023fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80023f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 f907 	bl	8002608 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002404:	2b40      	cmp	r3, #64	; 0x40
 8002406:	d10e      	bne.n	8002426 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002412:	2b40      	cmp	r3, #64	; 0x40
 8002414:	d107      	bne.n	8002426 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800241e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f838 	bl	8002496 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	f003 0320 	and.w	r3, r3, #32
 8002430:	2b20      	cmp	r3, #32
 8002432:	d10e      	bne.n	8002452 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	f003 0320 	and.w	r3, r3, #32
 800243e:	2b20      	cmp	r3, #32
 8002440:	d107      	bne.n	8002452 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f06f 0220 	mvn.w	r2, #32
 800244a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f8c7 	bl	80025e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
	...

080024ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a40      	ldr	r2, [pc, #256]	; (80025c0 <TIM_Base_SetConfig+0x114>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d013      	beq.n	80024ec <TIM_Base_SetConfig+0x40>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024ca:	d00f      	beq.n	80024ec <TIM_Base_SetConfig+0x40>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3d      	ldr	r2, [pc, #244]	; (80025c4 <TIM_Base_SetConfig+0x118>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d00b      	beq.n	80024ec <TIM_Base_SetConfig+0x40>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a3c      	ldr	r2, [pc, #240]	; (80025c8 <TIM_Base_SetConfig+0x11c>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d007      	beq.n	80024ec <TIM_Base_SetConfig+0x40>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a3b      	ldr	r2, [pc, #236]	; (80025cc <TIM_Base_SetConfig+0x120>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d003      	beq.n	80024ec <TIM_Base_SetConfig+0x40>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a3a      	ldr	r2, [pc, #232]	; (80025d0 <TIM_Base_SetConfig+0x124>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d108      	bne.n	80024fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a2f      	ldr	r2, [pc, #188]	; (80025c0 <TIM_Base_SetConfig+0x114>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d01f      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800250c:	d01b      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a2c      	ldr	r2, [pc, #176]	; (80025c4 <TIM_Base_SetConfig+0x118>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d017      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a2b      	ldr	r2, [pc, #172]	; (80025c8 <TIM_Base_SetConfig+0x11c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a2a      	ldr	r2, [pc, #168]	; (80025cc <TIM_Base_SetConfig+0x120>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d00f      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a29      	ldr	r2, [pc, #164]	; (80025d0 <TIM_Base_SetConfig+0x124>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00b      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a28      	ldr	r2, [pc, #160]	; (80025d4 <TIM_Base_SetConfig+0x128>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d007      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a27      	ldr	r2, [pc, #156]	; (80025d8 <TIM_Base_SetConfig+0x12c>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d003      	beq.n	8002546 <TIM_Base_SetConfig+0x9a>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a26      	ldr	r2, [pc, #152]	; (80025dc <TIM_Base_SetConfig+0x130>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d108      	bne.n	8002558 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800254c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	4313      	orrs	r3, r2
 8002556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	4313      	orrs	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a10      	ldr	r2, [pc, #64]	; (80025c0 <TIM_Base_SetConfig+0x114>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d00f      	beq.n	80025a4 <TIM_Base_SetConfig+0xf8>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a12      	ldr	r2, [pc, #72]	; (80025d0 <TIM_Base_SetConfig+0x124>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d00b      	beq.n	80025a4 <TIM_Base_SetConfig+0xf8>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a11      	ldr	r2, [pc, #68]	; (80025d4 <TIM_Base_SetConfig+0x128>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d007      	beq.n	80025a4 <TIM_Base_SetConfig+0xf8>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a10      	ldr	r2, [pc, #64]	; (80025d8 <TIM_Base_SetConfig+0x12c>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d003      	beq.n	80025a4 <TIM_Base_SetConfig+0xf8>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a0f      	ldr	r2, [pc, #60]	; (80025dc <TIM_Base_SetConfig+0x130>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d103      	bne.n	80025ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	615a      	str	r2, [r3, #20]
}
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40010000 	.word	0x40010000
 80025c4:	40000400 	.word	0x40000400
 80025c8:	40000800 	.word	0x40000800
 80025cc:	40000c00 	.word	0x40000c00
 80025d0:	40010400 	.word	0x40010400
 80025d4:	40014000 	.word	0x40014000
 80025d8:	40014400 	.word	0x40014400
 80025dc:	40014800 	.word	0x40014800

080025e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <LL_EXTI_EnableIT_0_31>:
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002624:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002628:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800262c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4313      	orrs	r3, r2
 8002634:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_EXTI_EnableIT_32_63>:
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800264c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002650:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002654:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4313      	orrs	r3, r2
 800265c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_EXTI_EnableIT_64_95>:
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR3, ExtiLine);
 8002674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002678:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800267c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4313      	orrs	r3, r2
 8002684:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_EXTI_DisableIT_0_31>:
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800269c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026a0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	43db      	mvns	r3, r3
 80026a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026ac:	4013      	ands	r3, r2
 80026ae:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <LL_EXTI_DisableIT_32_63>:
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80026c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026ca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	43db      	mvns	r3, r3
 80026d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026d6:	4013      	ands	r3, r2
 80026d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_EXTI_DisableIT_64_95>:
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR3, ExtiLine);
 80026f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026f4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	43db      	mvns	r3, r3
 80026fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002700:	4013      	ands	r3, r2
 8002702:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_EXTI_EnableEvent_0_31>:
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800271a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800271e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002722:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <LL_EXTI_EnableEvent_32_63>:
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002742:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002746:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800274a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4313      	orrs	r3, r2
 8002752:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <LL_EXTI_EnableEvent_64_95>:
{
 8002762:	b480      	push	{r7}
 8002764:	b083      	sub	sp, #12
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR3, ExtiLine);
 800276a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800276e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002772:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4313      	orrs	r3, r2
 800277a:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <LL_EXTI_DisableEvent_0_31>:
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002792:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002796:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	43db      	mvns	r3, r3
 800279e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027a2:	4013      	ands	r3, r2
 80027a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <LL_EXTI_DisableEvent_32_63>:
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80027bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027c0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	43db      	mvns	r3, r3
 80027c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027cc:	4013      	ands	r3, r2
 80027ce:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_EXTI_DisableEvent_64_95>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR3, ExtiLine);
 80027e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ea:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	43db      	mvns	r3, r3
 80027f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027f6:	4013      	ands	r3, r2
 80027f8:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002810:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4313      	orrs	r3, r2
 800281e:	600b      	str	r3, [r1, #0]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002838:	6a1a      	ldr	r2, [r3, #32]
 800283a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4313      	orrs	r3, r2
 8002842:	620b      	str	r3, [r1, #32]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_EXTI_EnableRisingTrig_64_95>:
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR3, ExtiLine);
 8002858:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800285c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800285e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4313      	orrs	r3, r2
 8002866:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800287c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	43db      	mvns	r3, r3
 8002886:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800288a:	4013      	ands	r3, r2
 800288c:	600b      	str	r3, [r1, #0]
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LL_EXTI_DisableRisingTrig_32_63>:
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80028a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028a6:	6a1a      	ldr	r2, [r3, #32]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028b0:	4013      	ands	r3, r2
 80028b2:	620b      	str	r3, [r1, #32]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <LL_EXTI_DisableRisingTrig_64_95>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR3, ExtiLine);
 80028c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	43db      	mvns	r3, r3
 80028d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028d6:	4013      	ands	r3, r2
 80028d8:	640b      	str	r3, [r1, #64]	; 0x40
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80028ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	604b      	str	r3, [r1, #4]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <LL_EXTI_EnableFallingTrig_32_63>:
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002912:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002918:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4313      	orrs	r3, r2
 8002920:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <LL_EXTI_EnableFallingTrig_64_95>:
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR3, ExtiLine);
 8002936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800293a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800293c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4313      	orrs	r3, r2
 8002944:	644b      	str	r3, [r1, #68]	; 0x44
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800295a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	43db      	mvns	r3, r3
 8002964:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002968:	4013      	ands	r3, r2
 800296a:	604b      	str	r3, [r1, #4]
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002980:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	43db      	mvns	r3, r3
 800298a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800298e:	4013      	ands	r3, r2
 8002990:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <LL_EXTI_DisableFallingTrig_64_95>:
{
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR3, ExtiLine);
 80029a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	43db      	mvns	r3, r3
 80029b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029b4:	4013      	ands	r3, r2
 80029b6:	644b      	str	r3, [r1, #68]	; 0x44
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_64_95(EXTI_InitStruct->Line_64_95));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	7b1b      	ldrb	r3, [r3, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 810d 	beq.w	8002bf4 <LL_EXTI_Init+0x230>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d054      	beq.n	8002a8c <LL_EXTI_Init+0xc8>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	7b5b      	ldrb	r3, [r3, #13]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d005      	beq.n	80029fa <LL_EXTI_Init+0x36>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff fe12 	bl	800261c <LL_EXTI_EnableIT_0_31>
 80029f8:	e004      	b.n	8002a04 <LL_EXTI_Init+0x40>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fe48 	bl	8002694 <LL_EXTI_DisableIT_0_31>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	7b5b      	ldrb	r3, [r3, #13]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d005      	beq.n	8002a1c <LL_EXTI_Init+0x58>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff fe7c 	bl	8002712 <LL_EXTI_EnableEvent_0_31>
 8002a1a:	e004      	b.n	8002a26 <LL_EXTI_Init+0x62>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff feb2 	bl	800278a <LL_EXTI_DisableEvent_0_31>
        /* Disable event on provided Lines for Cortex-M4*/
        LL_C2_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7b9b      	ldrb	r3, [r3, #14]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d02e      	beq.n	8002a8c <LL_EXTI_Init+0xc8>
      {
        switch (EXTI_InitStruct->Trigger)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	7b9b      	ldrb	r3, [r3, #14]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d01c      	beq.n	8002a70 <LL_EXTI_Init+0xac>
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	dc25      	bgt.n	8002a86 <LL_EXTI_Init+0xc2>
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d002      	beq.n	8002a44 <LL_EXTI_Init+0x80>
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d00b      	beq.n	8002a5a <LL_EXTI_Init+0x96>
 8002a42:	e020      	b.n	8002a86 <LL_EXTI_Init+0xc2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff82 	bl	8002952 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff fed8 	bl	8002808 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002a58:	e019      	b.n	8002a8e <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff ff08 	bl	8002874 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff ff3c 	bl	80028e6 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002a6e:	e00e      	b.n	8002a8e <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fec7 	bl	8002808 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff ff31 	bl	80028e6 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002a84:	e003      	b.n	8002a8e <LL_EXTI_Init+0xca>
          default:
            status = ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
            break;
 8002a8a:	e000      	b.n	8002a8e <LL_EXTI_Init+0xca>
        }
      }
 8002a8c:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d054      	beq.n	8002b40 <LL_EXTI_Init+0x17c>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	7b5b      	ldrb	r3, [r3, #13]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d005      	beq.n	8002aae <LL_EXTI_Init+0xea>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fdcc 	bl	8002644 <LL_EXTI_EnableIT_32_63>
 8002aac:	e004      	b.n	8002ab8 <LL_EXTI_Init+0xf4>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fe03 	bl	80026be <LL_EXTI_DisableIT_32_63>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	7b5b      	ldrb	r3, [r3, #13]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d005      	beq.n	8002ad0 <LL_EXTI_Init+0x10c>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fe36 	bl	800273a <LL_EXTI_EnableEvent_32_63>
 8002ace:	e004      	b.n	8002ada <LL_EXTI_Init+0x116>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fe6d 	bl	80027b4 <LL_EXTI_DisableEvent_32_63>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	7b9b      	ldrb	r3, [r3, #14]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d02e      	beq.n	8002b40 <LL_EXTI_Init+0x17c>
      {
        switch (EXTI_InitStruct->Trigger)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	7b9b      	ldrb	r3, [r3, #14]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d01c      	beq.n	8002b24 <LL_EXTI_Init+0x160>
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	dc25      	bgt.n	8002b3a <LL_EXTI_Init+0x176>
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d002      	beq.n	8002af8 <LL_EXTI_Init+0x134>
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d00b      	beq.n	8002b0e <LL_EXTI_Init+0x14a>
 8002af6:	e020      	b.n	8002b3a <LL_EXTI_Init+0x176>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff ff3b 	bl	8002978 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff fe90 	bl	800282c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8002b0c:	e019      	b.n	8002b42 <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff fec1 	bl	800289a <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fef4 	bl	800290a <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002b22:	e00e      	b.n	8002b42 <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fe7f 	bl	800282c <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff fee9 	bl	800290a <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002b38:	e003      	b.n	8002b42 <LL_EXTI_Init+0x17e>
          default:
            status = ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	73fb      	strb	r3, [r7, #15]
            break;
 8002b3e:	e000      	b.n	8002b42 <LL_EXTI_Init+0x17e>
        }
      }
 8002b40:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 64 to 95 */
    if (EXTI_InitStruct->Line_64_95 != LL_EXTI_LINE_NONE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d073      	beq.n	8002c32 <LL_EXTI_Init+0x26e>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	7b5b      	ldrb	r3, [r3, #13]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <LL_EXTI_Init+0x19e>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_64_95(EXTI_InitStruct->Line_64_95);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fd86 	bl	800266c <LL_EXTI_EnableIT_64_95>
 8002b60:	e004      	b.n	8002b6c <LL_EXTI_Init+0x1a8>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fdbe 	bl	80026e8 <LL_EXTI_DisableIT_64_95>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7b5b      	ldrb	r3, [r3, #13]
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <LL_EXTI_Init+0x1c0>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_64_95(EXTI_InitStruct->Line_64_95);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fdf0 	bl	8002762 <LL_EXTI_EnableEvent_64_95>
 8002b82:	e004      	b.n	8002b8e <LL_EXTI_Init+0x1ca>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff fe28 	bl	80027de <LL_EXTI_DisableEvent_64_95>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	7b9b      	ldrb	r3, [r3, #14]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d04d      	beq.n	8002c32 <LL_EXTI_Init+0x26e>
      {
        switch (EXTI_InitStruct->Trigger)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	7b9b      	ldrb	r3, [r3, #14]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d01c      	beq.n	8002bd8 <LL_EXTI_Init+0x214>
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	dc25      	bgt.n	8002bee <LL_EXTI_Init+0x22a>
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d002      	beq.n	8002bac <LL_EXTI_Init+0x1e8>
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d00b      	beq.n	8002bc2 <LL_EXTI_Init+0x1fe>
 8002baa:	e020      	b.n	8002bee <LL_EXTI_Init+0x22a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fef4 	bl	800299e <LL_EXTI_DisableFallingTrig_64_95>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fe48 	bl	8002850 <LL_EXTI_EnableRisingTrig_64_95>
            break;
 8002bc0:	e038      	b.n	8002c34 <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff fe7a 	bl	80028c0 <LL_EXTI_DisableRisingTrig_64_95>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff feac 	bl	800292e <LL_EXTI_EnableFallingTrig_64_95>
            break;
 8002bd6:	e02d      	b.n	8002c34 <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff fe37 	bl	8002850 <LL_EXTI_EnableRisingTrig_64_95>
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fea1 	bl	800292e <LL_EXTI_EnableFallingTrig_64_95>
            break;
 8002bec:	e022      	b.n	8002c34 <LL_EXTI_Init+0x270>
          default:
            status = ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	73fb      	strb	r3, [r7, #15]
            break;
 8002bf2:	e01f      	b.n	8002c34 <LL_EXTI_Init+0x270>
    }
  }
  else /* DISABLE LineCommand */
  {
    /* Disable IT on provided Lines for Cortex-M7*/
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fd4b 	bl	8002694 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fd5b 	bl	80026be <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fd6b 	bl	80026e8 <LL_EXTI_DisableIT_64_95>

    /* Disable event on provided Lines for Cortex-M7 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff fdb7 	bl	800278a <LL_EXTI_DisableEvent_0_31>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff fdc7 	bl	80027b4 <LL_EXTI_DisableEvent_32_63>
    LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff fdd7 	bl	80027de <LL_EXTI_DisableEvent_64_95>
 8002c30:	e000      	b.n	8002c34 <LL_EXTI_Init+0x270>
      }
 8002c32:	bf00      	nop
    LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
    LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
#endif /* DUAL_CORE */
  }

  return status;
 8002c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <LL_GPIO_SetPinMode>:
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b085      	sub	sp, #20
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	60b9      	str	r1, [r7, #8]
 8002c48:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6819      	ldr	r1, [r3, #0]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	fb03 f203 	mul.w	r2, r3, r3
 8002c54:	4613      	mov	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	4413      	add	r3, r2
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	ea01 0203 	and.w	r2, r1, r3
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	fb03 f303 	mul.w	r3, r3, r3
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	fb01 f303 	mul.w	r3, r1, r3
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	601a      	str	r2, [r3, #0]
}
 8002c72:	bf00      	nop
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <LL_GPIO_SetPinOutputType>:
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b085      	sub	sp, #20
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	401a      	ands	r2, r3
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	fb01 f303 	mul.w	r3, r1, r3
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	605a      	str	r2, [r3, #4]
}
 8002ca2:	bf00      	nop
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <LL_GPIO_SetPinSpeed>:
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b085      	sub	sp, #20
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	60f8      	str	r0, [r7, #12]
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6899      	ldr	r1, [r3, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	fb03 f203 	mul.w	r2, r3, r3
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	ea01 0203 	and.w	r2, r1, r3
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	fb03 f303 	mul.w	r3, r3, r3
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	609a      	str	r2, [r3, #8]
}
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_GPIO_SetPinPull>:
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b085      	sub	sp, #20
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	60f8      	str	r0, [r7, #12]
 8002cf6:	60b9      	str	r1, [r7, #8]
 8002cf8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	68d9      	ldr	r1, [r3, #12]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	fb03 f203 	mul.w	r2, r3, r3
 8002d04:	4613      	mov	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	ea01 0203 	and.w	r2, r1, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	fb03 f303 	mul.w	r3, r3, r3
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	fb01 f303 	mul.w	r3, r1, r3
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	60da      	str	r2, [r3, #12]
}
 8002d22:	bf00      	nop
 8002d24:	3714      	adds	r7, #20
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <LL_GPIO_SetAFPin_0_7>:
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b085      	sub	sp, #20
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a19      	ldr	r1, [r3, #32]
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	fb03 f303 	mul.w	r3, r3, r3
 8002d44:	68ba      	ldr	r2, [r7, #8]
 8002d46:	fb02 f303 	mul.w	r3, r2, r3
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	fb03 f202 	mul.w	r2, r3, r2
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	43db      	mvns	r3, r3
 8002d58:	ea01 0203 	and.w	r2, r1, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	fb03 f303 	mul.w	r3, r3, r3
 8002d62:	68b9      	ldr	r1, [r7, #8]
 8002d64:	fb01 f303 	mul.w	r3, r1, r3
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	fb01 f303 	mul.w	r3, r1, r3
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	fb01 f303 	mul.w	r3, r1, r3
 8002d74:	431a      	orrs	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	621a      	str	r2, [r3, #32]
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <LL_GPIO_SetAFPin_8_15>:
{
 8002d86:	b480      	push	{r7}
 8002d88:	b085      	sub	sp, #20
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	0a1b      	lsrs	r3, r3, #8
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	0a12      	lsrs	r2, r2, #8
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	0a12      	lsrs	r2, r2, #8
 8002da6:	fb02 f303 	mul.w	r3, r2, r3
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	0a12      	lsrs	r2, r2, #8
 8002dae:	fb03 f202 	mul.w	r2, r3, r2
 8002db2:	4613      	mov	r3, r2
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	1a9b      	subs	r3, r3, r2
 8002db8:	43db      	mvns	r3, r3
 8002dba:	ea01 0203 	and.w	r2, r1, r3
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	0a1b      	lsrs	r3, r3, #8
 8002dc2:	68b9      	ldr	r1, [r7, #8]
 8002dc4:	0a09      	lsrs	r1, r1, #8
 8002dc6:	fb01 f303 	mul.w	r3, r1, r3
 8002dca:	68b9      	ldr	r1, [r7, #8]
 8002dcc:	0a09      	lsrs	r1, r1, #8
 8002dce:	fb01 f303 	mul.w	r3, r1, r3
 8002dd2:	68b9      	ldr	r1, [r7, #8]
 8002dd4:	0a09      	lsrs	r1, r1, #8
 8002dd6:	fb01 f303 	mul.w	r3, r1, r3
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	fb01 f303 	mul.w	r3, r1, r3
 8002de0:	431a      	orrs	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002de6:	bf00      	nop
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b088      	sub	sp, #32
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
 8002dfa:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	fa93 f3a3 	rbit	r3, r3
 8002e08:	60fb      	str	r3, [r7, #12]
  return result;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <LL_GPIO_Init+0x26>
    return 32U;
 8002e14:	2320      	movs	r3, #32
 8002e16:	e003      	b.n	8002e20 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	fab3 f383 	clz	r3, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002e22:	e048      	b.n	8002eb6 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	2101      	movs	r1, #1
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d03a      	beq.n	8002eb0 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d003      	beq.n	8002e4a <LL_GPIO_Init+0x58>
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d10e      	bne.n	8002e68 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	69b9      	ldr	r1, [r7, #24]
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff ff2b 	bl	8002cae <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	6819      	ldr	r1, [r3, #0]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	461a      	mov	r2, r3
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7ff ff0b 	bl	8002c7e <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	69b9      	ldr	r1, [r7, #24]
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff ff3c 	bl	8002cee <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d111      	bne.n	8002ea2 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2bff      	cmp	r3, #255	; 0xff
 8002e82:	d807      	bhi.n	8002e94 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	461a      	mov	r2, r3
 8002e8a:	69b9      	ldr	r1, [r7, #24]
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f7ff ff4e 	bl	8002d2e <LL_GPIO_SetAFPin_0_7>
 8002e92:	e006      	b.n	8002ea2 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	69b9      	ldr	r1, [r7, #24]
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff ff72 	bl	8002d86 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	69b9      	ldr	r1, [r7, #24]
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff fec7 	bl	8002c3e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1af      	bne.n	8002e24 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3720      	adds	r7, #32
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
	...

08002ed0 <LL_RCC_HSE_IsReady>:
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 8002ed4:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <LL_RCC_HSE_IsReady+0x24>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002edc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ee0:	d101      	bne.n	8002ee6 <LL_RCC_HSE_IsReady+0x16>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <LL_RCC_HSE_IsReady+0x18>
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	58024400 	.word	0x58024400

08002ef8 <LL_RCC_HSI_IsReady>:
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8002efc:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <LL_RCC_HSI_IsReady+0x20>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b04      	cmp	r3, #4
 8002f06:	d101      	bne.n	8002f0c <LL_RCC_HSI_IsReady+0x14>
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e000      	b.n	8002f0e <LL_RCC_HSI_IsReady+0x16>
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	58024400 	.word	0x58024400

08002f1c <LL_RCC_HSI_GetDivider>:
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8002f20:	4b04      	ldr	r3, [pc, #16]	; (8002f34 <LL_RCC_HSI_GetDivider+0x18>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0318 	and.w	r3, r3, #24
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	58024400 	.word	0x58024400

08002f38 <LL_RCC_CSI_IsReady>:
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 8002f3c:	4b07      	ldr	r3, [pc, #28]	; (8002f5c <LL_RCC_CSI_IsReady+0x24>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f48:	d101      	bne.n	8002f4e <LL_RCC_CSI_IsReady+0x16>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <LL_RCC_CSI_IsReady+0x18>
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	58024400 	.word	0x58024400

08002f60 <LL_RCC_LSE_IsReady>:
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY))?1UL:0UL);
 8002f64:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <LL_RCC_LSE_IsReady+0x20>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d101      	bne.n	8002f74 <LL_RCC_LSE_IsReady+0x14>
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <LL_RCC_LSE_IsReady+0x16>
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	58024400 	.word	0x58024400

08002f84 <LL_RCC_GetSysClkSource>:
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002f88:	4b04      	ldr	r3, [pc, #16]	; (8002f9c <LL_RCC_GetSysClkSource+0x18>)
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	58024400 	.word	0x58024400

08002fa0 <LL_RCC_GetSysPrescaler>:
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 8002fa4:	4b04      	ldr	r3, [pc, #16]	; (8002fb8 <LL_RCC_GetSysPrescaler+0x18>)
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	58024400 	.word	0x58024400

08002fbc <LL_RCC_GetAHBPrescaler>:
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8002fc0:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <LL_RCC_GetAHBPrescaler+0x18>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	f003 030f 	and.w	r3, r3, #15
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	58024400 	.word	0x58024400

08002fd8 <LL_RCC_GetAPB1Prescaler>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 8002fdc:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	58024400 	.word	0x58024400

08002ff4 <LL_RCC_GetAPB2Prescaler>:
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8002ff8:	4b04      	ldr	r3, [pc, #16]	; (800300c <LL_RCC_GetAPB2Prescaler+0x18>)
 8002ffa:	69db      	ldr	r3, [r3, #28]
 8002ffc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003000:	4618      	mov	r0, r3
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	58024400 	.word	0x58024400

08003010 <LL_RCC_GetClockSource>:
{
 8003010:	b480      	push	{r7}
 8003012:	b085      	sub	sp, #20
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	b2da      	uxtb	r2, r3
 800301c:	4b0e      	ldr	r3, [pc, #56]	; (8003058 <LL_RCC_GetClockSource+0x48>)
 800301e:	4413      	add	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]
  return (uint32_t) (Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT) );
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	0e19      	lsrs	r1, r3, #24
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	401a      	ands	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	0a1b      	lsrs	r3, r3, #8
 800303c:	f003 031f 	and.w	r3, r3, #31
 8003040:	fa22 f303 	lsr.w	r3, r2, r3
 8003044:	041a      	lsls	r2, r3, #16
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4313      	orrs	r3, r2
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	5802444c 	.word	0x5802444c

0800305c <LL_RCC_GetUSARTClockSource>:
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7ff ffd3 	bl	8003010 <LL_RCC_GetClockSource>
 800306a:	4603      	mov	r3, r0
}
 800306c:	4618      	mov	r0, r3
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <LL_RCC_PLL_GetSource>:
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8003078:	4b04      	ldr	r3, [pc, #16]	; (800308c <LL_RCC_PLL_GetSource+0x18>)
 800307a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307c:	f003 0303 	and.w	r3, r3, #3
}
 8003080:	4618      	mov	r0, r3
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	58024400 	.word	0x58024400

08003090 <LL_RCC_PLL1P_IsEnabled>:
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN)?1UL:0UL);
 8003094:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <LL_RCC_PLL1P_IsEnabled+0x24>)
 8003096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800309c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030a0:	d101      	bne.n	80030a6 <LL_RCC_PLL1P_IsEnabled+0x16>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <LL_RCC_PLL1P_IsEnabled+0x18>
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	58024400 	.word	0x58024400

080030b8 <LL_RCC_PLL1Q_IsEnabled>:
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN)?1UL:0UL);
 80030bc:	4b07      	ldr	r3, [pc, #28]	; (80030dc <LL_RCC_PLL1Q_IsEnabled+0x24>)
 80030be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80030c8:	d101      	bne.n	80030ce <LL_RCC_PLL1Q_IsEnabled+0x16>
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <LL_RCC_PLL1Q_IsEnabled+0x18>
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	58024400 	.word	0x58024400

080030e0 <LL_RCC_PLL1R_IsEnabled>:
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN)?1UL:0UL);
 80030e4:	4b07      	ldr	r3, [pc, #28]	; (8003104 <LL_RCC_PLL1R_IsEnabled+0x24>)
 80030e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030f0:	d101      	bne.n	80030f6 <LL_RCC_PLL1R_IsEnabled+0x16>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <LL_RCC_PLL1R_IsEnabled+0x18>
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	58024400 	.word	0x58024400

08003108 <LL_RCC_PLL1FRACN_IsEnabled>:
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN)?1UL:0UL);
 800310c:	4b06      	ldr	r3, [pc, #24]	; (8003128 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 800310e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	58024400 	.word	0x58024400

0800312c <LL_RCC_PLL1_GetN>:
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 8003130:	4b04      	ldr	r3, [pc, #16]	; (8003144 <LL_RCC_PLL1_GetN+0x18>)
 8003132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003134:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003138:	3301      	adds	r3, #1
}
 800313a:	4618      	mov	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	58024400 	.word	0x58024400

08003148 <LL_RCC_PLL1_GetM>:
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 800314c:	4b04      	ldr	r3, [pc, #16]	; (8003160 <LL_RCC_PLL1_GetM+0x18>)
 800314e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003150:	091b      	lsrs	r3, r3, #4
 8003152:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003156:	4618      	mov	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	58024400 	.word	0x58024400

08003164 <LL_RCC_PLL1_GetP>:
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <LL_RCC_PLL1_GetP+0x1c>)
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	0a5b      	lsrs	r3, r3, #9
 800316e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003172:	3301      	adds	r3, #1
}
 8003174:	4618      	mov	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	58024400 	.word	0x58024400

08003184 <LL_RCC_PLL1_GetQ>:
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 8003188:	4b05      	ldr	r3, [pc, #20]	; (80031a0 <LL_RCC_PLL1_GetQ+0x1c>)
 800318a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318c:	0c1b      	lsrs	r3, r3, #16
 800318e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003192:	3301      	adds	r3, #1
}
 8003194:	4618      	mov	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	58024400 	.word	0x58024400

080031a4 <LL_RCC_PLL1_GetR>:
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 80031a8:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <LL_RCC_PLL1_GetR+0x1c>)
 80031aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ac:	0e1b      	lsrs	r3, r3, #24
 80031ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031b2:	3301      	adds	r3, #1
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	58024400 	.word	0x58024400

080031c4 <LL_RCC_PLL1_GetFRACN>:
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 80031c8:	4b04      	ldr	r3, [pc, #16]	; (80031dc <LL_RCC_PLL1_GetFRACN+0x18>)
 80031ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031cc:	08db      	lsrs	r3, r3, #3
 80031ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	58024400 	.word	0x58024400

080031e0 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY))?1UL:0UL);
 80031e4:	4b07      	ldr	r3, [pc, #28]	; (8003204 <LL_RCC_PLL2_IsReady+0x24>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031f0:	d101      	bne.n	80031f6 <LL_RCC_PLL2_IsReady+0x16>
 80031f2:	2301      	movs	r3, #1
 80031f4:	e000      	b.n	80031f8 <LL_RCC_PLL2_IsReady+0x18>
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	58024400 	.word	0x58024400

08003208 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN)?1UL:0UL);
 800320c:	4b07      	ldr	r3, [pc, #28]	; (800322c <LL_RCC_PLL2P_IsEnabled+0x24>)
 800320e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003214:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003218:	d101      	bne.n	800321e <LL_RCC_PLL2P_IsEnabled+0x16>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <LL_RCC_PLL2P_IsEnabled+0x18>
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	58024400 	.word	0x58024400

08003230 <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN)?1UL:0UL);
 8003234:	4b07      	ldr	r3, [pc, #28]	; (8003254 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 8003236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800323c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003240:	d101      	bne.n	8003246 <LL_RCC_PLL2Q_IsEnabled+0x16>
 8003242:	2301      	movs	r3, #1
 8003244:	e000      	b.n	8003248 <LL_RCC_PLL2Q_IsEnabled+0x18>
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	58024400 	.word	0x58024400

08003258 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN)?1UL:0UL);
 800325c:	4b07      	ldr	r3, [pc, #28]	; (800327c <LL_RCC_PLL2R_IsEnabled+0x24>)
 800325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003264:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003268:	d101      	bne.n	800326e <LL_RCC_PLL2R_IsEnabled+0x16>
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <LL_RCC_PLL2R_IsEnabled+0x18>
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	58024400 	.word	0x58024400

08003280 <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN)?1UL:0UL);
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	f003 0310 	and.w	r3, r3, #16
 800328c:	2b10      	cmp	r3, #16
 800328e:	d101      	bne.n	8003294 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	58024400 	.word	0x58024400

080032a4 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 80032a8:	4b04      	ldr	r3, [pc, #16]	; (80032bc <LL_RCC_PLL2_GetN+0x18>)
 80032aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032b0:	3301      	adds	r3, #1
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	58024400 	.word	0x58024400

080032c0 <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 80032c4:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <LL_RCC_PLL2_GetM+0x18>)
 80032c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c8:	0b1b      	lsrs	r3, r3, #12
 80032ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	58024400 	.word	0x58024400

080032dc <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 80032e0:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <LL_RCC_PLL2_GetP+0x1c>)
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	0a5b      	lsrs	r3, r3, #9
 80032e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032ea:	3301      	adds	r3, #1
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	58024400 	.word	0x58024400

080032fc <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 8003300:	4b05      	ldr	r3, [pc, #20]	; (8003318 <LL_RCC_PLL2_GetQ+0x1c>)
 8003302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003304:	0c1b      	lsrs	r3, r3, #16
 8003306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800330a:	3301      	adds	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	58024400 	.word	0x58024400

0800331c <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 8003320:	4b05      	ldr	r3, [pc, #20]	; (8003338 <LL_RCC_PLL2_GetR+0x1c>)
 8003322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003324:	0e1b      	lsrs	r3, r3, #24
 8003326:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800332a:	3301      	adds	r3, #1
}
 800332c:	4618      	mov	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	58024400 	.word	0x58024400

0800333c <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 8003340:	4b04      	ldr	r3, [pc, #16]	; (8003354 <LL_RCC_PLL2_GetFRACN+0x18>)
 8003342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003344:	08db      	lsrs	r3, r3, #3
 8003346:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800334a:	4618      	mov	r0, r3
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	58024400 	.word	0x58024400

08003358 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY))?1UL:0UL);
 800335c:	4b07      	ldr	r3, [pc, #28]	; (800337c <LL_RCC_PLL3_IsReady+0x24>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003364:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003368:	d101      	bne.n	800336e <LL_RCC_PLL3_IsReady+0x16>
 800336a:	2301      	movs	r3, #1
 800336c:	e000      	b.n	8003370 <LL_RCC_PLL3_IsReady+0x18>
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	58024400 	.word	0x58024400

08003380 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL);
 8003384:	4b07      	ldr	r3, [pc, #28]	; (80033a4 <LL_RCC_PLL3P_IsEnabled+0x24>)
 8003386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003388:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003390:	d101      	bne.n	8003396 <LL_RCC_PLL3P_IsEnabled+0x16>
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <LL_RCC_PLL3P_IsEnabled+0x18>
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	58024400 	.word	0x58024400

080033a8 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN)?1UL:0UL);
 80033ac:	4b07      	ldr	r3, [pc, #28]	; (80033cc <LL_RCC_PLL3Q_IsEnabled+0x24>)
 80033ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033b8:	d101      	bne.n	80033be <LL_RCC_PLL3Q_IsEnabled+0x16>
 80033ba:	2301      	movs	r3, #1
 80033bc:	e000      	b.n	80033c0 <LL_RCC_PLL3Q_IsEnabled+0x18>
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	58024400 	.word	0x58024400

080033d0 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN)?1UL:0UL);
 80033d4:	4b07      	ldr	r3, [pc, #28]	; (80033f4 <LL_RCC_PLL3R_IsEnabled+0x24>)
 80033d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033e0:	d101      	bne.n	80033e6 <LL_RCC_PLL3R_IsEnabled+0x16>
 80033e2:	2301      	movs	r3, #1
 80033e4:	e000      	b.n	80033e8 <LL_RCC_PLL3R_IsEnabled+0x18>
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	58024400 	.word	0x58024400

080033f8 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 80033fc:	4b07      	ldr	r3, [pc, #28]	; (800341c <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 80033fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003408:	d101      	bne.n	800340e <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	58024400 	.word	0x58024400

08003420 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 8003424:	4b04      	ldr	r3, [pc, #16]	; (8003438 <LL_RCC_PLL3_GetN+0x18>)
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800342c:	3301      	adds	r3, #1
}
 800342e:	4618      	mov	r0, r3
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	58024400 	.word	0x58024400

0800343c <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8003440:	4b04      	ldr	r3, [pc, #16]	; (8003454 <LL_RCC_PLL3_GetM+0x18>)
 8003442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003444:	0d1b      	lsrs	r3, r3, #20
 8003446:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800344a:	4618      	mov	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	58024400 	.word	0x58024400

08003458 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 800345c:	4b05      	ldr	r3, [pc, #20]	; (8003474 <LL_RCC_PLL3_GetP+0x1c>)
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	0a5b      	lsrs	r3, r3, #9
 8003462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003466:	3301      	adds	r3, #1
}
 8003468:	4618      	mov	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	58024400 	.word	0x58024400

08003478 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 800347c:	4b05      	ldr	r3, [pc, #20]	; (8003494 <LL_RCC_PLL3_GetQ+0x1c>)
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	0c1b      	lsrs	r3, r3, #16
 8003482:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003486:	3301      	adds	r3, #1
}
 8003488:	4618      	mov	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	58024400 	.word	0x58024400

08003498 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 800349c:	4b05      	ldr	r3, [pc, #20]	; (80034b4 <LL_RCC_PLL3_GetR+0x1c>)
 800349e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a0:	0e1b      	lsrs	r3, r3, #24
 80034a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034a6:	3301      	adds	r3, #1
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	58024400 	.word	0x58024400

080034b8 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 80034bc:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <LL_RCC_PLL3_GetFRACN+0x18>)
 80034be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c0:	08db      	lsrs	r3, r3, #3
 80034c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	58024400 	.word	0x58024400

080034d4 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	; 0x28
 80034d8:	af02      	add	r7, sp, #8
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 80034dc:	2300      	movs	r3, #0
 80034de:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 80034e0:	2300      	movs	r3, #0
 80034e2:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 80034e4:	f7ff fdc6 	bl	8003074 <LL_RCC_PLL_GetSource>
 80034e8:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d01f      	beq.n	8003530 <LL_RCC_GetPLL1ClockFreq+0x5c>
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d824      	bhi.n	8003540 <LL_RCC_GetPLL1ClockFreq+0x6c>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <LL_RCC_GetPLL1ClockFreq+0x30>
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d00e      	beq.n	8003520 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8003502:	e01d      	b.n	8003540 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8003504:	f7ff fcf8 	bl	8002ef8 <LL_RCC_HSI_IsReady>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d01a      	beq.n	8003544 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800350e:	f7ff fd05 	bl	8002f1c <LL_RCC_HSI_GetDivider>
 8003512:	4603      	mov	r3, r0
 8003514:	08db      	lsrs	r3, r3, #3
 8003516:	4a38      	ldr	r2, [pc, #224]	; (80035f8 <LL_RCC_GetPLL1ClockFreq+0x124>)
 8003518:	fa22 f303 	lsr.w	r3, r2, r3
 800351c:	61fb      	str	r3, [r7, #28]
      break;
 800351e:	e011      	b.n	8003544 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8003520:	f7ff fd0a 	bl	8002f38 <LL_RCC_CSI_IsReady>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00e      	beq.n	8003548 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800352a:	4b34      	ldr	r3, [pc, #208]	; (80035fc <LL_RCC_GetPLL1ClockFreq+0x128>)
 800352c:	61fb      	str	r3, [r7, #28]
      break;
 800352e:	e00b      	b.n	8003548 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8003530:	f7ff fcce 	bl	8002ed0 <LL_RCC_HSE_IsReady>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d008      	beq.n	800354c <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800353a:	4b31      	ldr	r3, [pc, #196]	; (8003600 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 800353c:	61fb      	str	r3, [r7, #28]
      break;
 800353e:	e005      	b.n	800354c <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 8003540:	bf00      	nop
 8003542:	e004      	b.n	800354e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8003544:	bf00      	nop
 8003546:	e002      	b.n	800354e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8003548:	bf00      	nop
 800354a:	e000      	b.n	800354e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800354c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 8003560:	f7ff fdf2 	bl	8003148 <LL_RCC_PLL1_GetM>
 8003564:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 8003566:	f7ff fde1 	bl	800312c <LL_RCC_PLL1_GetN>
 800356a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 800356c:	f7ff fdcc 	bl	8003108 <LL_RCC_PLL1FRACN_IsEnabled>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 8003576:	f7ff fe25 	bl	80031c4 <LL_RCC_PLL1_GetFRACN>
 800357a:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d035      	beq.n	80035ee <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 8003582:	f7ff fd85 	bl	8003090 <LL_RCC_PLL1P_IsEnabled>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00c      	beq.n	80035a6 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 800358c:	f7ff fdea 	bl	8003164 <LL_RCC_PLL1_GetP>
 8003590:	4603      	mov	r3, r0
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	6939      	ldr	r1, [r7, #16]
 800359a:	69f8      	ldr	r0, [r7, #28]
 800359c:	f000 f964 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 80035a0:	4602      	mov	r2, r0
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 80035a6:	f7ff fd87 	bl	80030b8 <LL_RCC_PLL1Q_IsEnabled>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00c      	beq.n	80035ca <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 80035b0:	f7ff fde8 	bl	8003184 <LL_RCC_PLL1_GetQ>
 80035b4:	4603      	mov	r3, r0
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	6939      	ldr	r1, [r7, #16]
 80035be:	69f8      	ldr	r0, [r7, #28]
 80035c0:	f000 f952 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 80035ca:	f7ff fd89 	bl	80030e0 <LL_RCC_PLL1R_IsEnabled>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00c      	beq.n	80035ee <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 80035d4:	f7ff fde6 	bl	80031a4 <LL_RCC_PLL1_GetR>
 80035d8:	4603      	mov	r3, r0
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	6939      	ldr	r1, [r7, #16]
 80035e2:	69f8      	ldr	r0, [r7, #28]
 80035e4:	f000 f940 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 80035e8:	4602      	mov	r2, r0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	609a      	str	r2, [r3, #8]
    }
  }
}
 80035ee:	bf00      	nop
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	03d09000 	.word	0x03d09000
 80035fc:	003d0900 	.word	0x003d0900
 8003600:	007a1200 	.word	0x007a1200

08003604 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	; 0x28
 8003608:	af02      	add	r7, sp, #8
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800360c:	2300      	movs	r3, #0
 800360e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8003614:	f7ff fd2e 	bl	8003074 <LL_RCC_PLL_GetSource>
 8003618:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2b02      	cmp	r3, #2
 800361e:	d01f      	beq.n	8003660 <LL_RCC_GetPLL2ClockFreq+0x5c>
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b02      	cmp	r3, #2
 8003624:	d824      	bhi.n	8003670 <LL_RCC_GetPLL2ClockFreq+0x6c>
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <LL_RCC_GetPLL2ClockFreq+0x30>
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d00e      	beq.n	8003650 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8003632:	e01d      	b.n	8003670 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8003634:	f7ff fc60 	bl	8002ef8 <LL_RCC_HSI_IsReady>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d01a      	beq.n	8003674 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800363e:	f7ff fc6d 	bl	8002f1c <LL_RCC_HSI_GetDivider>
 8003642:	4603      	mov	r3, r0
 8003644:	08db      	lsrs	r3, r3, #3
 8003646:	4a38      	ldr	r2, [pc, #224]	; (8003728 <LL_RCC_GetPLL2ClockFreq+0x124>)
 8003648:	fa22 f303 	lsr.w	r3, r2, r3
 800364c:	61fb      	str	r3, [r7, #28]
      break;
 800364e:	e011      	b.n	8003674 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8003650:	f7ff fc72 	bl	8002f38 <LL_RCC_CSI_IsReady>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00e      	beq.n	8003678 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800365a:	4b34      	ldr	r3, [pc, #208]	; (800372c <LL_RCC_GetPLL2ClockFreq+0x128>)
 800365c:	61fb      	str	r3, [r7, #28]
      break;
 800365e:	e00b      	b.n	8003678 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8003660:	f7ff fc36 	bl	8002ed0 <LL_RCC_HSE_IsReady>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800366a:	4b31      	ldr	r3, [pc, #196]	; (8003730 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 800366c:	61fb      	str	r3, [r7, #28]
      break;
 800366e:	e005      	b.n	800367c <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 8003670:	bf00      	nop
 8003672:	e004      	b.n	800367e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8003674:	bf00      	nop
 8003676:	e002      	b.n	800367e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8003678:	bf00      	nop
 800367a:	e000      	b.n	800367e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 800367c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 8003690:	f7ff fe16 	bl	80032c0 <LL_RCC_PLL2_GetM>
 8003694:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8003696:	f7ff fe05 	bl	80032a4 <LL_RCC_PLL2_GetN>
 800369a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 800369c:	f7ff fdf0 	bl	8003280 <LL_RCC_PLL2FRACN_IsEnabled>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 80036a6:	f7ff fe49 	bl	800333c <LL_RCC_PLL2_GetFRACN>
 80036aa:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d035      	beq.n	800371e <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 80036b2:	f7ff fda9 	bl	8003208 <LL_RCC_PLL2P_IsEnabled>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00c      	beq.n	80036d6 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 80036bc:	f7ff fe0e 	bl	80032dc <LL_RCC_PLL2_GetP>
 80036c0:	4603      	mov	r3, r0
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	6939      	ldr	r1, [r7, #16]
 80036ca:	69f8      	ldr	r0, [r7, #28]
 80036cc:	f000 f8cc 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 80036d0:	4602      	mov	r2, r0
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 80036d6:	f7ff fdab 	bl	8003230 <LL_RCC_PLL2Q_IsEnabled>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00c      	beq.n	80036fa <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 80036e0:	f7ff fe0c 	bl	80032fc <LL_RCC_PLL2_GetQ>
 80036e4:	4603      	mov	r3, r0
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	6939      	ldr	r1, [r7, #16]
 80036ee:	69f8      	ldr	r0, [r7, #28]
 80036f0:	f000 f8ba 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 80036f4:	4602      	mov	r2, r0
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 80036fa:	f7ff fdad 	bl	8003258 <LL_RCC_PLL2R_IsEnabled>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00c      	beq.n	800371e <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8003704:	f7ff fe0a 	bl	800331c <LL_RCC_PLL2_GetR>
 8003708:	4603      	mov	r3, r0
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	6939      	ldr	r1, [r7, #16]
 8003712:	69f8      	ldr	r0, [r7, #28]
 8003714:	f000 f8a8 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 8003718:	4602      	mov	r2, r0
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	609a      	str	r2, [r3, #8]
    }
  }
}
 800371e:	bf00      	nop
 8003720:	3720      	adds	r7, #32
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	03d09000 	.word	0x03d09000
 800372c:	003d0900 	.word	0x003d0900
 8003730:	007a1200 	.word	0x007a1200

08003734 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08a      	sub	sp, #40	; 0x28
 8003738:	af02      	add	r7, sp, #8
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800373c:	2300      	movs	r3, #0
 800373e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8003744:	f7ff fc96 	bl	8003074 <LL_RCC_PLL_GetSource>
 8003748:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2b02      	cmp	r3, #2
 800374e:	d01f      	beq.n	8003790 <LL_RCC_GetPLL3ClockFreq+0x5c>
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d824      	bhi.n	80037a0 <LL_RCC_GetPLL3ClockFreq+0x6c>
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <LL_RCC_GetPLL3ClockFreq+0x30>
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d00e      	beq.n	8003780 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8003762:	e01d      	b.n	80037a0 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8003764:	f7ff fbc8 	bl	8002ef8 <LL_RCC_HSI_IsReady>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d01a      	beq.n	80037a4 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800376e:	f7ff fbd5 	bl	8002f1c <LL_RCC_HSI_GetDivider>
 8003772:	4603      	mov	r3, r0
 8003774:	08db      	lsrs	r3, r3, #3
 8003776:	4a39      	ldr	r2, [pc, #228]	; (800385c <LL_RCC_GetPLL3ClockFreq+0x128>)
 8003778:	fa22 f303 	lsr.w	r3, r2, r3
 800377c:	61fb      	str	r3, [r7, #28]
      break;
 800377e:	e011      	b.n	80037a4 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8003780:	f7ff fbda 	bl	8002f38 <LL_RCC_CSI_IsReady>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00e      	beq.n	80037a8 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800378a:	4b35      	ldr	r3, [pc, #212]	; (8003860 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 800378c:	61fb      	str	r3, [r7, #28]
      break;
 800378e:	e00b      	b.n	80037a8 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8003790:	f7ff fb9e 	bl	8002ed0 <LL_RCC_HSE_IsReady>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d008      	beq.n	80037ac <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800379a:	4b32      	ldr	r3, [pc, #200]	; (8003864 <LL_RCC_GetPLL3ClockFreq+0x130>)
 800379c:	61fb      	str	r3, [r7, #28]
      break;
 800379e:	e005      	b.n	80037ac <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 80037a0:	bf00      	nop
 80037a2:	e004      	b.n	80037ae <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 80037a4:	bf00      	nop
 80037a6:	e002      	b.n	80037ae <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 80037a8:	bf00      	nop
 80037aa:	e000      	b.n	80037ae <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 80037ac:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 80037c0:	f7ff fe3c 	bl	800343c <LL_RCC_PLL3_GetM>
 80037c4:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 80037c6:	f7ff fe2b 	bl	8003420 <LL_RCC_PLL3_GetN>
 80037ca:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 80037cc:	f7ff fe14 	bl	80033f8 <LL_RCC_PLL3FRACN_IsEnabled>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d002      	beq.n	80037dc <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 80037d6:	f7ff fe6f 	bl	80034b8 <LL_RCC_PLL3_GetFRACN>
 80037da:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d038      	beq.n	8003854 <LL_RCC_GetPLL3ClockFreq+0x120>
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d035      	beq.n	8003854 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 80037e8:	f7ff fdca 	bl	8003380 <LL_RCC_PLL3P_IsEnabled>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00c      	beq.n	800380c <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 80037f2:	f7ff fe31 	bl	8003458 <LL_RCC_PLL3_GetP>
 80037f6:	4603      	mov	r3, r0
 80037f8:	9300      	str	r3, [sp, #0]
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	6939      	ldr	r1, [r7, #16]
 8003800:	69f8      	ldr	r0, [r7, #28]
 8003802:	f000 f831 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 8003806:	4602      	mov	r2, r0
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800380c:	f7ff fdcc 	bl	80033a8 <LL_RCC_PLL3Q_IsEnabled>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00c      	beq.n	8003830 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 8003816:	f7ff fe2f 	bl	8003478 <LL_RCC_PLL3_GetQ>
 800381a:	4603      	mov	r3, r0
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	6939      	ldr	r1, [r7, #16]
 8003824:	69f8      	ldr	r0, [r7, #28]
 8003826:	f000 f81f 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 800382a:	4602      	mov	r2, r0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 8003830:	f7ff fdce 	bl	80033d0 <LL_RCC_PLL3R_IsEnabled>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00c      	beq.n	8003854 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 800383a:	f7ff fe2d 	bl	8003498 <LL_RCC_PLL3_GetR>
 800383e:	4603      	mov	r3, r0
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	6939      	ldr	r1, [r7, #16]
 8003848:	69f8      	ldr	r0, [r7, #28]
 800384a:	f000 f80d 	bl	8003868 <LL_RCC_CalcPLLClockFreq>
 800384e:	4602      	mov	r2, r0
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	609a      	str	r2, [r3, #8]
    }
  }
}
 8003854:	bf00      	nop
 8003856:	3720      	adds	r7, #32
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	03d09000 	.word	0x03d09000
 8003860:	003d0900 	.word	0x003d0900
 8003864:	007a1200 	.word	0x007a1200

08003868 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	ee07 3a90 	vmov	s15, r3
 800387c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	ee07 3a90 	vmov	s15, r3
 8003886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800388a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	ee07 3a90 	vmov	s15, r3
 8003894:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	ee07 3a90 	vmov	s15, r3
 800389e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80038a2:	eddf 5a10 	vldr	s11, [pc, #64]	; 80038e4 <LL_RCC_CalcPLLClockFreq+0x7c>
 80038a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038b2:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq/(float_t)PQR;
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	ee07 3a90 	vmov	s15, r3
 80038bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038c0:	edd7 6a05 	vldr	s13, [r7, #20]
 80038c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038c8:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 80038cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80038d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038d4:	ee17 3a90 	vmov	r3, s15
}
 80038d8:	4618      	mov	r0, r3
 80038da:	371c      	adds	r7, #28
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	46000000 	.word	0x46000000

080038e8 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f7ff fbb1 	bl	800305c <LL_RCC_GetUSARTClockSource>
 80038fa:	4603      	mov	r3, r0
 80038fc:	4a62      	ldr	r2, [pc, #392]	; (8003a88 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	f000 80a9 	beq.w	8003a56 <LL_RCC_GetUSARTClockFreq+0x16e>
 8003904:	4a60      	ldr	r2, [pc, #384]	; (8003a88 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	f200 80ae 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800390c:	4a5f      	ldr	r2, [pc, #380]	; (8003a8c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 800390e:	4293      	cmp	r3, r2
 8003910:	f000 80a1 	beq.w	8003a56 <LL_RCC_GetUSARTClockFreq+0x16e>
 8003914:	4a5d      	ldr	r2, [pc, #372]	; (8003a8c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8003916:	4293      	cmp	r3, r2
 8003918:	f200 80a6 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800391c:	4a5c      	ldr	r2, [pc, #368]	; (8003a90 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 800391e:	4293      	cmp	r3, r2
 8003920:	f000 8091 	beq.w	8003a46 <LL_RCC_GetUSARTClockFreq+0x15e>
 8003924:	4a5a      	ldr	r2, [pc, #360]	; (8003a90 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 8003926:	4293      	cmp	r3, r2
 8003928:	f200 809e 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800392c:	4a59      	ldr	r2, [pc, #356]	; (8003a94 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 800392e:	4293      	cmp	r3, r2
 8003930:	f000 8089 	beq.w	8003a46 <LL_RCC_GetUSARTClockFreq+0x15e>
 8003934:	4a57      	ldr	r2, [pc, #348]	; (8003a94 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 8003936:	4293      	cmp	r3, r2
 8003938:	f200 8096 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800393c:	4a56      	ldr	r2, [pc, #344]	; (8003a98 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d073      	beq.n	8003a2a <LL_RCC_GetUSARTClockFreq+0x142>
 8003942:	4a55      	ldr	r2, [pc, #340]	; (8003a98 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 8003944:	4293      	cmp	r3, r2
 8003946:	f200 808f 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800394a:	4a54      	ldr	r2, [pc, #336]	; (8003a9c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d06c      	beq.n	8003a2a <LL_RCC_GetUSARTClockFreq+0x142>
 8003950:	4a52      	ldr	r2, [pc, #328]	; (8003a9c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8003952:	4293      	cmp	r3, r2
 8003954:	f200 8088 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 8003958:	4a51      	ldr	r2, [pc, #324]	; (8003aa0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d058      	beq.n	8003a10 <LL_RCC_GetUSARTClockFreq+0x128>
 800395e:	4a50      	ldr	r2, [pc, #320]	; (8003aa0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	f200 8081 	bhi.w	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 8003966:	4a4f      	ldr	r2, [pc, #316]	; (8003aa4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d051      	beq.n	8003a10 <LL_RCC_GetUSARTClockFreq+0x128>
 800396c:	4a4d      	ldr	r2, [pc, #308]	; (8003aa4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d87a      	bhi.n	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 8003972:	4a4d      	ldr	r2, [pc, #308]	; (8003aa8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d03e      	beq.n	80039f6 <LL_RCC_GetUSARTClockFreq+0x10e>
 8003978:	4a4b      	ldr	r2, [pc, #300]	; (8003aa8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d874      	bhi.n	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800397e:	4a4b      	ldr	r2, [pc, #300]	; (8003aac <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d038      	beq.n	80039f6 <LL_RCC_GetUSARTClockFreq+0x10e>
 8003984:	4a49      	ldr	r2, [pc, #292]	; (8003aac <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d86e      	bhi.n	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
 800398a:	4a49      	ldr	r2, [pc, #292]	; (8003ab0 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d01a      	beq.n	80039c6 <LL_RCC_GetUSARTClockFreq+0xde>
 8003990:	4a48      	ldr	r2, [pc, #288]	; (8003ab4 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d168      	bne.n	8003a68 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 8003996:	f000 f895 	bl	8003ac4 <RCC_GetSystemClockFreq>
 800399a:	4604      	mov	r4, r0
 800399c:	f7ff fb00 	bl	8002fa0 <LL_RCC_GetSysPrescaler>
 80039a0:	4603      	mov	r3, r0
 80039a2:	0a1b      	lsrs	r3, r3, #8
 80039a4:	f003 030f 	and.w	r3, r3, #15
 80039a8:	4a43      	ldr	r2, [pc, #268]	; (8003ab8 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 80039aa:	5cd3      	ldrb	r3, [r2, r3]
 80039ac:	f003 031f 	and.w	r3, r3, #31
 80039b0:	fa24 f303 	lsr.w	r3, r4, r3
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 f8e7 	bl	8003b88 <RCC_GetHCLKClockFreq>
 80039ba:	4603      	mov	r3, r0
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 f911 	bl	8003be4 <RCC_GetPCLK2ClockFreq>
 80039c2:	6178      	str	r0, [r7, #20]
      break;
 80039c4:	e05b      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 80039c6:	f000 f87d 	bl	8003ac4 <RCC_GetSystemClockFreq>
 80039ca:	4604      	mov	r4, r0
 80039cc:	f7ff fae8 	bl	8002fa0 <LL_RCC_GetSysPrescaler>
 80039d0:	4603      	mov	r3, r0
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	f003 030f 	and.w	r3, r3, #15
 80039d8:	4a37      	ldr	r2, [pc, #220]	; (8003ab8 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 80039da:	5cd3      	ldrb	r3, [r2, r3]
 80039dc:	f003 031f 	and.w	r3, r3, #31
 80039e0:	fa24 f303 	lsr.w	r3, r4, r3
 80039e4:	4618      	mov	r0, r3
 80039e6:	f000 f8cf 	bl	8003b88 <RCC_GetHCLKClockFreq>
 80039ea:	4603      	mov	r3, r0
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f8e1 	bl	8003bb4 <RCC_GetPCLK1ClockFreq>
 80039f2:	6178      	str	r0, [r7, #20]
      break;
 80039f4:	e043      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 80039f6:	f7ff fbf3 	bl	80031e0 <LL_RCC_PLL2_IsReady>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d035      	beq.n	8003a6c <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8003a00:	f107 0308 	add.w	r3, r7, #8
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff fdfd 	bl	8003604 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	617b      	str	r3, [r7, #20]
      }
      break;
 8003a0e:	e02d      	b.n	8003a6c <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 8003a10:	f7ff fca2 	bl	8003358 <LL_RCC_PLL3_IsReady>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d02a      	beq.n	8003a70 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8003a1a:	f107 0308 	add.w	r3, r7, #8
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff fe88 	bl	8003734 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	617b      	str	r3, [r7, #20]
      }
      break;
 8003a28:	e022      	b.n	8003a70 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 8003a2a:	f7ff fa65 	bl	8002ef8 <LL_RCC_HSI_IsReady>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d01f      	beq.n	8003a74 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8003a34:	f7ff fa72 	bl	8002f1c <LL_RCC_HSI_GetDivider>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	08db      	lsrs	r3, r3, #3
 8003a3c:	4a1f      	ldr	r2, [pc, #124]	; (8003abc <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8003a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a42:	617b      	str	r3, [r7, #20]
      }
      break;
 8003a44:	e016      	b.n	8003a74 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 8003a46:	f7ff fa77 	bl	8002f38 <LL_RCC_CSI_IsReady>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d013      	beq.n	8003a78 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 8003a50:	4b1b      	ldr	r3, [pc, #108]	; (8003ac0 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8003a52:	617b      	str	r3, [r7, #20]
      }
      break;
 8003a54:	e010      	b.n	8003a78 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 8003a56:	f7ff fa83 	bl	8002f60 <LL_RCC_LSE_IsReady>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00d      	beq.n	8003a7c <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 8003a60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a64:	617b      	str	r3, [r7, #20]
      }
      break;
 8003a66:	e009      	b.n	8003a7c <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 8003a68:	bf00      	nop
 8003a6a:	e008      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8003a6c:	bf00      	nop
 8003a6e:	e006      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8003a70:	bf00      	nop
 8003a72:	e004      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8003a74:	bf00      	nop
 8003a76:	e002      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8003a78:	bf00      	nop
 8003a7a:	e000      	b.n	8003a7e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8003a7c:	bf00      	nop
  }

  return usart_frequency;
 8003a7e:	697b      	ldr	r3, [r7, #20]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	371c      	adds	r7, #28
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd90      	pop	{r4, r7, pc}
 8003a88:	07050308 	.word	0x07050308
 8003a8c:	07050008 	.word	0x07050008
 8003a90:	07040308 	.word	0x07040308
 8003a94:	07040008 	.word	0x07040008
 8003a98:	07030308 	.word	0x07030308
 8003a9c:	07030008 	.word	0x07030008
 8003aa0:	07020308 	.word	0x07020308
 8003aa4:	07020008 	.word	0x07020008
 8003aa8:	07010308 	.word	0x07010308
 8003aac:	07010008 	.word	0x07010008
 8003ab0:	07000008 	.word	0x07000008
 8003ab4:	07000308 	.word	0x07000308
 8003ab8:	08007290 	.word	0x08007290
 8003abc:	03d09000 	.word	0x03d09000
 8003ac0:	003d0900 	.word	0x003d0900

08003ac4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003ace:	f7ff fa59 	bl	8002f84 <LL_RCC_GetSysClkSource>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b18      	cmp	r3, #24
 8003ad6:	d84b      	bhi.n	8003b70 <RCC_GetSystemClockFreq+0xac>
 8003ad8:	a201      	add	r2, pc, #4	; (adr r2, 8003ae0 <RCC_GetSystemClockFreq+0x1c>)
 8003ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ade:	bf00      	nop
 8003ae0:	08003b45 	.word	0x08003b45
 8003ae4:	08003b71 	.word	0x08003b71
 8003ae8:	08003b71 	.word	0x08003b71
 8003aec:	08003b71 	.word	0x08003b71
 8003af0:	08003b71 	.word	0x08003b71
 8003af4:	08003b71 	.word	0x08003b71
 8003af8:	08003b71 	.word	0x08003b71
 8003afc:	08003b71 	.word	0x08003b71
 8003b00:	08003b57 	.word	0x08003b57
 8003b04:	08003b71 	.word	0x08003b71
 8003b08:	08003b71 	.word	0x08003b71
 8003b0c:	08003b71 	.word	0x08003b71
 8003b10:	08003b71 	.word	0x08003b71
 8003b14:	08003b71 	.word	0x08003b71
 8003b18:	08003b71 	.word	0x08003b71
 8003b1c:	08003b71 	.word	0x08003b71
 8003b20:	08003b5d 	.word	0x08003b5d
 8003b24:	08003b71 	.word	0x08003b71
 8003b28:	08003b71 	.word	0x08003b71
 8003b2c:	08003b71 	.word	0x08003b71
 8003b30:	08003b71 	.word	0x08003b71
 8003b34:	08003b71 	.word	0x08003b71
 8003b38:	08003b71 	.word	0x08003b71
 8003b3c:	08003b71 	.word	0x08003b71
 8003b40:	08003b63 	.word	0x08003b63
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8003b44:	f7ff f9ea 	bl	8002f1c <LL_RCC_HSI_GetDivider>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	08db      	lsrs	r3, r3, #3
 8003b4c:	4a0b      	ldr	r2, [pc, #44]	; (8003b7c <RCC_GetSystemClockFreq+0xb8>)
 8003b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b52:	60fb      	str	r3, [r7, #12]
      break;
 8003b54:	e00d      	b.n	8003b72 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 8003b56:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <RCC_GetSystemClockFreq+0xbc>)
 8003b58:	60fb      	str	r3, [r7, #12]
      break;
 8003b5a:	e00a      	b.n	8003b72 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 8003b5c:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <RCC_GetSystemClockFreq+0xc0>)
 8003b5e:	60fb      	str	r3, [r7, #12]
      break;
 8003b60:	e007      	b.n	8003b72 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8003b62:	463b      	mov	r3, r7
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff fcb5 	bl	80034d4 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	60fb      	str	r3, [r7, #12]
      break;
 8003b6e:	e000      	b.n	8003b72 <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 8003b70:	bf00      	nop
  }

  return frequency;
 8003b72:	68fb      	ldr	r3, [r7, #12]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	03d09000 	.word	0x03d09000
 8003b80:	003d0900 	.word	0x003d0900
 8003b84:	007a1200 	.word	0x007a1200

08003b88 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003b90:	f7ff fa14 	bl	8002fbc <LL_RCC_GetAHBPrescaler>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	4a05      	ldr	r2, [pc, #20]	; (8003bb0 <RCC_GetHCLKClockFreq+0x28>)
 8003b9c:	5cd3      	ldrb	r3, [r2, r3]
 8003b9e:	f003 031f 	and.w	r3, r3, #31
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	08007290 	.word	0x08007290

08003bb4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003bbc:	f7ff fa0c 	bl	8002fd8 <LL_RCC_GetAPB1Prescaler>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	4a05      	ldr	r2, [pc, #20]	; (8003be0 <RCC_GetPCLK1ClockFreq+0x2c>)
 8003bca:	5cd3      	ldrb	r3, [r2, r3]
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	08007290 	.word	0x08007290

08003be4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003bec:	f7ff fa02 	bl	8002ff4 <LL_RCC_GetAPB2Prescaler>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	0a1b      	lsrs	r3, r3, #8
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	4a05      	ldr	r2, [pc, #20]	; (8003c10 <RCC_GetPCLK2ClockFreq+0x2c>)
 8003bfa:	5cd3      	ldrb	r3, [r2, r3]
 8003bfc:	f003 031f 	and.w	r3, r3, #31
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3708      	adds	r7, #8
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	08007290 	.word	0x08007290

08003c14 <LL_USART_IsEnabled>:
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <LL_USART_IsEnabled+0x18>
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e000      	b.n	8003c2e <LL_USART_IsEnabled+0x1a>
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <LL_USART_SetPrescaler>:
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
 8003c42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c48:	f023 030f 	bic.w	r3, r3, #15
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	b292      	uxth	r2, r2
 8003c50:	431a      	orrs	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <LL_USART_SetStopBitsLength>:
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
 8003c6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	605a      	str	r2, [r3, #4]
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <LL_USART_SetHWFlowCtrl>:
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	609a      	str	r2, [r3, #8]
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
	...

08003cb0 <LL_USART_SetBaudRate>:
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b087      	sub	sp, #28
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b0b      	cmp	r3, #11
 8003cc2:	d83c      	bhi.n	8003d3e <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d039      	beq.n	8003d3e <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cd0:	d122      	bne.n	8003d18 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	4b1c      	ldr	r3, [pc, #112]	; (8003d4c <LL_USART_SetBaudRate+0x9c>)
 8003cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce4:	005a      	lsls	r2, r3, #1
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	085b      	lsrs	r3, r3, #1
 8003cea:	441a      	add	r2, r3
 8003cec:	6a3b      	ldr	r3, [r7, #32]
 8003cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	085b      	lsrs	r3, r3, #1
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	60da      	str	r2, [r3, #12]
}
 8003d16:	e012      	b.n	8003d3e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4b0b      	ldr	r3, [pc, #44]	; (8003d4c <LL_USART_SetBaudRate+0x9c>)
 8003d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	085b      	lsrs	r3, r3, #1
 8003d2e:	441a      	add	r2, r3
 8003d30:	6a3b      	ldr	r3, [r7, #32]
 8003d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	461a      	mov	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	60da      	str	r2, [r3, #12]
}
 8003d3e:	bf00      	nop
 8003d40:	371c      	adds	r7, #28
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	080072a0 	.word	0x080072a0

08003d50 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff ff56 	bl	8003c14 <LL_USART_IsEnabled>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d17f      	bne.n	8003e6e <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	4b41      	ldr	r3, [pc, #260]	; (8003e78 <LL_USART_Init+0x128>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	6891      	ldr	r1, [r2, #8]
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	6912      	ldr	r2, [r2, #16]
 8003d7e:	4311      	orrs	r1, r2
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	6952      	ldr	r2, [r2, #20]
 8003d84:	4311      	orrs	r1, r2
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	69d2      	ldr	r2, [r2, #28]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	4619      	mov	r1, r3
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f7ff ff62 	bl	8003c62 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	4619      	mov	r1, r3
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f7ff ff6f 	bl	8003c88 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a33      	ldr	r2, [pc, #204]	; (8003e7c <LL_USART_Init+0x12c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d104      	bne.n	8003dbc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8003db2:	4833      	ldr	r0, [pc, #204]	; (8003e80 <LL_USART_Init+0x130>)
 8003db4:	f7ff fd98 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003db8:	60b8      	str	r0, [r7, #8]
 8003dba:	e03d      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a31      	ldr	r2, [pc, #196]	; (8003e84 <LL_USART_Init+0x134>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d104      	bne.n	8003dce <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8003dc4:	4830      	ldr	r0, [pc, #192]	; (8003e88 <LL_USART_Init+0x138>)
 8003dc6:	f7ff fd8f 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003dca:	60b8      	str	r0, [r7, #8]
 8003dcc:	e034      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a2e      	ldr	r2, [pc, #184]	; (8003e8c <LL_USART_Init+0x13c>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d104      	bne.n	8003de0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8003dd6:	482c      	ldr	r0, [pc, #176]	; (8003e88 <LL_USART_Init+0x138>)
 8003dd8:	f7ff fd86 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003ddc:	60b8      	str	r0, [r7, #8]
 8003dde:	e02b      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a2b      	ldr	r2, [pc, #172]	; (8003e90 <LL_USART_Init+0x140>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d104      	bne.n	8003df2 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8003de8:	4827      	ldr	r0, [pc, #156]	; (8003e88 <LL_USART_Init+0x138>)
 8003dea:	f7ff fd7d 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003dee:	60b8      	str	r0, [r7, #8]
 8003df0:	e022      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a27      	ldr	r2, [pc, #156]	; (8003e94 <LL_USART_Init+0x144>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d104      	bne.n	8003e04 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8003dfa:	4823      	ldr	r0, [pc, #140]	; (8003e88 <LL_USART_Init+0x138>)
 8003dfc:	f7ff fd74 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003e00:	60b8      	str	r0, [r7, #8]
 8003e02:	e019      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a24      	ldr	r2, [pc, #144]	; (8003e98 <LL_USART_Init+0x148>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d104      	bne.n	8003e16 <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8003e0c:	481c      	ldr	r0, [pc, #112]	; (8003e80 <LL_USART_Init+0x130>)
 8003e0e:	f7ff fd6b 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003e12:	60b8      	str	r0, [r7, #8]
 8003e14:	e010      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a20      	ldr	r2, [pc, #128]	; (8003e9c <LL_USART_Init+0x14c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d104      	bne.n	8003e28 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8003e1e:	481a      	ldr	r0, [pc, #104]	; (8003e88 <LL_USART_Init+0x138>)
 8003e20:	f7ff fd62 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003e24:	60b8      	str	r0, [r7, #8]
 8003e26:	e007      	b.n	8003e38 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a1d      	ldr	r2, [pc, #116]	; (8003ea0 <LL_USART_Init+0x150>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d103      	bne.n	8003e38 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8003e30:	4815      	ldr	r0, [pc, #84]	; (8003e88 <LL_USART_Init+0x138>)
 8003e32:	f7ff fd59 	bl	80038e8 <LL_RCC_GetUSARTClockFreq>
 8003e36:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d011      	beq.n	8003e62 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00d      	beq.n	8003e62 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 8003e46:	2300      	movs	r3, #0
 8003e48:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	69d9      	ldr	r1, [r3, #28]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	68b9      	ldr	r1, [r7, #8]
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f7ff ff27 	bl	8003cb0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4619      	mov	r1, r3
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f7ff fee6 	bl	8003c3a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	efff69f3 	.word	0xefff69f3
 8003e7c:	40011000 	.word	0x40011000
 8003e80:	07000308 	.word	0x07000308
 8003e84:	40004400 	.word	0x40004400
 8003e88:	07000008 	.word	0x07000008
 8003e8c:	40004800 	.word	0x40004800
 8003e90:	40004c00 	.word	0x40004c00
 8003e94:	40005000 	.word	0x40005000
 8003e98:	40011400 	.word	0x40011400
 8003e9c:	40007800 	.word	0x40007800
 8003ea0:	40007c00 	.word	0x40007c00

08003ea4 <LL_SetSystemCoreClock>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_SetSystemCoreClock(uint32_t CPU_Frequency)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = CPU_Frequency;
 8003eac:	4a04      	ldr	r2, [pc, #16]	; (8003ec0 <LL_SetSystemCoreClock+0x1c>)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6013      	str	r3, [r2, #0]
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	24000000 	.word	0x24000000

08003ec4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003ed2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ed6:	2b84      	cmp	r3, #132	; 0x84
 8003ed8:	d005      	beq.n	8003ee6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003eda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3303      	adds	r3, #3
 8003ee4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003ef8:	f001 f9c8 	bl	800528c <vTaskStartScheduler>
  
  return osOK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003f02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f04:	b089      	sub	sp, #36	; 0x24
 8003f06:	af04      	add	r7, sp, #16
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d020      	beq.n	8003f56 <osThreadCreate+0x54>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d01c      	beq.n	8003f56 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685c      	ldr	r4, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681d      	ldr	r5, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691e      	ldr	r6, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff ffc8 	bl	8003ec4 <makeFreeRtosPriority>
 8003f34:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f3e:	9202      	str	r2, [sp, #8]
 8003f40:	9301      	str	r3, [sp, #4]
 8003f42:	9100      	str	r1, [sp, #0]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	4632      	mov	r2, r6
 8003f48:	4629      	mov	r1, r5
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f000 ffc0 	bl	8004ed0 <xTaskCreateStatic>
 8003f50:	4603      	mov	r3, r0
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	e01c      	b.n	8003f90 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685c      	ldr	r4, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f62:	b29e      	uxth	r6, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7ff ffaa 	bl	8003ec4 <makeFreeRtosPriority>
 8003f70:	4602      	mov	r2, r0
 8003f72:	f107 030c 	add.w	r3, r7, #12
 8003f76:	9301      	str	r3, [sp, #4]
 8003f78:	9200      	str	r2, [sp, #0]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	4632      	mov	r2, r6
 8003f7e:	4629      	mov	r1, r5
 8003f80:	4620      	mov	r0, r4
 8003f82:	f001 f802 	bl	8004f8a <xTaskCreate>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d001      	beq.n	8003f90 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	e000      	b.n	8003f92 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003f90:	68fb      	ldr	r3, [r7, #12]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f9a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <osDelay+0x16>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	e000      	b.n	8003fb2 <osDelay+0x18>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f001 f936 	bl	8005224 <vTaskDelay>
  
  return osOK;
 8003fb8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f103 0208 	add.w	r2, r3, #8
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003fda:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f103 0208 	add.w	r2, r3, #8
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f103 0208 	add.w	r2, r3, #8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	1c5a      	adds	r2, r3, #1
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	601a      	str	r2, [r3, #0]
}
 8004058:	bf00      	nop
 800405a:	3714      	adds	r7, #20
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407a:	d103      	bne.n	8004084 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	e00c      	b.n	800409e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3308      	adds	r3, #8
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	e002      	b.n	8004092 <vListInsert+0x2e>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	60fb      	str	r3, [r7, #12]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68ba      	ldr	r2, [r7, #8]
 800409a:	429a      	cmp	r2, r3
 800409c:	d2f6      	bcs.n	800408c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	601a      	str	r2, [r3, #0]
}
 80040ca:	bf00      	nop
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80040d6:	b480      	push	{r7}
 80040d8:	b085      	sub	sp, #20
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6892      	ldr	r2, [r2, #8]
 80040ec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6852      	ldr	r2, [r2, #4]
 80040f6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d103      	bne.n	800410a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	1e5a      	subs	r2, r3, #1
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
}
 800411e:	4618      	mov	r0, r3
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
	...

0800412c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10a      	bne.n	8004156 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004144:	f383 8811 	msr	BASEPRI, r3
 8004148:	f3bf 8f6f 	isb	sy
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004152:	bf00      	nop
 8004154:	e7fe      	b.n	8004154 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004156:	f002 fbcd 	bl	80068f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004162:	68f9      	ldr	r1, [r7, #12]
 8004164:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004166:	fb01 f303 	mul.w	r3, r1, r3
 800416a:	441a      	add	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004186:	3b01      	subs	r3, #1
 8004188:	68f9      	ldr	r1, [r7, #12]
 800418a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800418c:	fb01 f303 	mul.w	r3, r1, r3
 8004190:	441a      	add	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	22ff      	movs	r2, #255	; 0xff
 800419a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	22ff      	movs	r2, #255	; 0xff
 80041a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d114      	bne.n	80041d6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01a      	beq.n	80041ea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	3310      	adds	r3, #16
 80041b8:	4618      	mov	r0, r3
 80041ba:	f001 fafb 	bl	80057b4 <xTaskRemoveFromEventList>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d012      	beq.n	80041ea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041c4:	4b0c      	ldr	r3, [pc, #48]	; (80041f8 <xQueueGenericReset+0xcc>)
 80041c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	f3bf 8f6f 	isb	sy
 80041d4:	e009      	b.n	80041ea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	3310      	adds	r3, #16
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fef1 	bl	8003fc2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	3324      	adds	r3, #36	; 0x24
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7ff feec 	bl	8003fc2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80041ea:	f002 fbb3 	bl	8006954 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80041ee:	2301      	movs	r3, #1
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	e000ed04 	.word	0xe000ed04

080041fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08e      	sub	sp, #56	; 0x38
 8004200:	af02      	add	r7, sp, #8
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
 8004208:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10a      	bne.n	8004226 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004222:	bf00      	nop
 8004224:	e7fe      	b.n	8004224 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10a      	bne.n	8004242 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800422c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004230:	f383 8811 	msr	BASEPRI, r3
 8004234:	f3bf 8f6f 	isb	sy
 8004238:	f3bf 8f4f 	dsb	sy
 800423c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800423e:	bf00      	nop
 8004240:	e7fe      	b.n	8004240 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d002      	beq.n	800424e <xQueueGenericCreateStatic+0x52>
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <xQueueGenericCreateStatic+0x56>
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <xQueueGenericCreateStatic+0x58>
 8004252:	2300      	movs	r3, #0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10a      	bne.n	800426e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425c:	f383 8811 	msr	BASEPRI, r3
 8004260:	f3bf 8f6f 	isb	sy
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	623b      	str	r3, [r7, #32]
}
 800426a:	bf00      	nop
 800426c:	e7fe      	b.n	800426c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d102      	bne.n	800427a <xQueueGenericCreateStatic+0x7e>
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <xQueueGenericCreateStatic+0x82>
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <xQueueGenericCreateStatic+0x84>
 800427e:	2300      	movs	r3, #0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10a      	bne.n	800429a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	61fb      	str	r3, [r7, #28]
}
 8004296:	bf00      	nop
 8004298:	e7fe      	b.n	8004298 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800429a:	2348      	movs	r3, #72	; 0x48
 800429c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2b48      	cmp	r3, #72	; 0x48
 80042a2:	d00a      	beq.n	80042ba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80042a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a8:	f383 8811 	msr	BASEPRI, r3
 80042ac:	f3bf 8f6f 	isb	sy
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	61bb      	str	r3, [r7, #24]
}
 80042b6:	bf00      	nop
 80042b8:	e7fe      	b.n	80042b8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80042ba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80042c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00d      	beq.n	80042e2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80042ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80042d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d4:	9300      	str	r3, [sp, #0]
 80042d6:	4613      	mov	r3, r2
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	68b9      	ldr	r1, [r7, #8]
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 f83f 	bl	8004360 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80042e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3730      	adds	r7, #48	; 0x30
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	; 0x28
 80042f0:	af02      	add	r7, sp, #8
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	4613      	mov	r3, r2
 80042f8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10a      	bne.n	8004316 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
 8004310:	613b      	str	r3, [r7, #16]
}
 8004312:	bf00      	nop
 8004314:	e7fe      	b.n	8004314 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	fb02 f303 	mul.w	r3, r2, r3
 800431e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	3348      	adds	r3, #72	; 0x48
 8004324:	4618      	mov	r0, r3
 8004326:	f002 fc07 	bl	8006b38 <pvPortMalloc>
 800432a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d011      	beq.n	8004356 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	3348      	adds	r3, #72	; 0x48
 800433a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004344:	79fa      	ldrb	r2, [r7, #7]
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	4613      	mov	r3, r2
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 f805 	bl	8004360 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004356:	69bb      	ldr	r3, [r7, #24]
	}
 8004358:	4618      	mov	r0, r3
 800435a:	3720      	adds	r7, #32
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d103      	bne.n	800437c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	e002      	b.n	8004382 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800438e:	2101      	movs	r1, #1
 8004390:	69b8      	ldr	r0, [r7, #24]
 8004392:	f7ff fecb 	bl	800412c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004396:	bf00      	nop
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
	...

080043a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08e      	sub	sp, #56	; 0x38
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80043ae:	2300      	movs	r3, #0
 80043b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10a      	bne.n	80043d2 <xQueueGenericSend+0x32>
	__asm volatile
 80043bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c0:	f383 8811 	msr	BASEPRI, r3
 80043c4:	f3bf 8f6f 	isb	sy
 80043c8:	f3bf 8f4f 	dsb	sy
 80043cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80043ce:	bf00      	nop
 80043d0:	e7fe      	b.n	80043d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d103      	bne.n	80043e0 <xQueueGenericSend+0x40>
 80043d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <xQueueGenericSend+0x44>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <xQueueGenericSend+0x46>
 80043e4:	2300      	movs	r3, #0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10a      	bne.n	8004400 <xQueueGenericSend+0x60>
	__asm volatile
 80043ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ee:	f383 8811 	msr	BASEPRI, r3
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80043fc:	bf00      	nop
 80043fe:	e7fe      	b.n	80043fe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	2b02      	cmp	r3, #2
 8004404:	d103      	bne.n	800440e <xQueueGenericSend+0x6e>
 8004406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440a:	2b01      	cmp	r3, #1
 800440c:	d101      	bne.n	8004412 <xQueueGenericSend+0x72>
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <xQueueGenericSend+0x74>
 8004412:	2300      	movs	r3, #0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10a      	bne.n	800442e <xQueueGenericSend+0x8e>
	__asm volatile
 8004418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441c:	f383 8811 	msr	BASEPRI, r3
 8004420:	f3bf 8f6f 	isb	sy
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	623b      	str	r3, [r7, #32]
}
 800442a:	bf00      	nop
 800442c:	e7fe      	b.n	800442c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800442e:	f001 fb81 	bl	8005b34 <xTaskGetSchedulerState>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d102      	bne.n	800443e <xQueueGenericSend+0x9e>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <xQueueGenericSend+0xa2>
 800443e:	2301      	movs	r3, #1
 8004440:	e000      	b.n	8004444 <xQueueGenericSend+0xa4>
 8004442:	2300      	movs	r3, #0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10a      	bne.n	800445e <xQueueGenericSend+0xbe>
	__asm volatile
 8004448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800444c:	f383 8811 	msr	BASEPRI, r3
 8004450:	f3bf 8f6f 	isb	sy
 8004454:	f3bf 8f4f 	dsb	sy
 8004458:	61fb      	str	r3, [r7, #28]
}
 800445a:	bf00      	nop
 800445c:	e7fe      	b.n	800445c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800445e:	f002 fa49 	bl	80068f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446a:	429a      	cmp	r2, r3
 800446c:	d302      	bcc.n	8004474 <xQueueGenericSend+0xd4>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d129      	bne.n	80044c8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800447a:	f000 fbbb 	bl	8004bf4 <prvCopyDataToQueue>
 800447e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004484:	2b00      	cmp	r3, #0
 8004486:	d010      	beq.n	80044aa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448a:	3324      	adds	r3, #36	; 0x24
 800448c:	4618      	mov	r0, r3
 800448e:	f001 f991 	bl	80057b4 <xTaskRemoveFromEventList>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d013      	beq.n	80044c0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004498:	4b3f      	ldr	r3, [pc, #252]	; (8004598 <xQueueGenericSend+0x1f8>)
 800449a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	f3bf 8f4f 	dsb	sy
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	e00a      	b.n	80044c0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80044aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d007      	beq.n	80044c0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80044b0:	4b39      	ldr	r3, [pc, #228]	; (8004598 <xQueueGenericSend+0x1f8>)
 80044b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80044c0:	f002 fa48 	bl	8006954 <vPortExitCritical>
				return pdPASS;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e063      	b.n	8004590 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d103      	bne.n	80044d6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044ce:	f002 fa41 	bl	8006954 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80044d2:	2300      	movs	r3, #0
 80044d4:	e05c      	b.n	8004590 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d106      	bne.n	80044ea <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044dc:	f107 0314 	add.w	r3, r7, #20
 80044e0:	4618      	mov	r0, r3
 80044e2:	f001 f9c9 	bl	8005878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044e6:	2301      	movs	r3, #1
 80044e8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044ea:	f002 fa33 	bl	8006954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044ee:	f000 ff3d 	bl	800536c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044f2:	f002 f9ff 	bl	80068f4 <vPortEnterCritical>
 80044f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044fc:	b25b      	sxtb	r3, r3
 80044fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004502:	d103      	bne.n	800450c <xQueueGenericSend+0x16c>
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004512:	b25b      	sxtb	r3, r3
 8004514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004518:	d103      	bne.n	8004522 <xQueueGenericSend+0x182>
 800451a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004522:	f002 fa17 	bl	8006954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004526:	1d3a      	adds	r2, r7, #4
 8004528:	f107 0314 	add.w	r3, r7, #20
 800452c:	4611      	mov	r1, r2
 800452e:	4618      	mov	r0, r3
 8004530:	f001 f9b8 	bl	80058a4 <xTaskCheckForTimeOut>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d124      	bne.n	8004584 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800453a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800453c:	f000 fc52 	bl	8004de4 <prvIsQueueFull>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d018      	beq.n	8004578 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004548:	3310      	adds	r3, #16
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f001 f8e0 	bl	8005714 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004556:	f000 fbdd 	bl	8004d14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800455a:	f000 ff15 	bl	8005388 <xTaskResumeAll>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	f47f af7c 	bne.w	800445e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004566:	4b0c      	ldr	r3, [pc, #48]	; (8004598 <xQueueGenericSend+0x1f8>)
 8004568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800456c:	601a      	str	r2, [r3, #0]
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	f3bf 8f6f 	isb	sy
 8004576:	e772      	b.n	800445e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004578:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800457a:	f000 fbcb 	bl	8004d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800457e:	f000 ff03 	bl	8005388 <xTaskResumeAll>
 8004582:	e76c      	b.n	800445e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004584:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004586:	f000 fbc5 	bl	8004d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800458a:	f000 fefd 	bl	8005388 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800458e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004590:	4618      	mov	r0, r3
 8004592:	3738      	adds	r7, #56	; 0x38
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	e000ed04 	.word	0xe000ed04

0800459c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b090      	sub	sp, #64	; 0x40
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
 80045a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80045ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80045b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b8:	f383 8811 	msr	BASEPRI, r3
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	f3bf 8f4f 	dsb	sy
 80045c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045c6:	bf00      	nop
 80045c8:	e7fe      	b.n	80045c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d103      	bne.n	80045d8 <xQueueGenericSendFromISR+0x3c>
 80045d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <xQueueGenericSendFromISR+0x40>
 80045d8:	2301      	movs	r3, #1
 80045da:	e000      	b.n	80045de <xQueueGenericSendFromISR+0x42>
 80045dc:	2300      	movs	r3, #0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10a      	bne.n	80045f8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80045e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e6:	f383 8811 	msr	BASEPRI, r3
 80045ea:	f3bf 8f6f 	isb	sy
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045f4:	bf00      	nop
 80045f6:	e7fe      	b.n	80045f6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d103      	bne.n	8004606 <xQueueGenericSendFromISR+0x6a>
 80045fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <xQueueGenericSendFromISR+0x6e>
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <xQueueGenericSendFromISR+0x70>
 800460a:	2300      	movs	r3, #0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10a      	bne.n	8004626 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004614:	f383 8811 	msr	BASEPRI, r3
 8004618:	f3bf 8f6f 	isb	sy
 800461c:	f3bf 8f4f 	dsb	sy
 8004620:	623b      	str	r3, [r7, #32]
}
 8004622:	bf00      	nop
 8004624:	e7fe      	b.n	8004624 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004626:	f002 fa47 	bl	8006ab8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800462a:	f3ef 8211 	mrs	r2, BASEPRI
 800462e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004632:	f383 8811 	msr	BASEPRI, r3
 8004636:	f3bf 8f6f 	isb	sy
 800463a:	f3bf 8f4f 	dsb	sy
 800463e:	61fa      	str	r2, [r7, #28]
 8004640:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004642:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004644:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004648:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800464a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <xQueueGenericSendFromISR+0xbc>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b02      	cmp	r3, #2
 8004656:	d12f      	bne.n	80046b8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800465e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004666:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	68b9      	ldr	r1, [r7, #8]
 800466c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800466e:	f000 fac1 	bl	8004bf4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004672:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467a:	d112      	bne.n	80046a2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800467c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	2b00      	cmp	r3, #0
 8004682:	d016      	beq.n	80046b2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004686:	3324      	adds	r3, #36	; 0x24
 8004688:	4618      	mov	r0, r3
 800468a:	f001 f893 	bl	80057b4 <xTaskRemoveFromEventList>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00e      	beq.n	80046b2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00b      	beq.n	80046b2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e007      	b.n	80046b2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80046a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80046a6:	3301      	adds	r3, #1
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	b25a      	sxtb	r2, r3
 80046ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80046b2:	2301      	movs	r3, #1
 80046b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80046b6:	e001      	b.n	80046bc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80046b8:	2300      	movs	r3, #0
 80046ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046be:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80046c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80046c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3740      	adds	r7, #64	; 0x40
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b08e      	sub	sp, #56	; 0x38
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80046e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10a      	bne.n	80046fc <xQueueGiveFromISR+0x2a>
	__asm volatile
 80046e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ea:	f383 8811 	msr	BASEPRI, r3
 80046ee:	f3bf 8f6f 	isb	sy
 80046f2:	f3bf 8f4f 	dsb	sy
 80046f6:	623b      	str	r3, [r7, #32]
}
 80046f8:	bf00      	nop
 80046fa:	e7fe      	b.n	80046fa <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80046fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00a      	beq.n	800471a <xQueueGiveFromISR+0x48>
	__asm volatile
 8004704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004708:	f383 8811 	msr	BASEPRI, r3
 800470c:	f3bf 8f6f 	isb	sy
 8004710:	f3bf 8f4f 	dsb	sy
 8004714:	61fb      	str	r3, [r7, #28]
}
 8004716:	bf00      	nop
 8004718:	e7fe      	b.n	8004718 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d103      	bne.n	800472a <xQueueGiveFromISR+0x58>
 8004722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <xQueueGiveFromISR+0x5c>
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <xQueueGiveFromISR+0x5e>
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10a      	bne.n	800474a <xQueueGiveFromISR+0x78>
	__asm volatile
 8004734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004738:	f383 8811 	msr	BASEPRI, r3
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	61bb      	str	r3, [r7, #24]
}
 8004746:	bf00      	nop
 8004748:	e7fe      	b.n	8004748 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800474a:	f002 f9b5 	bl	8006ab8 <vPortValidateInterruptPriority>
	__asm volatile
 800474e:	f3ef 8211 	mrs	r2, BASEPRI
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	617a      	str	r2, [r7, #20]
 8004764:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004766:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004768:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800476a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004776:	429a      	cmp	r2, r3
 8004778:	d22b      	bcs.n	80047d2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800477a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004780:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004786:	1c5a      	adds	r2, r3, #1
 8004788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800478c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004794:	d112      	bne.n	80047bc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479a:	2b00      	cmp	r3, #0
 800479c:	d016      	beq.n	80047cc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a0:	3324      	adds	r3, #36	; 0x24
 80047a2:	4618      	mov	r0, r3
 80047a4:	f001 f806 	bl	80057b4 <xTaskRemoveFromEventList>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00e      	beq.n	80047cc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00b      	beq.n	80047cc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2201      	movs	r2, #1
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	e007      	b.n	80047cc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80047bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047c0:	3301      	adds	r3, #1
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	b25a      	sxtb	r2, r3
 80047c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80047cc:	2301      	movs	r3, #1
 80047ce:	637b      	str	r3, [r7, #52]	; 0x34
 80047d0:	e001      	b.n	80047d6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80047d2:	2300      	movs	r3, #0
 80047d4:	637b      	str	r3, [r7, #52]	; 0x34
 80047d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f383 8811 	msr	BASEPRI, r3
}
 80047e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80047e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3738      	adds	r7, #56	; 0x38
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b08c      	sub	sp, #48	; 0x30
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80047f8:	2300      	movs	r3, #0
 80047fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10a      	bne.n	800481c <xQueueReceive+0x30>
	__asm volatile
 8004806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480a:	f383 8811 	msr	BASEPRI, r3
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	f3bf 8f4f 	dsb	sy
 8004816:	623b      	str	r3, [r7, #32]
}
 8004818:	bf00      	nop
 800481a:	e7fe      	b.n	800481a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d103      	bne.n	800482a <xQueueReceive+0x3e>
 8004822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d101      	bne.n	800482e <xQueueReceive+0x42>
 800482a:	2301      	movs	r3, #1
 800482c:	e000      	b.n	8004830 <xQueueReceive+0x44>
 800482e:	2300      	movs	r3, #0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10a      	bne.n	800484a <xQueueReceive+0x5e>
	__asm volatile
 8004834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004838:	f383 8811 	msr	BASEPRI, r3
 800483c:	f3bf 8f6f 	isb	sy
 8004840:	f3bf 8f4f 	dsb	sy
 8004844:	61fb      	str	r3, [r7, #28]
}
 8004846:	bf00      	nop
 8004848:	e7fe      	b.n	8004848 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800484a:	f001 f973 	bl	8005b34 <xTaskGetSchedulerState>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d102      	bne.n	800485a <xQueueReceive+0x6e>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <xQueueReceive+0x72>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <xQueueReceive+0x74>
 800485e:	2300      	movs	r3, #0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10a      	bne.n	800487a <xQueueReceive+0x8e>
	__asm volatile
 8004864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004868:	f383 8811 	msr	BASEPRI, r3
 800486c:	f3bf 8f6f 	isb	sy
 8004870:	f3bf 8f4f 	dsb	sy
 8004874:	61bb      	str	r3, [r7, #24]
}
 8004876:	bf00      	nop
 8004878:	e7fe      	b.n	8004878 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800487a:	f002 f83b 	bl	80068f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004882:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	2b00      	cmp	r3, #0
 8004888:	d01f      	beq.n	80048ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800488a:	68b9      	ldr	r1, [r7, #8]
 800488c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800488e:	f000 fa1b 	bl	8004cc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004894:	1e5a      	subs	r2, r3, #1
 8004896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004898:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00f      	beq.n	80048c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	3310      	adds	r3, #16
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 ff84 	bl	80057b4 <xTaskRemoveFromEventList>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d007      	beq.n	80048c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80048b2:	4b3d      	ldr	r3, [pc, #244]	; (80049a8 <xQueueReceive+0x1bc>)
 80048b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80048c2:	f002 f847 	bl	8006954 <vPortExitCritical>
				return pdPASS;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e069      	b.n	800499e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d103      	bne.n	80048d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048d0:	f002 f840 	bl	8006954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80048d4:	2300      	movs	r3, #0
 80048d6:	e062      	b.n	800499e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048de:	f107 0310 	add.w	r3, r7, #16
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 ffc8 	bl	8005878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048e8:	2301      	movs	r3, #1
 80048ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048ec:	f002 f832 	bl	8006954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048f0:	f000 fd3c 	bl	800536c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048f4:	f001 fffe 	bl	80068f4 <vPortEnterCritical>
 80048f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048fe:	b25b      	sxtb	r3, r3
 8004900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004904:	d103      	bne.n	800490e <xQueueReceive+0x122>
 8004906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800490e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004910:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004914:	b25b      	sxtb	r3, r3
 8004916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800491a:	d103      	bne.n	8004924 <xQueueReceive+0x138>
 800491c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004924:	f002 f816 	bl	8006954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004928:	1d3a      	adds	r2, r7, #4
 800492a:	f107 0310 	add.w	r3, r7, #16
 800492e:	4611      	mov	r1, r2
 8004930:	4618      	mov	r0, r3
 8004932:	f000 ffb7 	bl	80058a4 <xTaskCheckForTimeOut>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d123      	bne.n	8004984 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800493c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800493e:	f000 fa3b 	bl	8004db8 <prvIsQueueEmpty>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d017      	beq.n	8004978 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494a:	3324      	adds	r3, #36	; 0x24
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	4611      	mov	r1, r2
 8004950:	4618      	mov	r0, r3
 8004952:	f000 fedf 	bl	8005714 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004956:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004958:	f000 f9dc 	bl	8004d14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800495c:	f000 fd14 	bl	8005388 <xTaskResumeAll>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d189      	bne.n	800487a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004966:	4b10      	ldr	r3, [pc, #64]	; (80049a8 <xQueueReceive+0x1bc>)
 8004968:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	e780      	b.n	800487a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004978:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800497a:	f000 f9cb 	bl	8004d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800497e:	f000 fd03 	bl	8005388 <xTaskResumeAll>
 8004982:	e77a      	b.n	800487a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004984:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004986:	f000 f9c5 	bl	8004d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800498a:	f000 fcfd 	bl	8005388 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800498e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004990:	f000 fa12 	bl	8004db8 <prvIsQueueEmpty>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	f43f af6f 	beq.w	800487a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800499c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3730      	adds	r7, #48	; 0x30
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	e000ed04 	.word	0xe000ed04

080049ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08e      	sub	sp, #56	; 0x38
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80049b6:	2300      	movs	r3, #0
 80049b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80049be:	2300      	movs	r3, #0
 80049c0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80049c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10a      	bne.n	80049de <xQueueSemaphoreTake+0x32>
	__asm volatile
 80049c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	623b      	str	r3, [r7, #32]
}
 80049da:	bf00      	nop
 80049dc:	e7fe      	b.n	80049dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80049de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80049e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ea:	f383 8811 	msr	BASEPRI, r3
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	61fb      	str	r3, [r7, #28]
}
 80049f8:	bf00      	nop
 80049fa:	e7fe      	b.n	80049fa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049fc:	f001 f89a 	bl	8005b34 <xTaskGetSchedulerState>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d102      	bne.n	8004a0c <xQueueSemaphoreTake+0x60>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <xQueueSemaphoreTake+0x64>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e000      	b.n	8004a12 <xQueueSemaphoreTake+0x66>
 8004a10:	2300      	movs	r3, #0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10a      	bne.n	8004a2c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1a:	f383 8811 	msr	BASEPRI, r3
 8004a1e:	f3bf 8f6f 	isb	sy
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	61bb      	str	r3, [r7, #24]
}
 8004a28:	bf00      	nop
 8004a2a:	e7fe      	b.n	8004a2a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a2c:	f001 ff62 	bl	80068f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a34:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d024      	beq.n	8004a86 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3e:	1e5a      	subs	r2, r3, #1
 8004a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a42:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d104      	bne.n	8004a56 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004a4c:	f001 fa1a 	bl	8005e84 <pvTaskIncrementMutexHeldCount>
 8004a50:	4602      	mov	r2, r0
 8004a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a54:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00f      	beq.n	8004a7e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a60:	3310      	adds	r3, #16
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fea6 	bl	80057b4 <xTaskRemoveFromEventList>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d007      	beq.n	8004a7e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a6e:	4b54      	ldr	r3, [pc, #336]	; (8004bc0 <xQueueSemaphoreTake+0x214>)
 8004a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	f3bf 8f4f 	dsb	sy
 8004a7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a7e:	f001 ff69 	bl	8006954 <vPortExitCritical>
				return pdPASS;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e097      	b.n	8004bb6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d111      	bne.n	8004ab0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a96:	f383 8811 	msr	BASEPRI, r3
 8004a9a:	f3bf 8f6f 	isb	sy
 8004a9e:	f3bf 8f4f 	dsb	sy
 8004aa2:	617b      	str	r3, [r7, #20]
}
 8004aa4:	bf00      	nop
 8004aa6:	e7fe      	b.n	8004aa6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004aa8:	f001 ff54 	bl	8006954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004aac:	2300      	movs	r3, #0
 8004aae:	e082      	b.n	8004bb6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d106      	bne.n	8004ac4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ab6:	f107 030c 	add.w	r3, r7, #12
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 fedc 	bl	8005878 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ac4:	f001 ff46 	bl	8006954 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ac8:	f000 fc50 	bl	800536c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004acc:	f001 ff12 	bl	80068f4 <vPortEnterCritical>
 8004ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ad2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad6:	b25b      	sxtb	r3, r3
 8004ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004adc:	d103      	bne.n	8004ae6 <xQueueSemaphoreTake+0x13a>
 8004ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004aec:	b25b      	sxtb	r3, r3
 8004aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af2:	d103      	bne.n	8004afc <xQueueSemaphoreTake+0x150>
 8004af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004afc:	f001 ff2a 	bl	8006954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b00:	463a      	mov	r2, r7
 8004b02:	f107 030c 	add.w	r3, r7, #12
 8004b06:	4611      	mov	r1, r2
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f000 fecb 	bl	80058a4 <xTaskCheckForTimeOut>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d132      	bne.n	8004b7a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b16:	f000 f94f 	bl	8004db8 <prvIsQueueEmpty>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d026      	beq.n	8004b6e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d109      	bne.n	8004b3c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004b28:	f001 fee4 	bl	80068f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f001 f81d 	bl	8005b70 <xTaskPriorityInherit>
 8004b36:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004b38:	f001 ff0c 	bl	8006954 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3e:	3324      	adds	r3, #36	; 0x24
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	4611      	mov	r1, r2
 8004b44:	4618      	mov	r0, r3
 8004b46:	f000 fde5 	bl	8005714 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b4c:	f000 f8e2 	bl	8004d14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b50:	f000 fc1a 	bl	8005388 <xTaskResumeAll>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f47f af68 	bne.w	8004a2c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004b5c:	4b18      	ldr	r3, [pc, #96]	; (8004bc0 <xQueueSemaphoreTake+0x214>)
 8004b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	e75e      	b.n	8004a2c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004b6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b70:	f000 f8d0 	bl	8004d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b74:	f000 fc08 	bl	8005388 <xTaskResumeAll>
 8004b78:	e758      	b.n	8004a2c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004b7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b7c:	f000 f8ca 	bl	8004d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b80:	f000 fc02 	bl	8005388 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b86:	f000 f917 	bl	8004db8 <prvIsQueueEmpty>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f43f af4d 	beq.w	8004a2c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00d      	beq.n	8004bb4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004b98:	f001 feac 	bl	80068f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004b9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b9e:	f000 f811 	bl	8004bc4 <prvGetDisinheritPriorityAfterTimeout>
 8004ba2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004baa:	4618      	mov	r0, r3
 8004bac:	f001 f8dc 	bl	8005d68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004bb0:	f001 fed0 	bl	8006954 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004bb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3738      	adds	r7, #56	; 0x38
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	e000ed04 	.word	0xe000ed04

08004bc4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d006      	beq.n	8004be2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f1c3 0307 	rsb	r3, r3, #7
 8004bde:	60fb      	str	r3, [r7, #12]
 8004be0:	e001      	b.n	8004be6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004be2:	2300      	movs	r3, #0
 8004be4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004be6:	68fb      	ldr	r3, [r7, #12]
	}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004c00:	2300      	movs	r3, #0
 8004c02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10d      	bne.n	8004c2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d14d      	bne.n	8004cb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f001 f81c 	bl	8005c5c <xTaskPriorityDisinherit>
 8004c24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	609a      	str	r2, [r3, #8]
 8004c2c:	e043      	b.n	8004cb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d119      	bne.n	8004c68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6858      	ldr	r0, [r3, #4]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	68b9      	ldr	r1, [r7, #8]
 8004c40:	f002 f98a 	bl	8006f58 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4c:	441a      	add	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d32b      	bcc.n	8004cb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	605a      	str	r2, [r3, #4]
 8004c66:	e026      	b.n	8004cb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	68d8      	ldr	r0, [r3, #12]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c70:	461a      	mov	r2, r3
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	f002 f970 	bl	8006f58 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c80:	425b      	negs	r3, r3
 8004c82:	441a      	add	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d207      	bcs.n	8004ca4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	689a      	ldr	r2, [r3, #8]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9c:	425b      	negs	r3, r3
 8004c9e:	441a      	add	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d105      	bne.n	8004cb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004cbe:	697b      	ldr	r3, [r7, #20]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3718      	adds	r7, #24
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d018      	beq.n	8004d0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68da      	ldr	r2, [r3, #12]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	441a      	add	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68da      	ldr	r2, [r3, #12]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d303      	bcc.n	8004cfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68d9      	ldr	r1, [r3, #12]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d04:	461a      	mov	r2, r3
 8004d06:	6838      	ldr	r0, [r7, #0]
 8004d08:	f002 f926 	bl	8006f58 <memcpy>
	}
}
 8004d0c:	bf00      	nop
 8004d0e:	3708      	adds	r7, #8
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d1c:	f001 fdea 	bl	80068f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d28:	e011      	b.n	8004d4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d012      	beq.n	8004d58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	3324      	adds	r3, #36	; 0x24
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 fd3c 	bl	80057b4 <xTaskRemoveFromEventList>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d42:	f000 fe11 	bl	8005968 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	dce9      	bgt.n	8004d2a <prvUnlockQueue+0x16>
 8004d56:	e000      	b.n	8004d5a <prvUnlockQueue+0x46>
					break;
 8004d58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	22ff      	movs	r2, #255	; 0xff
 8004d5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004d62:	f001 fdf7 	bl	8006954 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d66:	f001 fdc5 	bl	80068f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d72:	e011      	b.n	8004d98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d012      	beq.n	8004da2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	3310      	adds	r3, #16
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 fd17 	bl	80057b4 <xTaskRemoveFromEventList>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d8c:	f000 fdec 	bl	8005968 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d90:	7bbb      	ldrb	r3, [r7, #14]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	dce9      	bgt.n	8004d74 <prvUnlockQueue+0x60>
 8004da0:	e000      	b.n	8004da4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004da2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	22ff      	movs	r2, #255	; 0xff
 8004da8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004dac:	f001 fdd2 	bl	8006954 <vPortExitCritical>
}
 8004db0:	bf00      	nop
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004dc0:	f001 fd98 	bl	80068f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d102      	bne.n	8004dd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	60fb      	str	r3, [r7, #12]
 8004dd0:	e001      	b.n	8004dd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dd6:	f001 fdbd 	bl	8006954 <vPortExitCritical>

	return xReturn;
 8004dda:	68fb      	ldr	r3, [r7, #12]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004dec:	f001 fd82 	bl	80068f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d102      	bne.n	8004e02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	60fb      	str	r3, [r7, #12]
 8004e00:	e001      	b.n	8004e06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e06:	f001 fda5 	bl	8006954 <vPortExitCritical>

	return xReturn;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e1e:	2300      	movs	r3, #0
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	e014      	b.n	8004e4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004e24:	4a0f      	ldr	r2, [pc, #60]	; (8004e64 <vQueueAddToRegistry+0x50>)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10b      	bne.n	8004e48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004e30:	490c      	ldr	r1, [pc, #48]	; (8004e64 <vQueueAddToRegistry+0x50>)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e3a:	4a0a      	ldr	r2, [pc, #40]	; (8004e64 <vQueueAddToRegistry+0x50>)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4413      	add	r3, r2
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e46:	e006      	b.n	8004e56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	60fb      	str	r3, [r7, #12]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2b07      	cmp	r3, #7
 8004e52:	d9e7      	bls.n	8004e24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	24000898 	.word	0x24000898

08004e68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e78:	f001 fd3c 	bl	80068f4 <vPortEnterCritical>
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e82:	b25b      	sxtb	r3, r3
 8004e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e88:	d103      	bne.n	8004e92 <vQueueWaitForMessageRestricted+0x2a>
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e98:	b25b      	sxtb	r3, r3
 8004e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e9e:	d103      	bne.n	8004ea8 <vQueueWaitForMessageRestricted+0x40>
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ea8:	f001 fd54 	bl	8006954 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d106      	bne.n	8004ec2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	3324      	adds	r3, #36	; 0x24
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	68b9      	ldr	r1, [r7, #8]
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f000 fc4d 	bl	800575c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004ec2:	6978      	ldr	r0, [r7, #20]
 8004ec4:	f7ff ff26 	bl	8004d14 <prvUnlockQueue>
	}
 8004ec8:	bf00      	nop
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b08e      	sub	sp, #56	; 0x38
 8004ed4:	af04      	add	r7, sp, #16
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10a      	bne.n	8004efa <xTaskCreateStatic+0x2a>
	__asm volatile
 8004ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee8:	f383 8811 	msr	BASEPRI, r3
 8004eec:	f3bf 8f6f 	isb	sy
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	623b      	str	r3, [r7, #32]
}
 8004ef6:	bf00      	nop
 8004ef8:	e7fe      	b.n	8004ef8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10a      	bne.n	8004f16 <xTaskCreateStatic+0x46>
	__asm volatile
 8004f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f04:	f383 8811 	msr	BASEPRI, r3
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	61fb      	str	r3, [r7, #28]
}
 8004f12:	bf00      	nop
 8004f14:	e7fe      	b.n	8004f14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f16:	23b4      	movs	r3, #180	; 0xb4
 8004f18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	2bb4      	cmp	r3, #180	; 0xb4
 8004f1e:	d00a      	beq.n	8004f36 <xTaskCreateStatic+0x66>
	__asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	61bb      	str	r3, [r7, #24]
}
 8004f32:	bf00      	nop
 8004f34:	e7fe      	b.n	8004f34 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d01e      	beq.n	8004f7c <xTaskCreateStatic+0xac>
 8004f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d01b      	beq.n	8004f7c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f50:	2202      	movs	r2, #2
 8004f52:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f56:	2300      	movs	r3, #0
 8004f58:	9303      	str	r3, [sp, #12]
 8004f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5c:	9302      	str	r3, [sp, #8]
 8004f5e:	f107 0314 	add.w	r3, r7, #20
 8004f62:	9301      	str	r3, [sp, #4]
 8004f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	68b9      	ldr	r1, [r7, #8]
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 f850 	bl	8005014 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f76:	f000 f8eb 	bl	8005150 <prvAddNewTaskToReadyList>
 8004f7a:	e001      	b.n	8004f80 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f80:	697b      	ldr	r3, [r7, #20]
	}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3728      	adds	r7, #40	; 0x28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b08c      	sub	sp, #48	; 0x30
 8004f8e:	af04      	add	r7, sp, #16
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	4613      	mov	r3, r2
 8004f98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f9a:	88fb      	ldrh	r3, [r7, #6]
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f001 fdca 	bl	8006b38 <pvPortMalloc>
 8004fa4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00e      	beq.n	8004fca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fac:	20b4      	movs	r0, #180	; 0xb4
 8004fae:	f001 fdc3 	bl	8006b38 <pvPortMalloc>
 8004fb2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d003      	beq.n	8004fc2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	631a      	str	r2, [r3, #48]	; 0x30
 8004fc0:	e005      	b.n	8004fce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fc2:	6978      	ldr	r0, [r7, #20]
 8004fc4:	f001 fe84 	bl	8006cd0 <vPortFree>
 8004fc8:	e001      	b.n	8004fce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d017      	beq.n	8005004 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004fdc:	88fa      	ldrh	r2, [r7, #6]
 8004fde:	2300      	movs	r3, #0
 8004fe0:	9303      	str	r3, [sp, #12]
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	9302      	str	r3, [sp, #8]
 8004fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fe8:	9301      	str	r3, [sp, #4]
 8004fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	68b9      	ldr	r1, [r7, #8]
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 f80e 	bl	8005014 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ff8:	69f8      	ldr	r0, [r7, #28]
 8004ffa:	f000 f8a9 	bl	8005150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ffe:	2301      	movs	r3, #1
 8005000:	61bb      	str	r3, [r7, #24]
 8005002:	e002      	b.n	800500a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005004:	f04f 33ff 	mov.w	r3, #4294967295
 8005008:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800500a:	69bb      	ldr	r3, [r7, #24]
	}
 800500c:	4618      	mov	r0, r3
 800500e:	3720      	adds	r7, #32
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b088      	sub	sp, #32
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
 8005020:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005024:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800502c:	440b      	add	r3, r1
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	f023 0307 	bic.w	r3, r3, #7
 800503a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	f003 0307 	and.w	r3, r3, #7
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <prvInitialiseNewTask+0x48>
	__asm volatile
 8005046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800504a:	f383 8811 	msr	BASEPRI, r3
 800504e:	f3bf 8f6f 	isb	sy
 8005052:	f3bf 8f4f 	dsb	sy
 8005056:	617b      	str	r3, [r7, #20]
}
 8005058:	bf00      	nop
 800505a:	e7fe      	b.n	800505a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d01f      	beq.n	80050a2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005062:	2300      	movs	r3, #0
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	e012      	b.n	800508e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	4413      	add	r3, r2
 800506e:	7819      	ldrb	r1, [r3, #0]
 8005070:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	4413      	add	r3, r2
 8005076:	3334      	adds	r3, #52	; 0x34
 8005078:	460a      	mov	r2, r1
 800507a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	4413      	add	r3, r2
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d006      	beq.n	8005096 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	3301      	adds	r3, #1
 800508c:	61fb      	str	r3, [r7, #28]
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	2b0f      	cmp	r3, #15
 8005092:	d9e9      	bls.n	8005068 <prvInitialiseNewTask+0x54>
 8005094:	e000      	b.n	8005098 <prvInitialiseNewTask+0x84>
			{
				break;
 8005096:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050a0:	e003      	b.n	80050aa <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ac:	2b06      	cmp	r3, #6
 80050ae:	d901      	bls.n	80050b4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050b0:	2306      	movs	r3, #6
 80050b2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050b8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050be:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80050c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c2:	2200      	movs	r2, #0
 80050c4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c8:	3304      	adds	r3, #4
 80050ca:	4618      	mov	r0, r3
 80050cc:	f7fe ff99 	bl	8004002 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d2:	3318      	adds	r3, #24
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7fe ff94 	bl	8004002 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80050da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e2:	f1c3 0207 	rsb	r2, r3, #7
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80050ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050ee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80050f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f2:	2200      	movs	r2, #0
 80050f4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80050f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005102:	334c      	adds	r3, #76	; 0x4c
 8005104:	2260      	movs	r2, #96	; 0x60
 8005106:	2100      	movs	r1, #0
 8005108:	4618      	mov	r0, r3
 800510a:	f001 ff33 	bl	8006f74 <memset>
 800510e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005110:	4a0c      	ldr	r2, [pc, #48]	; (8005144 <prvInitialiseNewTask+0x130>)
 8005112:	651a      	str	r2, [r3, #80]	; 0x50
 8005114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005116:	4a0c      	ldr	r2, [pc, #48]	; (8005148 <prvInitialiseNewTask+0x134>)
 8005118:	655a      	str	r2, [r3, #84]	; 0x54
 800511a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511c:	4a0b      	ldr	r2, [pc, #44]	; (800514c <prvInitialiseNewTask+0x138>)
 800511e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	68f9      	ldr	r1, [r7, #12]
 8005124:	69b8      	ldr	r0, [r7, #24]
 8005126:	f001 fab5 	bl	8006694 <pxPortInitialiseStack>
 800512a:	4602      	mov	r2, r0
 800512c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005132:	2b00      	cmp	r3, #0
 8005134:	d002      	beq.n	800513c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005138:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800513a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800513c:	bf00      	nop
 800513e:	3720      	adds	r7, #32
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	080072f0 	.word	0x080072f0
 8005148:	08007310 	.word	0x08007310
 800514c:	080072d0 	.word	0x080072d0

08005150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005158:	f001 fbcc 	bl	80068f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800515c:	4b2a      	ldr	r3, [pc, #168]	; (8005208 <prvAddNewTaskToReadyList+0xb8>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a29      	ldr	r2, [pc, #164]	; (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005166:	4b29      	ldr	r3, [pc, #164]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800516e:	4a27      	ldr	r2, [pc, #156]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005174:	4b24      	ldr	r3, [pc, #144]	; (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800517c:	f000 fc18 	bl	80059b0 <prvInitialiseTaskLists>
 8005180:	e00d      	b.n	800519e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005182:	4b23      	ldr	r3, [pc, #140]	; (8005210 <prvAddNewTaskToReadyList+0xc0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800518a:	4b20      	ldr	r3, [pc, #128]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005194:	429a      	cmp	r2, r3
 8005196:	d802      	bhi.n	800519e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005198:	4a1c      	ldr	r2, [pc, #112]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800519e:	4b1d      	ldr	r3, [pc, #116]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a1b      	ldr	r2, [pc, #108]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ac:	2201      	movs	r2, #1
 80051ae:	409a      	lsls	r2, r3
 80051b0:	4b19      	ldr	r3, [pc, #100]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	4a18      	ldr	r2, [pc, #96]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4a15      	ldr	r2, [pc, #84]	; (800521c <prvAddNewTaskToReadyList+0xcc>)
 80051c8:	441a      	add	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4619      	mov	r1, r3
 80051d0:	4610      	mov	r0, r2
 80051d2:	f7fe ff23 	bl	800401c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051d6:	f001 fbbd 	bl	8006954 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051da:	4b0d      	ldr	r3, [pc, #52]	; (8005210 <prvAddNewTaskToReadyList+0xc0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00e      	beq.n	8005200 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051e2:	4b0a      	ldr	r3, [pc, #40]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d207      	bcs.n	8005200 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051f0:	4b0b      	ldr	r3, [pc, #44]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	240009d8 	.word	0x240009d8
 800520c:	240008d8 	.word	0x240008d8
 8005210:	240009e4 	.word	0x240009e4
 8005214:	240009f4 	.word	0x240009f4
 8005218:	240009e0 	.word	0x240009e0
 800521c:	240008dc 	.word	0x240008dc
 8005220:	e000ed04 	.word	0xe000ed04

08005224 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d017      	beq.n	8005266 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005236:	4b13      	ldr	r3, [pc, #76]	; (8005284 <vTaskDelay+0x60>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <vTaskDelay+0x30>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60bb      	str	r3, [r7, #8]
}
 8005250:	bf00      	nop
 8005252:	e7fe      	b.n	8005252 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005254:	f000 f88a 	bl	800536c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005258:	2100      	movs	r1, #0
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fe26 	bl	8005eac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005260:	f000 f892 	bl	8005388 <xTaskResumeAll>
 8005264:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d107      	bne.n	800527c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800526c:	4b06      	ldr	r3, [pc, #24]	; (8005288 <vTaskDelay+0x64>)
 800526e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800527c:	bf00      	nop
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	24000a00 	.word	0x24000a00
 8005288:	e000ed04 	.word	0xe000ed04

0800528c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08a      	sub	sp, #40	; 0x28
 8005290:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005292:	2300      	movs	r3, #0
 8005294:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800529a:	463a      	mov	r2, r7
 800529c:	1d39      	adds	r1, r7, #4
 800529e:	f107 0308 	add.w	r3, r7, #8
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fb f824 	bl	80002f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052a8:	6839      	ldr	r1, [r7, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	9202      	str	r2, [sp, #8]
 80052b0:	9301      	str	r3, [sp, #4]
 80052b2:	2300      	movs	r3, #0
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	2300      	movs	r3, #0
 80052b8:	460a      	mov	r2, r1
 80052ba:	4924      	ldr	r1, [pc, #144]	; (800534c <vTaskStartScheduler+0xc0>)
 80052bc:	4824      	ldr	r0, [pc, #144]	; (8005350 <vTaskStartScheduler+0xc4>)
 80052be:	f7ff fe07 	bl	8004ed0 <xTaskCreateStatic>
 80052c2:	4603      	mov	r3, r0
 80052c4:	4a23      	ldr	r2, [pc, #140]	; (8005354 <vTaskStartScheduler+0xc8>)
 80052c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052c8:	4b22      	ldr	r3, [pc, #136]	; (8005354 <vTaskStartScheduler+0xc8>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052d0:	2301      	movs	r3, #1
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	e001      	b.n	80052da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d102      	bne.n	80052e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80052e0:	f000 fe4a 	bl	8005f78 <xTimerCreateTimerTask>
 80052e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d11b      	bne.n	8005324 <vTaskStartScheduler+0x98>
	__asm volatile
 80052ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f0:	f383 8811 	msr	BASEPRI, r3
 80052f4:	f3bf 8f6f 	isb	sy
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	613b      	str	r3, [r7, #16]
}
 80052fe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005300:	4b15      	ldr	r3, [pc, #84]	; (8005358 <vTaskStartScheduler+0xcc>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	334c      	adds	r3, #76	; 0x4c
 8005306:	4a15      	ldr	r2, [pc, #84]	; (800535c <vTaskStartScheduler+0xd0>)
 8005308:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800530a:	4b15      	ldr	r3, [pc, #84]	; (8005360 <vTaskStartScheduler+0xd4>)
 800530c:	f04f 32ff 	mov.w	r2, #4294967295
 8005310:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005312:	4b14      	ldr	r3, [pc, #80]	; (8005364 <vTaskStartScheduler+0xd8>)
 8005314:	2201      	movs	r2, #1
 8005316:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005318:	4b13      	ldr	r3, [pc, #76]	; (8005368 <vTaskStartScheduler+0xdc>)
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800531e:	f001 fa47 	bl	80067b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005322:	e00e      	b.n	8005342 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532a:	d10a      	bne.n	8005342 <vTaskStartScheduler+0xb6>
	__asm volatile
 800532c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005330:	f383 8811 	msr	BASEPRI, r3
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	60fb      	str	r3, [r7, #12]
}
 800533e:	bf00      	nop
 8005340:	e7fe      	b.n	8005340 <vTaskStartScheduler+0xb4>
}
 8005342:	bf00      	nop
 8005344:	3718      	adds	r7, #24
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	08007268 	.word	0x08007268
 8005350:	08005981 	.word	0x08005981
 8005354:	240009fc 	.word	0x240009fc
 8005358:	240008d8 	.word	0x240008d8
 800535c:	24000014 	.word	0x24000014
 8005360:	240009f8 	.word	0x240009f8
 8005364:	240009e4 	.word	0x240009e4
 8005368:	240009dc 	.word	0x240009dc

0800536c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800536c:	b480      	push	{r7}
 800536e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005370:	4b04      	ldr	r3, [pc, #16]	; (8005384 <vTaskSuspendAll+0x18>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	3301      	adds	r3, #1
 8005376:	4a03      	ldr	r2, [pc, #12]	; (8005384 <vTaskSuspendAll+0x18>)
 8005378:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800537a:	bf00      	nop
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr
 8005384:	24000a00 	.word	0x24000a00

08005388 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800538e:	2300      	movs	r3, #0
 8005390:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005392:	2300      	movs	r3, #0
 8005394:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005396:	4b41      	ldr	r3, [pc, #260]	; (800549c <xTaskResumeAll+0x114>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10a      	bne.n	80053b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800539e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	603b      	str	r3, [r7, #0]
}
 80053b0:	bf00      	nop
 80053b2:	e7fe      	b.n	80053b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053b4:	f001 fa9e 	bl	80068f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053b8:	4b38      	ldr	r3, [pc, #224]	; (800549c <xTaskResumeAll+0x114>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3b01      	subs	r3, #1
 80053be:	4a37      	ldr	r2, [pc, #220]	; (800549c <xTaskResumeAll+0x114>)
 80053c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053c2:	4b36      	ldr	r3, [pc, #216]	; (800549c <xTaskResumeAll+0x114>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d161      	bne.n	800548e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053ca:	4b35      	ldr	r3, [pc, #212]	; (80054a0 <xTaskResumeAll+0x118>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d05d      	beq.n	800548e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053d2:	e02e      	b.n	8005432 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053d4:	4b33      	ldr	r3, [pc, #204]	; (80054a4 <xTaskResumeAll+0x11c>)
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3318      	adds	r3, #24
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7fe fe78 	bl	80040d6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	3304      	adds	r3, #4
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fe fe73 	bl	80040d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f4:	2201      	movs	r2, #1
 80053f6:	409a      	lsls	r2, r3
 80053f8:	4b2b      	ldr	r3, [pc, #172]	; (80054a8 <xTaskResumeAll+0x120>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	4a2a      	ldr	r2, [pc, #168]	; (80054a8 <xTaskResumeAll+0x120>)
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005406:	4613      	mov	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	4413      	add	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4a27      	ldr	r2, [pc, #156]	; (80054ac <xTaskResumeAll+0x124>)
 8005410:	441a      	add	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	3304      	adds	r3, #4
 8005416:	4619      	mov	r1, r3
 8005418:	4610      	mov	r0, r2
 800541a:	f7fe fdff 	bl	800401c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005422:	4b23      	ldr	r3, [pc, #140]	; (80054b0 <xTaskResumeAll+0x128>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005428:	429a      	cmp	r2, r3
 800542a:	d302      	bcc.n	8005432 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800542c:	4b21      	ldr	r3, [pc, #132]	; (80054b4 <xTaskResumeAll+0x12c>)
 800542e:	2201      	movs	r2, #1
 8005430:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005432:	4b1c      	ldr	r3, [pc, #112]	; (80054a4 <xTaskResumeAll+0x11c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1cc      	bne.n	80053d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005440:	f000 fb58 	bl	8005af4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005444:	4b1c      	ldr	r3, [pc, #112]	; (80054b8 <xTaskResumeAll+0x130>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d010      	beq.n	8005472 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005450:	f000 f846 	bl	80054e0 <xTaskIncrementTick>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d002      	beq.n	8005460 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800545a:	4b16      	ldr	r3, [pc, #88]	; (80054b4 <xTaskResumeAll+0x12c>)
 800545c:	2201      	movs	r2, #1
 800545e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3b01      	subs	r3, #1
 8005464:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1f1      	bne.n	8005450 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800546c:	4b12      	ldr	r3, [pc, #72]	; (80054b8 <xTaskResumeAll+0x130>)
 800546e:	2200      	movs	r2, #0
 8005470:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005472:	4b10      	ldr	r3, [pc, #64]	; (80054b4 <xTaskResumeAll+0x12c>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d009      	beq.n	800548e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800547a:	2301      	movs	r3, #1
 800547c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800547e:	4b0f      	ldr	r3, [pc, #60]	; (80054bc <xTaskResumeAll+0x134>)
 8005480:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800548e:	f001 fa61 	bl	8006954 <vPortExitCritical>

	return xAlreadyYielded;
 8005492:	68bb      	ldr	r3, [r7, #8]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	24000a00 	.word	0x24000a00
 80054a0:	240009d8 	.word	0x240009d8
 80054a4:	24000998 	.word	0x24000998
 80054a8:	240009e0 	.word	0x240009e0
 80054ac:	240008dc 	.word	0x240008dc
 80054b0:	240008d8 	.word	0x240008d8
 80054b4:	240009ec 	.word	0x240009ec
 80054b8:	240009e8 	.word	0x240009e8
 80054bc:	e000ed04 	.word	0xe000ed04

080054c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80054c6:	4b05      	ldr	r3, [pc, #20]	; (80054dc <xTaskGetTickCount+0x1c>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80054cc:	687b      	ldr	r3, [r7, #4]
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	240009dc 	.word	0x240009dc

080054e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054e6:	2300      	movs	r3, #0
 80054e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054ea:	4b4e      	ldr	r3, [pc, #312]	; (8005624 <xTaskIncrementTick+0x144>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f040 808e 	bne.w	8005610 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054f4:	4b4c      	ldr	r3, [pc, #304]	; (8005628 <xTaskIncrementTick+0x148>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3301      	adds	r3, #1
 80054fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054fc:	4a4a      	ldr	r2, [pc, #296]	; (8005628 <xTaskIncrementTick+0x148>)
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d120      	bne.n	800554a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005508:	4b48      	ldr	r3, [pc, #288]	; (800562c <xTaskIncrementTick+0x14c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00a      	beq.n	8005528 <xTaskIncrementTick+0x48>
	__asm volatile
 8005512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005516:	f383 8811 	msr	BASEPRI, r3
 800551a:	f3bf 8f6f 	isb	sy
 800551e:	f3bf 8f4f 	dsb	sy
 8005522:	603b      	str	r3, [r7, #0]
}
 8005524:	bf00      	nop
 8005526:	e7fe      	b.n	8005526 <xTaskIncrementTick+0x46>
 8005528:	4b40      	ldr	r3, [pc, #256]	; (800562c <xTaskIncrementTick+0x14c>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	4b40      	ldr	r3, [pc, #256]	; (8005630 <xTaskIncrementTick+0x150>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a3e      	ldr	r2, [pc, #248]	; (800562c <xTaskIncrementTick+0x14c>)
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	4a3e      	ldr	r2, [pc, #248]	; (8005630 <xTaskIncrementTick+0x150>)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6013      	str	r3, [r2, #0]
 800553c:	4b3d      	ldr	r3, [pc, #244]	; (8005634 <xTaskIncrementTick+0x154>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3301      	adds	r3, #1
 8005542:	4a3c      	ldr	r2, [pc, #240]	; (8005634 <xTaskIncrementTick+0x154>)
 8005544:	6013      	str	r3, [r2, #0]
 8005546:	f000 fad5 	bl	8005af4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800554a:	4b3b      	ldr	r3, [pc, #236]	; (8005638 <xTaskIncrementTick+0x158>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	429a      	cmp	r2, r3
 8005552:	d348      	bcc.n	80055e6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005554:	4b35      	ldr	r3, [pc, #212]	; (800562c <xTaskIncrementTick+0x14c>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d104      	bne.n	8005568 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800555e:	4b36      	ldr	r3, [pc, #216]	; (8005638 <xTaskIncrementTick+0x158>)
 8005560:	f04f 32ff 	mov.w	r2, #4294967295
 8005564:	601a      	str	r2, [r3, #0]
					break;
 8005566:	e03e      	b.n	80055e6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005568:	4b30      	ldr	r3, [pc, #192]	; (800562c <xTaskIncrementTick+0x14c>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	429a      	cmp	r2, r3
 800557e:	d203      	bcs.n	8005588 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005580:	4a2d      	ldr	r2, [pc, #180]	; (8005638 <xTaskIncrementTick+0x158>)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005586:	e02e      	b.n	80055e6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	3304      	adds	r3, #4
 800558c:	4618      	mov	r0, r3
 800558e:	f7fe fda2 	bl	80040d6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005596:	2b00      	cmp	r3, #0
 8005598:	d004      	beq.n	80055a4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	3318      	adds	r3, #24
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fe fd99 	bl	80040d6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a8:	2201      	movs	r2, #1
 80055aa:	409a      	lsls	r2, r3
 80055ac:	4b23      	ldr	r3, [pc, #140]	; (800563c <xTaskIncrementTick+0x15c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	4a22      	ldr	r2, [pc, #136]	; (800563c <xTaskIncrementTick+0x15c>)
 80055b4:	6013      	str	r3, [r2, #0]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ba:	4613      	mov	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4a1f      	ldr	r2, [pc, #124]	; (8005640 <xTaskIncrementTick+0x160>)
 80055c4:	441a      	add	r2, r3
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	3304      	adds	r3, #4
 80055ca:	4619      	mov	r1, r3
 80055cc:	4610      	mov	r0, r2
 80055ce:	f7fe fd25 	bl	800401c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055d6:	4b1b      	ldr	r3, [pc, #108]	; (8005644 <xTaskIncrementTick+0x164>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055dc:	429a      	cmp	r2, r3
 80055de:	d3b9      	bcc.n	8005554 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80055e0:	2301      	movs	r3, #1
 80055e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055e4:	e7b6      	b.n	8005554 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055e6:	4b17      	ldr	r3, [pc, #92]	; (8005644 <xTaskIncrementTick+0x164>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ec:	4914      	ldr	r1, [pc, #80]	; (8005640 <xTaskIncrementTick+0x160>)
 80055ee:	4613      	mov	r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	4413      	add	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	440b      	add	r3, r1
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d901      	bls.n	8005602 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80055fe:	2301      	movs	r3, #1
 8005600:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005602:	4b11      	ldr	r3, [pc, #68]	; (8005648 <xTaskIncrementTick+0x168>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800560a:	2301      	movs	r3, #1
 800560c:	617b      	str	r3, [r7, #20]
 800560e:	e004      	b.n	800561a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005610:	4b0e      	ldr	r3, [pc, #56]	; (800564c <xTaskIncrementTick+0x16c>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	3301      	adds	r3, #1
 8005616:	4a0d      	ldr	r2, [pc, #52]	; (800564c <xTaskIncrementTick+0x16c>)
 8005618:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800561a:	697b      	ldr	r3, [r7, #20]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	24000a00 	.word	0x24000a00
 8005628:	240009dc 	.word	0x240009dc
 800562c:	24000990 	.word	0x24000990
 8005630:	24000994 	.word	0x24000994
 8005634:	240009f0 	.word	0x240009f0
 8005638:	240009f8 	.word	0x240009f8
 800563c:	240009e0 	.word	0x240009e0
 8005640:	240008dc 	.word	0x240008dc
 8005644:	240008d8 	.word	0x240008d8
 8005648:	240009ec 	.word	0x240009ec
 800564c:	240009e8 	.word	0x240009e8

08005650 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005656:	4b29      	ldr	r3, [pc, #164]	; (80056fc <vTaskSwitchContext+0xac>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d003      	beq.n	8005666 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800565e:	4b28      	ldr	r3, [pc, #160]	; (8005700 <vTaskSwitchContext+0xb0>)
 8005660:	2201      	movs	r2, #1
 8005662:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005664:	e044      	b.n	80056f0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005666:	4b26      	ldr	r3, [pc, #152]	; (8005700 <vTaskSwitchContext+0xb0>)
 8005668:	2200      	movs	r2, #0
 800566a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800566c:	4b25      	ldr	r3, [pc, #148]	; (8005704 <vTaskSwitchContext+0xb4>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	fab3 f383 	clz	r3, r3
 8005678:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800567a:	7afb      	ldrb	r3, [r7, #11]
 800567c:	f1c3 031f 	rsb	r3, r3, #31
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	4921      	ldr	r1, [pc, #132]	; (8005708 <vTaskSwitchContext+0xb8>)
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	440b      	add	r3, r1
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10a      	bne.n	80056ac <vTaskSwitchContext+0x5c>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	607b      	str	r3, [r7, #4]
}
 80056a8:	bf00      	nop
 80056aa:	e7fe      	b.n	80056aa <vTaskSwitchContext+0x5a>
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4a14      	ldr	r2, [pc, #80]	; (8005708 <vTaskSwitchContext+0xb8>)
 80056b8:	4413      	add	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	605a      	str	r2, [r3, #4]
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	3308      	adds	r3, #8
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d104      	bne.n	80056dc <vTaskSwitchContext+0x8c>
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	605a      	str	r2, [r3, #4]
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	4a0a      	ldr	r2, [pc, #40]	; (800570c <vTaskSwitchContext+0xbc>)
 80056e4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056e6:	4b09      	ldr	r3, [pc, #36]	; (800570c <vTaskSwitchContext+0xbc>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	334c      	adds	r3, #76	; 0x4c
 80056ec:	4a08      	ldr	r2, [pc, #32]	; (8005710 <vTaskSwitchContext+0xc0>)
 80056ee:	6013      	str	r3, [r2, #0]
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr
 80056fc:	24000a00 	.word	0x24000a00
 8005700:	240009ec 	.word	0x240009ec
 8005704:	240009e0 	.word	0x240009e0
 8005708:	240008dc 	.word	0x240008dc
 800570c:	240008d8 	.word	0x240008d8
 8005710:	24000014 	.word	0x24000014

08005714 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	60fb      	str	r3, [r7, #12]
}
 8005736:	bf00      	nop
 8005738:	e7fe      	b.n	8005738 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800573a:	4b07      	ldr	r3, [pc, #28]	; (8005758 <vTaskPlaceOnEventList+0x44>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3318      	adds	r3, #24
 8005740:	4619      	mov	r1, r3
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7fe fc8e 	bl	8004064 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005748:	2101      	movs	r1, #1
 800574a:	6838      	ldr	r0, [r7, #0]
 800574c:	f000 fbae 	bl	8005eac <prvAddCurrentTaskToDelayedList>
}
 8005750:	bf00      	nop
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	240008d8 	.word	0x240008d8

0800575c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10a      	bne.n	8005784 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	617b      	str	r3, [r7, #20]
}
 8005780:	bf00      	nop
 8005782:	e7fe      	b.n	8005782 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005784:	4b0a      	ldr	r3, [pc, #40]	; (80057b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3318      	adds	r3, #24
 800578a:	4619      	mov	r1, r3
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f7fe fc45 	bl	800401c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d002      	beq.n	800579e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005798:	f04f 33ff 	mov.w	r3, #4294967295
 800579c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800579e:	6879      	ldr	r1, [r7, #4]
 80057a0:	68b8      	ldr	r0, [r7, #8]
 80057a2:	f000 fb83 	bl	8005eac <prvAddCurrentTaskToDelayedList>
	}
 80057a6:	bf00      	nop
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	240008d8 	.word	0x240008d8

080057b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b086      	sub	sp, #24
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10a      	bne.n	80057e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80057ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ce:	f383 8811 	msr	BASEPRI, r3
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	f3bf 8f4f 	dsb	sy
 80057da:	60fb      	str	r3, [r7, #12]
}
 80057dc:	bf00      	nop
 80057de:	e7fe      	b.n	80057de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	3318      	adds	r3, #24
 80057e4:	4618      	mov	r0, r3
 80057e6:	f7fe fc76 	bl	80040d6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057ea:	4b1d      	ldr	r3, [pc, #116]	; (8005860 <xTaskRemoveFromEventList+0xac>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d11c      	bne.n	800582c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	3304      	adds	r3, #4
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fe fc6d 	bl	80040d6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005800:	2201      	movs	r2, #1
 8005802:	409a      	lsls	r2, r3
 8005804:	4b17      	ldr	r3, [pc, #92]	; (8005864 <xTaskRemoveFromEventList+0xb0>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4313      	orrs	r3, r2
 800580a:	4a16      	ldr	r2, [pc, #88]	; (8005864 <xTaskRemoveFromEventList+0xb0>)
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005812:	4613      	mov	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	4413      	add	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4a13      	ldr	r2, [pc, #76]	; (8005868 <xTaskRemoveFromEventList+0xb4>)
 800581c:	441a      	add	r2, r3
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	3304      	adds	r3, #4
 8005822:	4619      	mov	r1, r3
 8005824:	4610      	mov	r0, r2
 8005826:	f7fe fbf9 	bl	800401c <vListInsertEnd>
 800582a:	e005      	b.n	8005838 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	3318      	adds	r3, #24
 8005830:	4619      	mov	r1, r3
 8005832:	480e      	ldr	r0, [pc, #56]	; (800586c <xTaskRemoveFromEventList+0xb8>)
 8005834:	f7fe fbf2 	bl	800401c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800583c:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <xTaskRemoveFromEventList+0xbc>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005842:	429a      	cmp	r2, r3
 8005844:	d905      	bls.n	8005852 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005846:	2301      	movs	r3, #1
 8005848:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800584a:	4b0a      	ldr	r3, [pc, #40]	; (8005874 <xTaskRemoveFromEventList+0xc0>)
 800584c:	2201      	movs	r2, #1
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	e001      	b.n	8005856 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005856:	697b      	ldr	r3, [r7, #20]
}
 8005858:	4618      	mov	r0, r3
 800585a:	3718      	adds	r7, #24
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	24000a00 	.word	0x24000a00
 8005864:	240009e0 	.word	0x240009e0
 8005868:	240008dc 	.word	0x240008dc
 800586c:	24000998 	.word	0x24000998
 8005870:	240008d8 	.word	0x240008d8
 8005874:	240009ec 	.word	0x240009ec

08005878 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005880:	4b06      	ldr	r3, [pc, #24]	; (800589c <vTaskInternalSetTimeOutState+0x24>)
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005888:	4b05      	ldr	r3, [pc, #20]	; (80058a0 <vTaskInternalSetTimeOutState+0x28>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	605a      	str	r2, [r3, #4]
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	240009f0 	.word	0x240009f0
 80058a0:	240009dc 	.word	0x240009dc

080058a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b088      	sub	sp, #32
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10a      	bne.n	80058ca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80058b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b8:	f383 8811 	msr	BASEPRI, r3
 80058bc:	f3bf 8f6f 	isb	sy
 80058c0:	f3bf 8f4f 	dsb	sy
 80058c4:	613b      	str	r3, [r7, #16]
}
 80058c6:	bf00      	nop
 80058c8:	e7fe      	b.n	80058c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10a      	bne.n	80058e6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60fb      	str	r3, [r7, #12]
}
 80058e2:	bf00      	nop
 80058e4:	e7fe      	b.n	80058e4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80058e6:	f001 f805 	bl	80068f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80058ea:	4b1d      	ldr	r3, [pc, #116]	; (8005960 <xTaskCheckForTimeOut+0xbc>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	69ba      	ldr	r2, [r7, #24]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005902:	d102      	bne.n	800590a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005904:	2300      	movs	r3, #0
 8005906:	61fb      	str	r3, [r7, #28]
 8005908:	e023      	b.n	8005952 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	4b15      	ldr	r3, [pc, #84]	; (8005964 <xTaskCheckForTimeOut+0xc0>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	429a      	cmp	r2, r3
 8005914:	d007      	beq.n	8005926 <xTaskCheckForTimeOut+0x82>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	429a      	cmp	r2, r3
 800591e:	d302      	bcc.n	8005926 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005920:	2301      	movs	r3, #1
 8005922:	61fb      	str	r3, [r7, #28]
 8005924:	e015      	b.n	8005952 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	429a      	cmp	r2, r3
 800592e:	d20b      	bcs.n	8005948 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	1ad2      	subs	r2, r2, r3
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7ff ff9b 	bl	8005878 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005942:	2300      	movs	r3, #0
 8005944:	61fb      	str	r3, [r7, #28]
 8005946:	e004      	b.n	8005952 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	2200      	movs	r2, #0
 800594c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800594e:	2301      	movs	r3, #1
 8005950:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005952:	f000 ffff 	bl	8006954 <vPortExitCritical>

	return xReturn;
 8005956:	69fb      	ldr	r3, [r7, #28]
}
 8005958:	4618      	mov	r0, r3
 800595a:	3720      	adds	r7, #32
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	240009dc 	.word	0x240009dc
 8005964:	240009f0 	.word	0x240009f0

08005968 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800596c:	4b03      	ldr	r3, [pc, #12]	; (800597c <vTaskMissedYield+0x14>)
 800596e:	2201      	movs	r2, #1
 8005970:	601a      	str	r2, [r3, #0]
}
 8005972:	bf00      	nop
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	240009ec 	.word	0x240009ec

08005980 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005988:	f000 f852 	bl	8005a30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800598c:	4b06      	ldr	r3, [pc, #24]	; (80059a8 <prvIdleTask+0x28>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d9f9      	bls.n	8005988 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005994:	4b05      	ldr	r3, [pc, #20]	; (80059ac <prvIdleTask+0x2c>)
 8005996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80059a4:	e7f0      	b.n	8005988 <prvIdleTask+0x8>
 80059a6:	bf00      	nop
 80059a8:	240008dc 	.word	0x240008dc
 80059ac:	e000ed04 	.word	0xe000ed04

080059b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059b6:	2300      	movs	r3, #0
 80059b8:	607b      	str	r3, [r7, #4]
 80059ba:	e00c      	b.n	80059d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	4613      	mov	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4a12      	ldr	r2, [pc, #72]	; (8005a10 <prvInitialiseTaskLists+0x60>)
 80059c8:	4413      	add	r3, r2
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fe faf9 	bl	8003fc2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3301      	adds	r3, #1
 80059d4:	607b      	str	r3, [r7, #4]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b06      	cmp	r3, #6
 80059da:	d9ef      	bls.n	80059bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80059dc:	480d      	ldr	r0, [pc, #52]	; (8005a14 <prvInitialiseTaskLists+0x64>)
 80059de:	f7fe faf0 	bl	8003fc2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80059e2:	480d      	ldr	r0, [pc, #52]	; (8005a18 <prvInitialiseTaskLists+0x68>)
 80059e4:	f7fe faed 	bl	8003fc2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80059e8:	480c      	ldr	r0, [pc, #48]	; (8005a1c <prvInitialiseTaskLists+0x6c>)
 80059ea:	f7fe faea 	bl	8003fc2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059ee:	480c      	ldr	r0, [pc, #48]	; (8005a20 <prvInitialiseTaskLists+0x70>)
 80059f0:	f7fe fae7 	bl	8003fc2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059f4:	480b      	ldr	r0, [pc, #44]	; (8005a24 <prvInitialiseTaskLists+0x74>)
 80059f6:	f7fe fae4 	bl	8003fc2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059fa:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <prvInitialiseTaskLists+0x78>)
 80059fc:	4a05      	ldr	r2, [pc, #20]	; (8005a14 <prvInitialiseTaskLists+0x64>)
 80059fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a00:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <prvInitialiseTaskLists+0x7c>)
 8005a02:	4a05      	ldr	r2, [pc, #20]	; (8005a18 <prvInitialiseTaskLists+0x68>)
 8005a04:	601a      	str	r2, [r3, #0]
}
 8005a06:	bf00      	nop
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	240008dc 	.word	0x240008dc
 8005a14:	24000968 	.word	0x24000968
 8005a18:	2400097c 	.word	0x2400097c
 8005a1c:	24000998 	.word	0x24000998
 8005a20:	240009ac 	.word	0x240009ac
 8005a24:	240009c4 	.word	0x240009c4
 8005a28:	24000990 	.word	0x24000990
 8005a2c:	24000994 	.word	0x24000994

08005a30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a36:	e019      	b.n	8005a6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a38:	f000 ff5c 	bl	80068f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a3c:	4b10      	ldr	r3, [pc, #64]	; (8005a80 <prvCheckTasksWaitingTermination+0x50>)
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	3304      	adds	r3, #4
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7fe fb44 	bl	80040d6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	; (8005a84 <prvCheckTasksWaitingTermination+0x54>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3b01      	subs	r3, #1
 8005a54:	4a0b      	ldr	r2, [pc, #44]	; (8005a84 <prvCheckTasksWaitingTermination+0x54>)
 8005a56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a58:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <prvCheckTasksWaitingTermination+0x58>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	4a0a      	ldr	r2, [pc, #40]	; (8005a88 <prvCheckTasksWaitingTermination+0x58>)
 8005a60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a62:	f000 ff77 	bl	8006954 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f810 	bl	8005a8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a6c:	4b06      	ldr	r3, [pc, #24]	; (8005a88 <prvCheckTasksWaitingTermination+0x58>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1e1      	bne.n	8005a38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	240009ac 	.word	0x240009ac
 8005a84:	240009d8 	.word	0x240009d8
 8005a88:	240009c0 	.word	0x240009c0

08005a8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	334c      	adds	r3, #76	; 0x4c
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f001 fa81 	bl	8006fa0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d108      	bne.n	8005aba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aac:	4618      	mov	r0, r3
 8005aae:	f001 f90f 	bl	8006cd0 <vPortFree>
				vPortFree( pxTCB );
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f001 f90c 	bl	8006cd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005ab8:	e018      	b.n	8005aec <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d103      	bne.n	8005acc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f001 f903 	bl	8006cd0 <vPortFree>
	}
 8005aca:	e00f      	b.n	8005aec <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d00a      	beq.n	8005aec <prvDeleteTCB+0x60>
	__asm volatile
 8005ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	60fb      	str	r3, [r7, #12]
}
 8005ae8:	bf00      	nop
 8005aea:	e7fe      	b.n	8005aea <prvDeleteTCB+0x5e>
	}
 8005aec:	bf00      	nop
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005afa:	4b0c      	ldr	r3, [pc, #48]	; (8005b2c <prvResetNextTaskUnblockTime+0x38>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d104      	bne.n	8005b0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005b04:	4b0a      	ldr	r3, [pc, #40]	; (8005b30 <prvResetNextTaskUnblockTime+0x3c>)
 8005b06:	f04f 32ff 	mov.w	r2, #4294967295
 8005b0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005b0c:	e008      	b.n	8005b20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b0e:	4b07      	ldr	r3, [pc, #28]	; (8005b2c <prvResetNextTaskUnblockTime+0x38>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	4a04      	ldr	r2, [pc, #16]	; (8005b30 <prvResetNextTaskUnblockTime+0x3c>)
 8005b1e:	6013      	str	r3, [r2, #0]
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	24000990 	.word	0x24000990
 8005b30:	240009f8 	.word	0x240009f8

08005b34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b3a:	4b0b      	ldr	r3, [pc, #44]	; (8005b68 <xTaskGetSchedulerState+0x34>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d102      	bne.n	8005b48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b42:	2301      	movs	r3, #1
 8005b44:	607b      	str	r3, [r7, #4]
 8005b46:	e008      	b.n	8005b5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b48:	4b08      	ldr	r3, [pc, #32]	; (8005b6c <xTaskGetSchedulerState+0x38>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d102      	bne.n	8005b56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b50:	2302      	movs	r3, #2
 8005b52:	607b      	str	r3, [r7, #4]
 8005b54:	e001      	b.n	8005b5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b56:	2300      	movs	r3, #0
 8005b58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b5a:	687b      	ldr	r3, [r7, #4]
	}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	240009e4 	.word	0x240009e4
 8005b6c:	24000a00 	.word	0x24000a00

08005b70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d05e      	beq.n	8005c44 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b8a:	4b31      	ldr	r3, [pc, #196]	; (8005c50 <xTaskPriorityInherit+0xe0>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d24e      	bcs.n	8005c32 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	db06      	blt.n	8005baa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b9c:	4b2c      	ldr	r3, [pc, #176]	; (8005c50 <xTaskPriorityInherit+0xe0>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba2:	f1c3 0207 	rsb	r2, r3, #7
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	6959      	ldr	r1, [r3, #20]
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	4413      	add	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4a26      	ldr	r2, [pc, #152]	; (8005c54 <xTaskPriorityInherit+0xe4>)
 8005bbc:	4413      	add	r3, r2
 8005bbe:	4299      	cmp	r1, r3
 8005bc0:	d12f      	bne.n	8005c22 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7fe fa85 	bl	80040d6 <uxListRemove>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10a      	bne.n	8005be8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bdc:	43da      	mvns	r2, r3
 8005bde:	4b1e      	ldr	r3, [pc, #120]	; (8005c58 <xTaskPriorityInherit+0xe8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4013      	ands	r3, r2
 8005be4:	4a1c      	ldr	r2, [pc, #112]	; (8005c58 <xTaskPriorityInherit+0xe8>)
 8005be6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005be8:	4b19      	ldr	r3, [pc, #100]	; (8005c50 <xTaskPriorityInherit+0xe0>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	4b17      	ldr	r3, [pc, #92]	; (8005c58 <xTaskPriorityInherit+0xe8>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	4a15      	ldr	r2, [pc, #84]	; (8005c58 <xTaskPriorityInherit+0xe8>)
 8005c02:	6013      	str	r3, [r2, #0]
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c08:	4613      	mov	r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	4413      	add	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4a10      	ldr	r2, [pc, #64]	; (8005c54 <xTaskPriorityInherit+0xe4>)
 8005c12:	441a      	add	r2, r3
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	3304      	adds	r3, #4
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4610      	mov	r0, r2
 8005c1c:	f7fe f9fe 	bl	800401c <vListInsertEnd>
 8005c20:	e004      	b.n	8005c2c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005c22:	4b0b      	ldr	r3, [pc, #44]	; (8005c50 <xTaskPriorityInherit+0xe0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	60fb      	str	r3, [r7, #12]
 8005c30:	e008      	b.n	8005c44 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c36:	4b06      	ldr	r3, [pc, #24]	; (8005c50 <xTaskPriorityInherit+0xe0>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d201      	bcs.n	8005c44 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005c40:	2301      	movs	r3, #1
 8005c42:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c44:	68fb      	ldr	r3, [r7, #12]
	}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	240008d8 	.word	0x240008d8
 8005c54:	240008dc 	.word	0x240008dc
 8005c58:	240009e0 	.word	0x240009e0

08005c5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d06e      	beq.n	8005d50 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005c72:	4b3a      	ldr	r3, [pc, #232]	; (8005d5c <xTaskPriorityDisinherit+0x100>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d00a      	beq.n	8005c92 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c80:	f383 8811 	msr	BASEPRI, r3
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	60fb      	str	r3, [r7, #12]
}
 8005c8e:	bf00      	nop
 8005c90:	e7fe      	b.n	8005c90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10a      	bne.n	8005cb0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9e:	f383 8811 	msr	BASEPRI, r3
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	f3bf 8f4f 	dsb	sy
 8005caa:	60bb      	str	r3, [r7, #8]
}
 8005cac:	bf00      	nop
 8005cae:	e7fe      	b.n	8005cae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cb4:	1e5a      	subs	r2, r3, #1
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d044      	beq.n	8005d50 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d140      	bne.n	8005d50 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7fe f9ff 	bl	80040d6 <uxListRemove>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d115      	bne.n	8005d0a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ce2:	491f      	ldr	r1, [pc, #124]	; (8005d60 <xTaskPriorityDisinherit+0x104>)
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	4413      	add	r3, r2
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	440b      	add	r3, r1
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10a      	bne.n	8005d0a <xTaskPriorityDisinherit+0xae>
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfe:	43da      	mvns	r2, r3
 8005d00:	4b18      	ldr	r3, [pc, #96]	; (8005d64 <xTaskPriorityDisinherit+0x108>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4013      	ands	r3, r2
 8005d06:	4a17      	ldr	r2, [pc, #92]	; (8005d64 <xTaskPriorityDisinherit+0x108>)
 8005d08:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d16:	f1c3 0207 	rsb	r2, r3, #7
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d22:	2201      	movs	r2, #1
 8005d24:	409a      	lsls	r2, r3
 8005d26:	4b0f      	ldr	r3, [pc, #60]	; (8005d64 <xTaskPriorityDisinherit+0x108>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	4a0d      	ldr	r2, [pc, #52]	; (8005d64 <xTaskPriorityDisinherit+0x108>)
 8005d2e:	6013      	str	r3, [r2, #0]
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d34:	4613      	mov	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	4a08      	ldr	r2, [pc, #32]	; (8005d60 <xTaskPriorityDisinherit+0x104>)
 8005d3e:	441a      	add	r2, r3
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	3304      	adds	r3, #4
 8005d44:	4619      	mov	r1, r3
 8005d46:	4610      	mov	r0, r2
 8005d48:	f7fe f968 	bl	800401c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d50:	697b      	ldr	r3, [r7, #20]
	}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3718      	adds	r7, #24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	240008d8 	.word	0x240008d8
 8005d60:	240008dc 	.word	0x240008dc
 8005d64:	240009e0 	.word	0x240009e0

08005d68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b088      	sub	sp, #32
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005d76:	2301      	movs	r3, #1
 8005d78:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d077      	beq.n	8005e70 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10a      	bne.n	8005d9e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8c:	f383 8811 	msr	BASEPRI, r3
 8005d90:	f3bf 8f6f 	isb	sy
 8005d94:	f3bf 8f4f 	dsb	sy
 8005d98:	60fb      	str	r3, [r7, #12]
}
 8005d9a:	bf00      	nop
 8005d9c:	e7fe      	b.n	8005d9c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d902      	bls.n	8005dae <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	61fb      	str	r3, [r7, #28]
 8005dac:	e002      	b.n	8005db4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db8:	69fa      	ldr	r2, [r7, #28]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d058      	beq.n	8005e70 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d153      	bne.n	8005e70 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005dc8:	4b2b      	ldr	r3, [pc, #172]	; (8005e78 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	69ba      	ldr	r2, [r7, #24]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d10a      	bne.n	8005de8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	60bb      	str	r3, [r7, #8]
}
 8005de4:	bf00      	nop
 8005de6:	e7fe      	b.n	8005de6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	69fa      	ldr	r2, [r7, #28]
 8005df2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	db04      	blt.n	8005e06 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f1c3 0207 	rsb	r2, r3, #7
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	6959      	ldr	r1, [r3, #20]
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	4a19      	ldr	r2, [pc, #100]	; (8005e7c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005e16:	4413      	add	r3, r2
 8005e18:	4299      	cmp	r1, r3
 8005e1a:	d129      	bne.n	8005e70 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	3304      	adds	r3, #4
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7fe f958 	bl	80040d6 <uxListRemove>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10a      	bne.n	8005e42 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e30:	2201      	movs	r2, #1
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	43da      	mvns	r2, r3
 8005e38:	4b11      	ldr	r3, [pc, #68]	; (8005e80 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	4a10      	ldr	r2, [pc, #64]	; (8005e80 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e40:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e46:	2201      	movs	r2, #1
 8005e48:	409a      	lsls	r2, r3
 8005e4a:	4b0d      	ldr	r3, [pc, #52]	; (8005e80 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	4a0b      	ldr	r2, [pc, #44]	; (8005e80 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e52:	6013      	str	r3, [r2, #0]
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4a06      	ldr	r2, [pc, #24]	; (8005e7c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005e62:	441a      	add	r2, r3
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	f7fe f8d6 	bl	800401c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e70:	bf00      	nop
 8005e72:	3720      	adds	r7, #32
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	240008d8 	.word	0x240008d8
 8005e7c:	240008dc 	.word	0x240008dc
 8005e80:	240009e0 	.word	0x240009e0

08005e84 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005e88:	4b07      	ldr	r3, [pc, #28]	; (8005ea8 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005e90:	4b05      	ldr	r3, [pc, #20]	; (8005ea8 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e96:	3201      	adds	r2, #1
 8005e98:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005e9a:	4b03      	ldr	r3, [pc, #12]	; (8005ea8 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
	}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	240008d8 	.word	0x240008d8

08005eac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005eb6:	4b29      	ldr	r3, [pc, #164]	; (8005f5c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ebc:	4b28      	ldr	r3, [pc, #160]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3304      	adds	r3, #4
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fe f907 	bl	80040d6 <uxListRemove>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10b      	bne.n	8005ee6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005ece:	4b24      	ldr	r3, [pc, #144]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eda:	43da      	mvns	r2, r3
 8005edc:	4b21      	ldr	r3, [pc, #132]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	4a20      	ldr	r2, [pc, #128]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ee4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eec:	d10a      	bne.n	8005f04 <prvAddCurrentTaskToDelayedList+0x58>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d007      	beq.n	8005f04 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ef4:	4b1a      	ldr	r3, [pc, #104]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	3304      	adds	r3, #4
 8005efa:	4619      	mov	r1, r3
 8005efc:	481a      	ldr	r0, [pc, #104]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005efe:	f7fe f88d 	bl	800401c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f02:	e026      	b.n	8005f52 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4413      	add	r3, r2
 8005f0a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f0c:	4b14      	ldr	r3, [pc, #80]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68ba      	ldr	r2, [r7, #8]
 8005f12:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d209      	bcs.n	8005f30 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f1c:	4b13      	ldr	r3, [pc, #76]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	4b0f      	ldr	r3, [pc, #60]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3304      	adds	r3, #4
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f7fe f89b 	bl	8004064 <vListInsert>
}
 8005f2e:	e010      	b.n	8005f52 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f30:	4b0f      	ldr	r3, [pc, #60]	; (8005f70 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	4b0a      	ldr	r3, [pc, #40]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3304      	adds	r3, #4
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	4610      	mov	r0, r2
 8005f3e:	f7fe f891 	bl	8004064 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f42:	4b0c      	ldr	r3, [pc, #48]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68ba      	ldr	r2, [r7, #8]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d202      	bcs.n	8005f52 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005f4c:	4a09      	ldr	r2, [pc, #36]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	6013      	str	r3, [r2, #0]
}
 8005f52:	bf00      	nop
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	240009dc 	.word	0x240009dc
 8005f60:	240008d8 	.word	0x240008d8
 8005f64:	240009e0 	.word	0x240009e0
 8005f68:	240009c4 	.word	0x240009c4
 8005f6c:	24000994 	.word	0x24000994
 8005f70:	24000990 	.word	0x24000990
 8005f74:	240009f8 	.word	0x240009f8

08005f78 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08a      	sub	sp, #40	; 0x28
 8005f7c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005f82:	f000 fb47 	bl	8006614 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005f86:	4b1c      	ldr	r3, [pc, #112]	; (8005ff8 <xTimerCreateTimerTask+0x80>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d021      	beq.n	8005fd2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005f92:	2300      	movs	r3, #0
 8005f94:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005f96:	1d3a      	adds	r2, r7, #4
 8005f98:	f107 0108 	add.w	r1, r7, #8
 8005f9c:	f107 030c 	add.w	r3, r7, #12
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7fa f9bf 	bl	8000324 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	9202      	str	r2, [sp, #8]
 8005fae:	9301      	str	r3, [sp, #4]
 8005fb0:	2302      	movs	r3, #2
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	460a      	mov	r2, r1
 8005fb8:	4910      	ldr	r1, [pc, #64]	; (8005ffc <xTimerCreateTimerTask+0x84>)
 8005fba:	4811      	ldr	r0, [pc, #68]	; (8006000 <xTimerCreateTimerTask+0x88>)
 8005fbc:	f7fe ff88 	bl	8004ed0 <xTaskCreateStatic>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	4a10      	ldr	r2, [pc, #64]	; (8006004 <xTimerCreateTimerTask+0x8c>)
 8005fc4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005fc6:	4b0f      	ldr	r3, [pc, #60]	; (8006004 <xTimerCreateTimerTask+0x8c>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10a      	bne.n	8005fee <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fdc:	f383 8811 	msr	BASEPRI, r3
 8005fe0:	f3bf 8f6f 	isb	sy
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	613b      	str	r3, [r7, #16]
}
 8005fea:	bf00      	nop
 8005fec:	e7fe      	b.n	8005fec <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005fee:	697b      	ldr	r3, [r7, #20]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	24000a34 	.word	0x24000a34
 8005ffc:	08007270 	.word	0x08007270
 8006000:	080061f5 	.word	0x080061f5
 8006004:	24000a38 	.word	0x24000a38

08006008 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006008:	b580      	push	{r7, lr}
 800600a:	b088      	sub	sp, #32
 800600c:	af02      	add	r7, sp, #8
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
 8006014:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006016:	2028      	movs	r0, #40	; 0x28
 8006018:	f000 fd8e 	bl	8006b38 <pvPortMalloc>
 800601c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00d      	beq.n	8006040 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	9301      	str	r3, [sp, #4]
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	68b9      	ldr	r1, [r7, #8]
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 f805 	bl	800604a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006040:	697b      	ldr	r3, [r7, #20]
	}
 8006042:	4618      	mov	r0, r3
 8006044:	3718      	adds	r7, #24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b086      	sub	sp, #24
 800604e:	af00      	add	r7, sp, #0
 8006050:	60f8      	str	r0, [r7, #12]
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	607a      	str	r2, [r7, #4]
 8006056:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10a      	bne.n	8006074 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800605e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006062:	f383 8811 	msr	BASEPRI, r3
 8006066:	f3bf 8f6f 	isb	sy
 800606a:	f3bf 8f4f 	dsb	sy
 800606e:	617b      	str	r3, [r7, #20]
}
 8006070:	bf00      	nop
 8006072:	e7fe      	b.n	8006072 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	2b00      	cmp	r3, #0
 8006078:	d01e      	beq.n	80060b8 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800607a:	f000 facb 	bl	8006614 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800607e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800608a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006092:	6a3a      	ldr	r2, [r7, #32]
 8006094:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006098:	3304      	adds	r3, #4
 800609a:	4618      	mov	r0, r3
 800609c:	f7fd ffb1 	bl	8004002 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d008      	beq.n	80060b8 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80060a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80060ac:	f043 0304 	orr.w	r3, r3, #4
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80060b8:	bf00      	nop
 80060ba:	3718      	adds	r7, #24
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b08a      	sub	sp, #40	; 0x28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]
 80060cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80060ce:	2300      	movs	r3, #0
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d10a      	bne.n	80060ee <xTimerGenericCommand+0x2e>
	__asm volatile
 80060d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060dc:	f383 8811 	msr	BASEPRI, r3
 80060e0:	f3bf 8f6f 	isb	sy
 80060e4:	f3bf 8f4f 	dsb	sy
 80060e8:	623b      	str	r3, [r7, #32]
}
 80060ea:	bf00      	nop
 80060ec:	e7fe      	b.n	80060ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80060ee:	4b1a      	ldr	r3, [pc, #104]	; (8006158 <xTimerGenericCommand+0x98>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d02a      	beq.n	800614c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b05      	cmp	r3, #5
 8006106:	dc18      	bgt.n	800613a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006108:	f7ff fd14 	bl	8005b34 <xTaskGetSchedulerState>
 800610c:	4603      	mov	r3, r0
 800610e:	2b02      	cmp	r3, #2
 8006110:	d109      	bne.n	8006126 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006112:	4b11      	ldr	r3, [pc, #68]	; (8006158 <xTimerGenericCommand+0x98>)
 8006114:	6818      	ldr	r0, [r3, #0]
 8006116:	f107 0114 	add.w	r1, r7, #20
 800611a:	2300      	movs	r3, #0
 800611c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800611e:	f7fe f93f 	bl	80043a0 <xQueueGenericSend>
 8006122:	6278      	str	r0, [r7, #36]	; 0x24
 8006124:	e012      	b.n	800614c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006126:	4b0c      	ldr	r3, [pc, #48]	; (8006158 <xTimerGenericCommand+0x98>)
 8006128:	6818      	ldr	r0, [r3, #0]
 800612a:	f107 0114 	add.w	r1, r7, #20
 800612e:	2300      	movs	r3, #0
 8006130:	2200      	movs	r2, #0
 8006132:	f7fe f935 	bl	80043a0 <xQueueGenericSend>
 8006136:	6278      	str	r0, [r7, #36]	; 0x24
 8006138:	e008      	b.n	800614c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800613a:	4b07      	ldr	r3, [pc, #28]	; (8006158 <xTimerGenericCommand+0x98>)
 800613c:	6818      	ldr	r0, [r3, #0]
 800613e:	f107 0114 	add.w	r1, r7, #20
 8006142:	2300      	movs	r3, #0
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	f7fe fa29 	bl	800459c <xQueueGenericSendFromISR>
 800614a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800614e:	4618      	mov	r0, r3
 8006150:	3728      	adds	r7, #40	; 0x28
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	24000a34 	.word	0x24000a34

0800615c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af02      	add	r7, sp, #8
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006166:	4b22      	ldr	r3, [pc, #136]	; (80061f0 <prvProcessExpiredTimer+0x94>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	3304      	adds	r3, #4
 8006174:	4618      	mov	r0, r3
 8006176:	f7fd ffae 	bl	80040d6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d022      	beq.n	80061ce <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	699a      	ldr	r2, [r3, #24]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	18d1      	adds	r1, r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	683a      	ldr	r2, [r7, #0]
 8006194:	6978      	ldr	r0, [r7, #20]
 8006196:	f000 f8d1 	bl	800633c <prvInsertTimerInActiveList>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d01f      	beq.n	80061e0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061a0:	2300      	movs	r3, #0
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	2300      	movs	r3, #0
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	2100      	movs	r1, #0
 80061aa:	6978      	ldr	r0, [r7, #20]
 80061ac:	f7ff ff88 	bl	80060c0 <xTimerGenericCommand>
 80061b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d113      	bne.n	80061e0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	60fb      	str	r3, [r7, #12]
}
 80061ca:	bf00      	nop
 80061cc:	e7fe      	b.n	80061cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80061d4:	f023 0301 	bic.w	r3, r3, #1
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	6978      	ldr	r0, [r7, #20]
 80061e6:	4798      	blx	r3
}
 80061e8:	bf00      	nop
 80061ea:	3718      	adds	r7, #24
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	24000a2c 	.word	0x24000a2c

080061f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061fc:	f107 0308 	add.w	r3, r7, #8
 8006200:	4618      	mov	r0, r3
 8006202:	f000 f857 	bl	80062b4 <prvGetNextExpireTime>
 8006206:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	4619      	mov	r1, r3
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 f803 	bl	8006218 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006212:	f000 f8d5 	bl	80063c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006216:	e7f1      	b.n	80061fc <prvTimerTask+0x8>

08006218 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006222:	f7ff f8a3 	bl	800536c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006226:	f107 0308 	add.w	r3, r7, #8
 800622a:	4618      	mov	r0, r3
 800622c:	f000 f866 	bl	80062fc <prvSampleTimeNow>
 8006230:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d130      	bne.n	800629a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10a      	bne.n	8006254 <prvProcessTimerOrBlockTask+0x3c>
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	429a      	cmp	r2, r3
 8006244:	d806      	bhi.n	8006254 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006246:	f7ff f89f 	bl	8005388 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800624a:	68f9      	ldr	r1, [r7, #12]
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f7ff ff85 	bl	800615c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006252:	e024      	b.n	800629e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d008      	beq.n	800626c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800625a:	4b13      	ldr	r3, [pc, #76]	; (80062a8 <prvProcessTimerOrBlockTask+0x90>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <prvProcessTimerOrBlockTask+0x50>
 8006264:	2301      	movs	r3, #1
 8006266:	e000      	b.n	800626a <prvProcessTimerOrBlockTask+0x52>
 8006268:	2300      	movs	r3, #0
 800626a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800626c:	4b0f      	ldr	r3, [pc, #60]	; (80062ac <prvProcessTimerOrBlockTask+0x94>)
 800626e:	6818      	ldr	r0, [r3, #0]
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	4619      	mov	r1, r3
 800627a:	f7fe fdf5 	bl	8004e68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800627e:	f7ff f883 	bl	8005388 <xTaskResumeAll>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10a      	bne.n	800629e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006288:	4b09      	ldr	r3, [pc, #36]	; (80062b0 <prvProcessTimerOrBlockTask+0x98>)
 800628a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800628e:	601a      	str	r2, [r3, #0]
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	f3bf 8f6f 	isb	sy
}
 8006298:	e001      	b.n	800629e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800629a:	f7ff f875 	bl	8005388 <xTaskResumeAll>
}
 800629e:	bf00      	nop
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	24000a30 	.word	0x24000a30
 80062ac:	24000a34 	.word	0x24000a34
 80062b0:	e000ed04 	.word	0xe000ed04

080062b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80062bc:	4b0e      	ldr	r3, [pc, #56]	; (80062f8 <prvGetNextExpireTime+0x44>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <prvGetNextExpireTime+0x16>
 80062c6:	2201      	movs	r2, #1
 80062c8:	e000      	b.n	80062cc <prvGetNextExpireTime+0x18>
 80062ca:	2200      	movs	r2, #0
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d105      	bne.n	80062e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062d8:	4b07      	ldr	r3, [pc, #28]	; (80062f8 <prvGetNextExpireTime+0x44>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	e001      	b.n	80062e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80062e8:	68fb      	ldr	r3, [r7, #12]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3714      	adds	r7, #20
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	24000a2c 	.word	0x24000a2c

080062fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006304:	f7ff f8dc 	bl	80054c0 <xTaskGetTickCount>
 8006308:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800630a:	4b0b      	ldr	r3, [pc, #44]	; (8006338 <prvSampleTimeNow+0x3c>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	429a      	cmp	r2, r3
 8006312:	d205      	bcs.n	8006320 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006314:	f000 f91a 	bl	800654c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	e002      	b.n	8006326 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006326:	4a04      	ldr	r2, [pc, #16]	; (8006338 <prvSampleTimeNow+0x3c>)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800632c:	68fb      	ldr	r3, [r7, #12]
}
 800632e:	4618      	mov	r0, r3
 8006330:	3710      	adds	r7, #16
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	24000a3c 	.word	0x24000a3c

0800633c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
 8006348:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800634a:	2300      	movs	r3, #0
 800634c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	68ba      	ldr	r2, [r7, #8]
 8006352:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	429a      	cmp	r2, r3
 8006360:	d812      	bhi.n	8006388 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	1ad2      	subs	r2, r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	429a      	cmp	r2, r3
 800636e:	d302      	bcc.n	8006376 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006370:	2301      	movs	r3, #1
 8006372:	617b      	str	r3, [r7, #20]
 8006374:	e01b      	b.n	80063ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006376:	4b10      	ldr	r3, [pc, #64]	; (80063b8 <prvInsertTimerInActiveList+0x7c>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	3304      	adds	r3, #4
 800637e:	4619      	mov	r1, r3
 8006380:	4610      	mov	r0, r2
 8006382:	f7fd fe6f 	bl	8004064 <vListInsert>
 8006386:	e012      	b.n	80063ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	429a      	cmp	r2, r3
 800638e:	d206      	bcs.n	800639e <prvInsertTimerInActiveList+0x62>
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	429a      	cmp	r2, r3
 8006396:	d302      	bcc.n	800639e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006398:	2301      	movs	r3, #1
 800639a:	617b      	str	r3, [r7, #20]
 800639c:	e007      	b.n	80063ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800639e:	4b07      	ldr	r3, [pc, #28]	; (80063bc <prvInsertTimerInActiveList+0x80>)
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3304      	adds	r3, #4
 80063a6:	4619      	mov	r1, r3
 80063a8:	4610      	mov	r0, r2
 80063aa:	f7fd fe5b 	bl	8004064 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80063ae:	697b      	ldr	r3, [r7, #20]
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3718      	adds	r7, #24
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	24000a30 	.word	0x24000a30
 80063bc:	24000a2c 	.word	0x24000a2c

080063c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08c      	sub	sp, #48	; 0x30
 80063c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063c6:	e0ae      	b.n	8006526 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	f2c0 80aa 	blt.w	8006524 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80063d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d004      	beq.n	80063e6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063de:	3304      	adds	r3, #4
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7fd fe78 	bl	80040d6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063e6:	1d3b      	adds	r3, r7, #4
 80063e8:	4618      	mov	r0, r3
 80063ea:	f7ff ff87 	bl	80062fc <prvSampleTimeNow>
 80063ee:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	2b09      	cmp	r3, #9
 80063f4:	f200 8097 	bhi.w	8006526 <prvProcessReceivedCommands+0x166>
 80063f8:	a201      	add	r2, pc, #4	; (adr r2, 8006400 <prvProcessReceivedCommands+0x40>)
 80063fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fe:	bf00      	nop
 8006400:	08006429 	.word	0x08006429
 8006404:	08006429 	.word	0x08006429
 8006408:	08006429 	.word	0x08006429
 800640c:	0800649d 	.word	0x0800649d
 8006410:	080064b1 	.word	0x080064b1
 8006414:	080064fb 	.word	0x080064fb
 8006418:	08006429 	.word	0x08006429
 800641c:	08006429 	.word	0x08006429
 8006420:	0800649d 	.word	0x0800649d
 8006424:	080064b1 	.word	0x080064b1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800642e:	f043 0301 	orr.w	r3, r3, #1
 8006432:	b2da      	uxtb	r2, r3
 8006434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006436:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	18d1      	adds	r1, r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6a3a      	ldr	r2, [r7, #32]
 8006446:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006448:	f7ff ff78 	bl	800633c <prvInsertTimerInActiveList>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d069      	beq.n	8006526 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006458:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800645a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006460:	f003 0304 	and.w	r3, r3, #4
 8006464:	2b00      	cmp	r3, #0
 8006466:	d05e      	beq.n	8006526 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	441a      	add	r2, r3
 8006470:	2300      	movs	r3, #0
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	2300      	movs	r3, #0
 8006476:	2100      	movs	r1, #0
 8006478:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800647a:	f7ff fe21 	bl	80060c0 <xTimerGenericCommand>
 800647e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d14f      	bne.n	8006526 <prvProcessReceivedCommands+0x166>
	__asm volatile
 8006486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	61bb      	str	r3, [r7, #24]
}
 8006498:	bf00      	nop
 800649a:	e7fe      	b.n	800649a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80064a2:	f023 0301 	bic.w	r3, r3, #1
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80064ae:	e03a      	b.n	8006526 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80064b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80064b6:	f043 0301 	orr.w	r3, r3, #1
 80064ba:	b2da      	uxtb	r2, r3
 80064bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80064c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d10a      	bne.n	80064e6 <prvProcessReceivedCommands+0x126>
	__asm volatile
 80064d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d4:	f383 8811 	msr	BASEPRI, r3
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	617b      	str	r3, [r7, #20]
}
 80064e2:	bf00      	nop
 80064e4:	e7fe      	b.n	80064e4 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80064e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e8:	699a      	ldr	r2, [r3, #24]
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	18d1      	adds	r1, r2, r3
 80064ee:	6a3b      	ldr	r3, [r7, #32]
 80064f0:	6a3a      	ldr	r2, [r7, #32]
 80064f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80064f4:	f7ff ff22 	bl	800633c <prvInsertTimerInActiveList>
					break;
 80064f8:	e015      	b.n	8006526 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d103      	bne.n	8006510 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8006508:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800650a:	f000 fbe1 	bl	8006cd0 <vPortFree>
 800650e:	e00a      	b.n	8006526 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006512:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006516:	f023 0301 	bic.w	r3, r3, #1
 800651a:	b2da      	uxtb	r2, r3
 800651c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006522:	e000      	b.n	8006526 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006524:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006526:	4b08      	ldr	r3, [pc, #32]	; (8006548 <prvProcessReceivedCommands+0x188>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f107 0108 	add.w	r1, r7, #8
 800652e:	2200      	movs	r2, #0
 8006530:	4618      	mov	r0, r3
 8006532:	f7fe f95b 	bl	80047ec <xQueueReceive>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	f47f af45 	bne.w	80063c8 <prvProcessReceivedCommands+0x8>
	}
}
 800653e:	bf00      	nop
 8006540:	bf00      	nop
 8006542:	3728      	adds	r7, #40	; 0x28
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	24000a34 	.word	0x24000a34

0800654c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b088      	sub	sp, #32
 8006550:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006552:	e048      	b.n	80065e6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006554:	4b2d      	ldr	r3, [pc, #180]	; (800660c <prvSwitchTimerLists+0xc0>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800655e:	4b2b      	ldr	r3, [pc, #172]	; (800660c <prvSwitchTimerLists+0xc0>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	3304      	adds	r3, #4
 800656c:	4618      	mov	r0, r3
 800656e:	f7fd fdb2 	bl	80040d6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b00      	cmp	r3, #0
 8006586:	d02e      	beq.n	80065e6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	4413      	add	r3, r2
 8006590:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006592:	68ba      	ldr	r2, [r7, #8]
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	429a      	cmp	r2, r3
 8006598:	d90e      	bls.n	80065b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065a6:	4b19      	ldr	r3, [pc, #100]	; (800660c <prvSwitchTimerLists+0xc0>)
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	3304      	adds	r3, #4
 80065ae:	4619      	mov	r1, r3
 80065b0:	4610      	mov	r0, r2
 80065b2:	f7fd fd57 	bl	8004064 <vListInsert>
 80065b6:	e016      	b.n	80065e6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80065b8:	2300      	movs	r3, #0
 80065ba:	9300      	str	r3, [sp, #0]
 80065bc:	2300      	movs	r3, #0
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	2100      	movs	r1, #0
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	f7ff fd7c 	bl	80060c0 <xTimerGenericCommand>
 80065c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d10a      	bne.n	80065e6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80065d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d4:	f383 8811 	msr	BASEPRI, r3
 80065d8:	f3bf 8f6f 	isb	sy
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	603b      	str	r3, [r7, #0]
}
 80065e2:	bf00      	nop
 80065e4:	e7fe      	b.n	80065e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065e6:	4b09      	ldr	r3, [pc, #36]	; (800660c <prvSwitchTimerLists+0xc0>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1b1      	bne.n	8006554 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80065f0:	4b06      	ldr	r3, [pc, #24]	; (800660c <prvSwitchTimerLists+0xc0>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80065f6:	4b06      	ldr	r3, [pc, #24]	; (8006610 <prvSwitchTimerLists+0xc4>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a04      	ldr	r2, [pc, #16]	; (800660c <prvSwitchTimerLists+0xc0>)
 80065fc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80065fe:	4a04      	ldr	r2, [pc, #16]	; (8006610 <prvSwitchTimerLists+0xc4>)
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	6013      	str	r3, [r2, #0]
}
 8006604:	bf00      	nop
 8006606:	3718      	adds	r7, #24
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	24000a2c 	.word	0x24000a2c
 8006610:	24000a30 	.word	0x24000a30

08006614 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800661a:	f000 f96b 	bl	80068f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800661e:	4b15      	ldr	r3, [pc, #84]	; (8006674 <prvCheckForValidListAndQueue+0x60>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d120      	bne.n	8006668 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006626:	4814      	ldr	r0, [pc, #80]	; (8006678 <prvCheckForValidListAndQueue+0x64>)
 8006628:	f7fd fccb 	bl	8003fc2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800662c:	4813      	ldr	r0, [pc, #76]	; (800667c <prvCheckForValidListAndQueue+0x68>)
 800662e:	f7fd fcc8 	bl	8003fc2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006632:	4b13      	ldr	r3, [pc, #76]	; (8006680 <prvCheckForValidListAndQueue+0x6c>)
 8006634:	4a10      	ldr	r2, [pc, #64]	; (8006678 <prvCheckForValidListAndQueue+0x64>)
 8006636:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006638:	4b12      	ldr	r3, [pc, #72]	; (8006684 <prvCheckForValidListAndQueue+0x70>)
 800663a:	4a10      	ldr	r2, [pc, #64]	; (800667c <prvCheckForValidListAndQueue+0x68>)
 800663c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800663e:	2300      	movs	r3, #0
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	4b11      	ldr	r3, [pc, #68]	; (8006688 <prvCheckForValidListAndQueue+0x74>)
 8006644:	4a11      	ldr	r2, [pc, #68]	; (800668c <prvCheckForValidListAndQueue+0x78>)
 8006646:	210c      	movs	r1, #12
 8006648:	200a      	movs	r0, #10
 800664a:	f7fd fdd7 	bl	80041fc <xQueueGenericCreateStatic>
 800664e:	4603      	mov	r3, r0
 8006650:	4a08      	ldr	r2, [pc, #32]	; (8006674 <prvCheckForValidListAndQueue+0x60>)
 8006652:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006654:	4b07      	ldr	r3, [pc, #28]	; (8006674 <prvCheckForValidListAndQueue+0x60>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800665c:	4b05      	ldr	r3, [pc, #20]	; (8006674 <prvCheckForValidListAndQueue+0x60>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	490b      	ldr	r1, [pc, #44]	; (8006690 <prvCheckForValidListAndQueue+0x7c>)
 8006662:	4618      	mov	r0, r3
 8006664:	f7fe fbd6 	bl	8004e14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006668:	f000 f974 	bl	8006954 <vPortExitCritical>
}
 800666c:	bf00      	nop
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	24000a34 	.word	0x24000a34
 8006678:	24000a04 	.word	0x24000a04
 800667c:	24000a18 	.word	0x24000a18
 8006680:	24000a2c 	.word	0x24000a2c
 8006684:	24000a30 	.word	0x24000a30
 8006688:	24000ab8 	.word	0x24000ab8
 800668c:	24000a40 	.word	0x24000a40
 8006690:	08007278 	.word	0x08007278

08006694 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	3b04      	subs	r3, #4
 80066a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80066ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	3b04      	subs	r3, #4
 80066b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f023 0201 	bic.w	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	3b04      	subs	r3, #4
 80066c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80066c4:	4a0c      	ldr	r2, [pc, #48]	; (80066f8 <pxPortInitialiseStack+0x64>)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	3b14      	subs	r3, #20
 80066ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	3b04      	subs	r3, #4
 80066da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f06f 0202 	mvn.w	r2, #2
 80066e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	3b20      	subs	r3, #32
 80066e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066ea:	68fb      	ldr	r3, [r7, #12]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3714      	adds	r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr
 80066f8:	080066fd 	.word	0x080066fd

080066fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006702:	2300      	movs	r3, #0
 8006704:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006706:	4b12      	ldr	r3, [pc, #72]	; (8006750 <prvTaskExitError+0x54>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670e:	d00a      	beq.n	8006726 <prvTaskExitError+0x2a>
	__asm volatile
 8006710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006714:	f383 8811 	msr	BASEPRI, r3
 8006718:	f3bf 8f6f 	isb	sy
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	60fb      	str	r3, [r7, #12]
}
 8006722:	bf00      	nop
 8006724:	e7fe      	b.n	8006724 <prvTaskExitError+0x28>
	__asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	60bb      	str	r3, [r7, #8]
}
 8006738:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800673a:	bf00      	nop
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0fc      	beq.n	800673c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006742:	bf00      	nop
 8006744:	bf00      	nop
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	24000010 	.word	0x24000010
	...

08006760 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006760:	4b07      	ldr	r3, [pc, #28]	; (8006780 <pxCurrentTCBConst2>)
 8006762:	6819      	ldr	r1, [r3, #0]
 8006764:	6808      	ldr	r0, [r1, #0]
 8006766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676a:	f380 8809 	msr	PSP, r0
 800676e:	f3bf 8f6f 	isb	sy
 8006772:	f04f 0000 	mov.w	r0, #0
 8006776:	f380 8811 	msr	BASEPRI, r0
 800677a:	4770      	bx	lr
 800677c:	f3af 8000 	nop.w

08006780 <pxCurrentTCBConst2>:
 8006780:	240008d8 	.word	0x240008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006784:	bf00      	nop
 8006786:	bf00      	nop

08006788 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006788:	4808      	ldr	r0, [pc, #32]	; (80067ac <prvPortStartFirstTask+0x24>)
 800678a:	6800      	ldr	r0, [r0, #0]
 800678c:	6800      	ldr	r0, [r0, #0]
 800678e:	f380 8808 	msr	MSP, r0
 8006792:	f04f 0000 	mov.w	r0, #0
 8006796:	f380 8814 	msr	CONTROL, r0
 800679a:	b662      	cpsie	i
 800679c:	b661      	cpsie	f
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	df00      	svc	0
 80067a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80067aa:	bf00      	nop
 80067ac:	e000ed08 	.word	0xe000ed08

080067b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80067b6:	4b46      	ldr	r3, [pc, #280]	; (80068d0 <xPortStartScheduler+0x120>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a46      	ldr	r2, [pc, #280]	; (80068d4 <xPortStartScheduler+0x124>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d10a      	bne.n	80067d6 <xPortStartScheduler+0x26>
	__asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	613b      	str	r3, [r7, #16]
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80067d6:	4b3e      	ldr	r3, [pc, #248]	; (80068d0 <xPortStartScheduler+0x120>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a3f      	ldr	r2, [pc, #252]	; (80068d8 <xPortStartScheduler+0x128>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d10a      	bne.n	80067f6 <xPortStartScheduler+0x46>
	__asm volatile
 80067e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e4:	f383 8811 	msr	BASEPRI, r3
 80067e8:	f3bf 8f6f 	isb	sy
 80067ec:	f3bf 8f4f 	dsb	sy
 80067f0:	60fb      	str	r3, [r7, #12]
}
 80067f2:	bf00      	nop
 80067f4:	e7fe      	b.n	80067f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80067f6:	4b39      	ldr	r3, [pc, #228]	; (80068dc <xPortStartScheduler+0x12c>)
 80067f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	22ff      	movs	r2, #255	; 0xff
 8006806:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	b2db      	uxtb	r3, r3
 800680e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006810:	78fb      	ldrb	r3, [r7, #3]
 8006812:	b2db      	uxtb	r3, r3
 8006814:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006818:	b2da      	uxtb	r2, r3
 800681a:	4b31      	ldr	r3, [pc, #196]	; (80068e0 <xPortStartScheduler+0x130>)
 800681c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800681e:	4b31      	ldr	r3, [pc, #196]	; (80068e4 <xPortStartScheduler+0x134>)
 8006820:	2207      	movs	r2, #7
 8006822:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006824:	e009      	b.n	800683a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006826:	4b2f      	ldr	r3, [pc, #188]	; (80068e4 <xPortStartScheduler+0x134>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	3b01      	subs	r3, #1
 800682c:	4a2d      	ldr	r2, [pc, #180]	; (80068e4 <xPortStartScheduler+0x134>)
 800682e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006830:	78fb      	ldrb	r3, [r7, #3]
 8006832:	b2db      	uxtb	r3, r3
 8006834:	005b      	lsls	r3, r3, #1
 8006836:	b2db      	uxtb	r3, r3
 8006838:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800683a:	78fb      	ldrb	r3, [r7, #3]
 800683c:	b2db      	uxtb	r3, r3
 800683e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006842:	2b80      	cmp	r3, #128	; 0x80
 8006844:	d0ef      	beq.n	8006826 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006846:	4b27      	ldr	r3, [pc, #156]	; (80068e4 <xPortStartScheduler+0x134>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f1c3 0307 	rsb	r3, r3, #7
 800684e:	2b04      	cmp	r3, #4
 8006850:	d00a      	beq.n	8006868 <xPortStartScheduler+0xb8>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	60bb      	str	r3, [r7, #8]
}
 8006864:	bf00      	nop
 8006866:	e7fe      	b.n	8006866 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006868:	4b1e      	ldr	r3, [pc, #120]	; (80068e4 <xPortStartScheduler+0x134>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	021b      	lsls	r3, r3, #8
 800686e:	4a1d      	ldr	r2, [pc, #116]	; (80068e4 <xPortStartScheduler+0x134>)
 8006870:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006872:	4b1c      	ldr	r3, [pc, #112]	; (80068e4 <xPortStartScheduler+0x134>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800687a:	4a1a      	ldr	r2, [pc, #104]	; (80068e4 <xPortStartScheduler+0x134>)
 800687c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	b2da      	uxtb	r2, r3
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006886:	4b18      	ldr	r3, [pc, #96]	; (80068e8 <xPortStartScheduler+0x138>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a17      	ldr	r2, [pc, #92]	; (80068e8 <xPortStartScheduler+0x138>)
 800688c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006890:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006892:	4b15      	ldr	r3, [pc, #84]	; (80068e8 <xPortStartScheduler+0x138>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a14      	ldr	r2, [pc, #80]	; (80068e8 <xPortStartScheduler+0x138>)
 8006898:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800689c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800689e:	f000 f8dd 	bl	8006a5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068a2:	4b12      	ldr	r3, [pc, #72]	; (80068ec <xPortStartScheduler+0x13c>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80068a8:	f000 f8fc 	bl	8006aa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80068ac:	4b10      	ldr	r3, [pc, #64]	; (80068f0 <xPortStartScheduler+0x140>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a0f      	ldr	r2, [pc, #60]	; (80068f0 <xPortStartScheduler+0x140>)
 80068b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80068b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80068b8:	f7ff ff66 	bl	8006788 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80068bc:	f7fe fec8 	bl	8005650 <vTaskSwitchContext>
	prvTaskExitError();
 80068c0:	f7ff ff1c 	bl	80066fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	e000ed00 	.word	0xe000ed00
 80068d4:	410fc271 	.word	0x410fc271
 80068d8:	410fc270 	.word	0x410fc270
 80068dc:	e000e400 	.word	0xe000e400
 80068e0:	24000b00 	.word	0x24000b00
 80068e4:	24000b04 	.word	0x24000b04
 80068e8:	e000ed20 	.word	0xe000ed20
 80068ec:	24000010 	.word	0x24000010
 80068f0:	e000ef34 	.word	0xe000ef34

080068f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
	__asm volatile
 80068fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	607b      	str	r3, [r7, #4]
}
 800690c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800690e:	4b0f      	ldr	r3, [pc, #60]	; (800694c <vPortEnterCritical+0x58>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	3301      	adds	r3, #1
 8006914:	4a0d      	ldr	r2, [pc, #52]	; (800694c <vPortEnterCritical+0x58>)
 8006916:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006918:	4b0c      	ldr	r3, [pc, #48]	; (800694c <vPortEnterCritical+0x58>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2b01      	cmp	r3, #1
 800691e:	d10f      	bne.n	8006940 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006920:	4b0b      	ldr	r3, [pc, #44]	; (8006950 <vPortEnterCritical+0x5c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00a      	beq.n	8006940 <vPortEnterCritical+0x4c>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	603b      	str	r3, [r7, #0]
}
 800693c:	bf00      	nop
 800693e:	e7fe      	b.n	800693e <vPortEnterCritical+0x4a>
	}
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	24000010 	.word	0x24000010
 8006950:	e000ed04 	.word	0xe000ed04

08006954 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800695a:	4b12      	ldr	r3, [pc, #72]	; (80069a4 <vPortExitCritical+0x50>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10a      	bne.n	8006978 <vPortExitCritical+0x24>
	__asm volatile
 8006962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006966:	f383 8811 	msr	BASEPRI, r3
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	607b      	str	r3, [r7, #4]
}
 8006974:	bf00      	nop
 8006976:	e7fe      	b.n	8006976 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006978:	4b0a      	ldr	r3, [pc, #40]	; (80069a4 <vPortExitCritical+0x50>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3b01      	subs	r3, #1
 800697e:	4a09      	ldr	r2, [pc, #36]	; (80069a4 <vPortExitCritical+0x50>)
 8006980:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006982:	4b08      	ldr	r3, [pc, #32]	; (80069a4 <vPortExitCritical+0x50>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d105      	bne.n	8006996 <vPortExitCritical+0x42>
 800698a:	2300      	movs	r3, #0
 800698c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	f383 8811 	msr	BASEPRI, r3
}
 8006994:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	24000010 	.word	0x24000010
	...

080069b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069b0:	f3ef 8009 	mrs	r0, PSP
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	4b15      	ldr	r3, [pc, #84]	; (8006a10 <pxCurrentTCBConst>)
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	f01e 0f10 	tst.w	lr, #16
 80069c0:	bf08      	it	eq
 80069c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80069c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ca:	6010      	str	r0, [r2, #0]
 80069cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80069d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80069d4:	f380 8811 	msr	BASEPRI, r0
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f7fe fe36 	bl	8005650 <vTaskSwitchContext>
 80069e4:	f04f 0000 	mov.w	r0, #0
 80069e8:	f380 8811 	msr	BASEPRI, r0
 80069ec:	bc09      	pop	{r0, r3}
 80069ee:	6819      	ldr	r1, [r3, #0]
 80069f0:	6808      	ldr	r0, [r1, #0]
 80069f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f6:	f01e 0f10 	tst.w	lr, #16
 80069fa:	bf08      	it	eq
 80069fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a00:	f380 8809 	msr	PSP, r0
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	f3af 8000 	nop.w

08006a10 <pxCurrentTCBConst>:
 8006a10:	240008d8 	.word	0x240008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a14:	bf00      	nop
 8006a16:	bf00      	nop

08006a18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	607b      	str	r3, [r7, #4]
}
 8006a30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a32:	f7fe fd55 	bl	80054e0 <xTaskIncrementTick>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d003      	beq.n	8006a44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a3c:	4b06      	ldr	r3, [pc, #24]	; (8006a58 <SysTick_Handler+0x40>)
 8006a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a42:	601a      	str	r2, [r3, #0]
 8006a44:	2300      	movs	r3, #0
 8006a46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	f383 8811 	msr	BASEPRI, r3
}
 8006a4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a50:	bf00      	nop
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}
 8006a58:	e000ed04 	.word	0xe000ed04

08006a5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a60:	4b0b      	ldr	r3, [pc, #44]	; (8006a90 <vPortSetupTimerInterrupt+0x34>)
 8006a62:	2200      	movs	r2, #0
 8006a64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a66:	4b0b      	ldr	r3, [pc, #44]	; (8006a94 <vPortSetupTimerInterrupt+0x38>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a6c:	4b0a      	ldr	r3, [pc, #40]	; (8006a98 <vPortSetupTimerInterrupt+0x3c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a0a      	ldr	r2, [pc, #40]	; (8006a9c <vPortSetupTimerInterrupt+0x40>)
 8006a72:	fba2 2303 	umull	r2, r3, r2, r3
 8006a76:	099b      	lsrs	r3, r3, #6
 8006a78:	4a09      	ldr	r2, [pc, #36]	; (8006aa0 <vPortSetupTimerInterrupt+0x44>)
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a7e:	4b04      	ldr	r3, [pc, #16]	; (8006a90 <vPortSetupTimerInterrupt+0x34>)
 8006a80:	2207      	movs	r2, #7
 8006a82:	601a      	str	r2, [r3, #0]
}
 8006a84:	bf00      	nop
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	e000e010 	.word	0xe000e010
 8006a94:	e000e018 	.word	0xe000e018
 8006a98:	24000000 	.word	0x24000000
 8006a9c:	10624dd3 	.word	0x10624dd3
 8006aa0:	e000e014 	.word	0xe000e014

08006aa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006aa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006ab4 <vPortEnableVFP+0x10>
 8006aa8:	6801      	ldr	r1, [r0, #0]
 8006aaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006aae:	6001      	str	r1, [r0, #0]
 8006ab0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006ab2:	bf00      	nop
 8006ab4:	e000ed88 	.word	0xe000ed88

08006ab8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006abe:	f3ef 8305 	mrs	r3, IPSR
 8006ac2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2b0f      	cmp	r3, #15
 8006ac8:	d914      	bls.n	8006af4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006aca:	4a17      	ldr	r2, [pc, #92]	; (8006b28 <vPortValidateInterruptPriority+0x70>)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	4413      	add	r3, r2
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006ad4:	4b15      	ldr	r3, [pc, #84]	; (8006b2c <vPortValidateInterruptPriority+0x74>)
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	7afa      	ldrb	r2, [r7, #11]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d20a      	bcs.n	8006af4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	607b      	str	r3, [r7, #4]
}
 8006af0:	bf00      	nop
 8006af2:	e7fe      	b.n	8006af2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006af4:	4b0e      	ldr	r3, [pc, #56]	; (8006b30 <vPortValidateInterruptPriority+0x78>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006afc:	4b0d      	ldr	r3, [pc, #52]	; (8006b34 <vPortValidateInterruptPriority+0x7c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d90a      	bls.n	8006b1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	603b      	str	r3, [r7, #0]
}
 8006b16:	bf00      	nop
 8006b18:	e7fe      	b.n	8006b18 <vPortValidateInterruptPriority+0x60>
	}
 8006b1a:	bf00      	nop
 8006b1c:	3714      	adds	r7, #20
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	e000e3f0 	.word	0xe000e3f0
 8006b2c:	24000b00 	.word	0x24000b00
 8006b30:	e000ed0c 	.word	0xe000ed0c
 8006b34:	24000b04 	.word	0x24000b04

08006b38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b08a      	sub	sp, #40	; 0x28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b40:	2300      	movs	r3, #0
 8006b42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b44:	f7fe fc12 	bl	800536c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b48:	4b5b      	ldr	r3, [pc, #364]	; (8006cb8 <pvPortMalloc+0x180>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d101      	bne.n	8006b54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b50:	f000 f920 	bl	8006d94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b54:	4b59      	ldr	r3, [pc, #356]	; (8006cbc <pvPortMalloc+0x184>)
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f040 8093 	bne.w	8006c88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d01d      	beq.n	8006ba4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006b68:	2208      	movs	r2, #8
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f003 0307 	and.w	r3, r3, #7
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d014      	beq.n	8006ba4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f023 0307 	bic.w	r3, r3, #7
 8006b80:	3308      	adds	r3, #8
 8006b82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00a      	beq.n	8006ba4 <pvPortMalloc+0x6c>
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	617b      	str	r3, [r7, #20]
}
 8006ba0:	bf00      	nop
 8006ba2:	e7fe      	b.n	8006ba2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d06e      	beq.n	8006c88 <pvPortMalloc+0x150>
 8006baa:	4b45      	ldr	r3, [pc, #276]	; (8006cc0 <pvPortMalloc+0x188>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d869      	bhi.n	8006c88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006bb4:	4b43      	ldr	r3, [pc, #268]	; (8006cc4 <pvPortMalloc+0x18c>)
 8006bb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006bb8:	4b42      	ldr	r3, [pc, #264]	; (8006cc4 <pvPortMalloc+0x18c>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006bbe:	e004      	b.n	8006bca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d903      	bls.n	8006bdc <pvPortMalloc+0xa4>
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d1f1      	bne.n	8006bc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006bdc:	4b36      	ldr	r3, [pc, #216]	; (8006cb8 <pvPortMalloc+0x180>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d050      	beq.n	8006c88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006be6:	6a3b      	ldr	r3, [r7, #32]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2208      	movs	r2, #8
 8006bec:	4413      	add	r3, r2
 8006bee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	6a3b      	ldr	r3, [r7, #32]
 8006bf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	685a      	ldr	r2, [r3, #4]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	1ad2      	subs	r2, r2, r3
 8006c00:	2308      	movs	r3, #8
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d91f      	bls.n	8006c48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	f003 0307 	and.w	r3, r3, #7
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00a      	beq.n	8006c30 <pvPortMalloc+0xf8>
	__asm volatile
 8006c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1e:	f383 8811 	msr	BASEPRI, r3
 8006c22:	f3bf 8f6f 	isb	sy
 8006c26:	f3bf 8f4f 	dsb	sy
 8006c2a:	613b      	str	r3, [r7, #16]
}
 8006c2c:	bf00      	nop
 8006c2e:	e7fe      	b.n	8006c2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	1ad2      	subs	r2, r2, r3
 8006c38:	69bb      	ldr	r3, [r7, #24]
 8006c3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c42:	69b8      	ldr	r0, [r7, #24]
 8006c44:	f000 f908 	bl	8006e58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c48:	4b1d      	ldr	r3, [pc, #116]	; (8006cc0 <pvPortMalloc+0x188>)
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	1ad3      	subs	r3, r2, r3
 8006c52:	4a1b      	ldr	r2, [pc, #108]	; (8006cc0 <pvPortMalloc+0x188>)
 8006c54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c56:	4b1a      	ldr	r3, [pc, #104]	; (8006cc0 <pvPortMalloc+0x188>)
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	4b1b      	ldr	r3, [pc, #108]	; (8006cc8 <pvPortMalloc+0x190>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d203      	bcs.n	8006c6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c62:	4b17      	ldr	r3, [pc, #92]	; (8006cc0 <pvPortMalloc+0x188>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a18      	ldr	r2, [pc, #96]	; (8006cc8 <pvPortMalloc+0x190>)
 8006c68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6c:	685a      	ldr	r2, [r3, #4]
 8006c6e:	4b13      	ldr	r3, [pc, #76]	; (8006cbc <pvPortMalloc+0x184>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	431a      	orrs	r2, r3
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c7e:	4b13      	ldr	r3, [pc, #76]	; (8006ccc <pvPortMalloc+0x194>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3301      	adds	r3, #1
 8006c84:	4a11      	ldr	r2, [pc, #68]	; (8006ccc <pvPortMalloc+0x194>)
 8006c86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c88:	f7fe fb7e 	bl	8005388 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f003 0307 	and.w	r3, r3, #7
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <pvPortMalloc+0x174>
	__asm volatile
 8006c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9a:	f383 8811 	msr	BASEPRI, r3
 8006c9e:	f3bf 8f6f 	isb	sy
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	60fb      	str	r3, [r7, #12]
}
 8006ca8:	bf00      	nop
 8006caa:	e7fe      	b.n	8006caa <pvPortMalloc+0x172>
	return pvReturn;
 8006cac:	69fb      	ldr	r3, [r7, #28]
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3728      	adds	r7, #40	; 0x28
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	24004710 	.word	0x24004710
 8006cbc:	24004724 	.word	0x24004724
 8006cc0:	24004714 	.word	0x24004714
 8006cc4:	24004708 	.word	0x24004708
 8006cc8:	24004718 	.word	0x24004718
 8006ccc:	2400471c 	.word	0x2400471c

08006cd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d04d      	beq.n	8006d7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ce2:	2308      	movs	r3, #8
 8006ce4:	425b      	negs	r3, r3
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	4413      	add	r3, r2
 8006cea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	685a      	ldr	r2, [r3, #4]
 8006cf4:	4b24      	ldr	r3, [pc, #144]	; (8006d88 <vPortFree+0xb8>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d10a      	bne.n	8006d14 <vPortFree+0x44>
	__asm volatile
 8006cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d02:	f383 8811 	msr	BASEPRI, r3
 8006d06:	f3bf 8f6f 	isb	sy
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	60fb      	str	r3, [r7, #12]
}
 8006d10:	bf00      	nop
 8006d12:	e7fe      	b.n	8006d12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d00a      	beq.n	8006d32 <vPortFree+0x62>
	__asm volatile
 8006d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	60bb      	str	r3, [r7, #8]
}
 8006d2e:	bf00      	nop
 8006d30:	e7fe      	b.n	8006d30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	4b14      	ldr	r3, [pc, #80]	; (8006d88 <vPortFree+0xb8>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d01e      	beq.n	8006d7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d11a      	bne.n	8006d7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	4b0e      	ldr	r3, [pc, #56]	; (8006d88 <vPortFree+0xb8>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	43db      	mvns	r3, r3
 8006d52:	401a      	ands	r2, r3
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d58:	f7fe fb08 	bl	800536c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	685a      	ldr	r2, [r3, #4]
 8006d60:	4b0a      	ldr	r3, [pc, #40]	; (8006d8c <vPortFree+0xbc>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4413      	add	r3, r2
 8006d66:	4a09      	ldr	r2, [pc, #36]	; (8006d8c <vPortFree+0xbc>)
 8006d68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d6a:	6938      	ldr	r0, [r7, #16]
 8006d6c:	f000 f874 	bl	8006e58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d70:	4b07      	ldr	r3, [pc, #28]	; (8006d90 <vPortFree+0xc0>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	3301      	adds	r3, #1
 8006d76:	4a06      	ldr	r2, [pc, #24]	; (8006d90 <vPortFree+0xc0>)
 8006d78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d7a:	f7fe fb05 	bl	8005388 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d7e:	bf00      	nop
 8006d80:	3718      	adds	r7, #24
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	24004724 	.word	0x24004724
 8006d8c:	24004714 	.word	0x24004714
 8006d90:	24004720 	.word	0x24004720

08006d94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006d9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006da0:	4b27      	ldr	r3, [pc, #156]	; (8006e40 <prvHeapInit+0xac>)
 8006da2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f003 0307 	and.w	r3, r3, #7
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00c      	beq.n	8006dc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	3307      	adds	r3, #7
 8006db2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f023 0307 	bic.w	r3, r3, #7
 8006dba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006dbc:	68ba      	ldr	r2, [r7, #8]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	4a1f      	ldr	r2, [pc, #124]	; (8006e40 <prvHeapInit+0xac>)
 8006dc4:	4413      	add	r3, r2
 8006dc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006dcc:	4a1d      	ldr	r2, [pc, #116]	; (8006e44 <prvHeapInit+0xb0>)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006dd2:	4b1c      	ldr	r3, [pc, #112]	; (8006e44 <prvHeapInit+0xb0>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	4413      	add	r3, r2
 8006dde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006de0:	2208      	movs	r2, #8
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	1a9b      	subs	r3, r3, r2
 8006de6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f023 0307 	bic.w	r3, r3, #7
 8006dee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4a15      	ldr	r2, [pc, #84]	; (8006e48 <prvHeapInit+0xb4>)
 8006df4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006df6:	4b14      	ldr	r3, [pc, #80]	; (8006e48 <prvHeapInit+0xb4>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006dfe:	4b12      	ldr	r3, [pc, #72]	; (8006e48 <prvHeapInit+0xb4>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	1ad2      	subs	r2, r2, r3
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e14:	4b0c      	ldr	r3, [pc, #48]	; (8006e48 <prvHeapInit+0xb4>)
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	4a0a      	ldr	r2, [pc, #40]	; (8006e4c <prvHeapInit+0xb8>)
 8006e22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	4a09      	ldr	r2, [pc, #36]	; (8006e50 <prvHeapInit+0xbc>)
 8006e2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e2c:	4b09      	ldr	r3, [pc, #36]	; (8006e54 <prvHeapInit+0xc0>)
 8006e2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006e32:	601a      	str	r2, [r3, #0]
}
 8006e34:	bf00      	nop
 8006e36:	3714      	adds	r7, #20
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr
 8006e40:	24000b08 	.word	0x24000b08
 8006e44:	24004708 	.word	0x24004708
 8006e48:	24004710 	.word	0x24004710
 8006e4c:	24004718 	.word	0x24004718
 8006e50:	24004714 	.word	0x24004714
 8006e54:	24004724 	.word	0x24004724

08006e58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e60:	4b28      	ldr	r3, [pc, #160]	; (8006f04 <prvInsertBlockIntoFreeList+0xac>)
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	e002      	b.n	8006e6c <prvInsertBlockIntoFreeList+0x14>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d8f7      	bhi.n	8006e66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	4413      	add	r3, r2
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d108      	bne.n	8006e9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	441a      	add	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	68ba      	ldr	r2, [r7, #8]
 8006ea4:	441a      	add	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d118      	bne.n	8006ee0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	4b15      	ldr	r3, [pc, #84]	; (8006f08 <prvInsertBlockIntoFreeList+0xb0>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d00d      	beq.n	8006ed6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	685a      	ldr	r2, [r3, #4]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	441a      	add	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	601a      	str	r2, [r3, #0]
 8006ed4:	e008      	b.n	8006ee8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006ed6:	4b0c      	ldr	r3, [pc, #48]	; (8006f08 <prvInsertBlockIntoFreeList+0xb0>)
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	e003      	b.n	8006ee8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d002      	beq.n	8006ef6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ef6:	bf00      	nop
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	24004708 	.word	0x24004708
 8006f08:	24004710 	.word	0x24004710

08006f0c <__libc_init_array>:
 8006f0c:	b570      	push	{r4, r5, r6, lr}
 8006f0e:	4d0d      	ldr	r5, [pc, #52]	; (8006f44 <__libc_init_array+0x38>)
 8006f10:	4c0d      	ldr	r4, [pc, #52]	; (8006f48 <__libc_init_array+0x3c>)
 8006f12:	1b64      	subs	r4, r4, r5
 8006f14:	10a4      	asrs	r4, r4, #2
 8006f16:	2600      	movs	r6, #0
 8006f18:	42a6      	cmp	r6, r4
 8006f1a:	d109      	bne.n	8006f30 <__libc_init_array+0x24>
 8006f1c:	4d0b      	ldr	r5, [pc, #44]	; (8006f4c <__libc_init_array+0x40>)
 8006f1e:	4c0c      	ldr	r4, [pc, #48]	; (8006f50 <__libc_init_array+0x44>)
 8006f20:	f000 f91c 	bl	800715c <_init>
 8006f24:	1b64      	subs	r4, r4, r5
 8006f26:	10a4      	asrs	r4, r4, #2
 8006f28:	2600      	movs	r6, #0
 8006f2a:	42a6      	cmp	r6, r4
 8006f2c:	d105      	bne.n	8006f3a <__libc_init_array+0x2e>
 8006f2e:	bd70      	pop	{r4, r5, r6, pc}
 8006f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f34:	4798      	blx	r3
 8006f36:	3601      	adds	r6, #1
 8006f38:	e7ee      	b.n	8006f18 <__libc_init_array+0xc>
 8006f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f3e:	4798      	blx	r3
 8006f40:	3601      	adds	r6, #1
 8006f42:	e7f2      	b.n	8006f2a <__libc_init_array+0x1e>
 8006f44:	08007330 	.word	0x08007330
 8006f48:	08007330 	.word	0x08007330
 8006f4c:	08007330 	.word	0x08007330
 8006f50:	08007334 	.word	0x08007334

08006f54 <__retarget_lock_acquire_recursive>:
 8006f54:	4770      	bx	lr

08006f56 <__retarget_lock_release_recursive>:
 8006f56:	4770      	bx	lr

08006f58 <memcpy>:
 8006f58:	440a      	add	r2, r1
 8006f5a:	4291      	cmp	r1, r2
 8006f5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f60:	d100      	bne.n	8006f64 <memcpy+0xc>
 8006f62:	4770      	bx	lr
 8006f64:	b510      	push	{r4, lr}
 8006f66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f6e:	4291      	cmp	r1, r2
 8006f70:	d1f9      	bne.n	8006f66 <memcpy+0xe>
 8006f72:	bd10      	pop	{r4, pc}

08006f74 <memset>:
 8006f74:	4402      	add	r2, r0
 8006f76:	4603      	mov	r3, r0
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d100      	bne.n	8006f7e <memset+0xa>
 8006f7c:	4770      	bx	lr
 8006f7e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f82:	e7f9      	b.n	8006f78 <memset+0x4>

08006f84 <cleanup_glue>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	460c      	mov	r4, r1
 8006f88:	6809      	ldr	r1, [r1, #0]
 8006f8a:	4605      	mov	r5, r0
 8006f8c:	b109      	cbz	r1, 8006f92 <cleanup_glue+0xe>
 8006f8e:	f7ff fff9 	bl	8006f84 <cleanup_glue>
 8006f92:	4621      	mov	r1, r4
 8006f94:	4628      	mov	r0, r5
 8006f96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f9a:	f000 b893 	b.w	80070c4 <_free_r>
	...

08006fa0 <_reclaim_reent>:
 8006fa0:	4b2c      	ldr	r3, [pc, #176]	; (8007054 <_reclaim_reent+0xb4>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4283      	cmp	r3, r0
 8006fa6:	b570      	push	{r4, r5, r6, lr}
 8006fa8:	4604      	mov	r4, r0
 8006faa:	d051      	beq.n	8007050 <_reclaim_reent+0xb0>
 8006fac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006fae:	b143      	cbz	r3, 8006fc2 <_reclaim_reent+0x22>
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d14a      	bne.n	800704c <_reclaim_reent+0xac>
 8006fb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fb8:	6819      	ldr	r1, [r3, #0]
 8006fba:	b111      	cbz	r1, 8006fc2 <_reclaim_reent+0x22>
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	f000 f881 	bl	80070c4 <_free_r>
 8006fc2:	6961      	ldr	r1, [r4, #20]
 8006fc4:	b111      	cbz	r1, 8006fcc <_reclaim_reent+0x2c>
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f000 f87c 	bl	80070c4 <_free_r>
 8006fcc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006fce:	b111      	cbz	r1, 8006fd6 <_reclaim_reent+0x36>
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	f000 f877 	bl	80070c4 <_free_r>
 8006fd6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006fd8:	b111      	cbz	r1, 8006fe0 <_reclaim_reent+0x40>
 8006fda:	4620      	mov	r0, r4
 8006fdc:	f000 f872 	bl	80070c4 <_free_r>
 8006fe0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006fe2:	b111      	cbz	r1, 8006fea <_reclaim_reent+0x4a>
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	f000 f86d 	bl	80070c4 <_free_r>
 8006fea:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006fec:	b111      	cbz	r1, 8006ff4 <_reclaim_reent+0x54>
 8006fee:	4620      	mov	r0, r4
 8006ff0:	f000 f868 	bl	80070c4 <_free_r>
 8006ff4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006ff6:	b111      	cbz	r1, 8006ffe <_reclaim_reent+0x5e>
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f000 f863 	bl	80070c4 <_free_r>
 8006ffe:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007000:	b111      	cbz	r1, 8007008 <_reclaim_reent+0x68>
 8007002:	4620      	mov	r0, r4
 8007004:	f000 f85e 	bl	80070c4 <_free_r>
 8007008:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800700a:	b111      	cbz	r1, 8007012 <_reclaim_reent+0x72>
 800700c:	4620      	mov	r0, r4
 800700e:	f000 f859 	bl	80070c4 <_free_r>
 8007012:	69a3      	ldr	r3, [r4, #24]
 8007014:	b1e3      	cbz	r3, 8007050 <_reclaim_reent+0xb0>
 8007016:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007018:	4620      	mov	r0, r4
 800701a:	4798      	blx	r3
 800701c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800701e:	b1b9      	cbz	r1, 8007050 <_reclaim_reent+0xb0>
 8007020:	4620      	mov	r0, r4
 8007022:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007026:	f7ff bfad 	b.w	8006f84 <cleanup_glue>
 800702a:	5949      	ldr	r1, [r1, r5]
 800702c:	b941      	cbnz	r1, 8007040 <_reclaim_reent+0xa0>
 800702e:	3504      	adds	r5, #4
 8007030:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007032:	2d80      	cmp	r5, #128	; 0x80
 8007034:	68d9      	ldr	r1, [r3, #12]
 8007036:	d1f8      	bne.n	800702a <_reclaim_reent+0x8a>
 8007038:	4620      	mov	r0, r4
 800703a:	f000 f843 	bl	80070c4 <_free_r>
 800703e:	e7ba      	b.n	8006fb6 <_reclaim_reent+0x16>
 8007040:	680e      	ldr	r6, [r1, #0]
 8007042:	4620      	mov	r0, r4
 8007044:	f000 f83e 	bl	80070c4 <_free_r>
 8007048:	4631      	mov	r1, r6
 800704a:	e7ef      	b.n	800702c <_reclaim_reent+0x8c>
 800704c:	2500      	movs	r5, #0
 800704e:	e7ef      	b.n	8007030 <_reclaim_reent+0x90>
 8007050:	bd70      	pop	{r4, r5, r6, pc}
 8007052:	bf00      	nop
 8007054:	24000014 	.word	0x24000014

08007058 <strncmp>:
 8007058:	b510      	push	{r4, lr}
 800705a:	b17a      	cbz	r2, 800707c <strncmp+0x24>
 800705c:	4603      	mov	r3, r0
 800705e:	3901      	subs	r1, #1
 8007060:	1884      	adds	r4, r0, r2
 8007062:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007066:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800706a:	4290      	cmp	r0, r2
 800706c:	d101      	bne.n	8007072 <strncmp+0x1a>
 800706e:	42a3      	cmp	r3, r4
 8007070:	d101      	bne.n	8007076 <strncmp+0x1e>
 8007072:	1a80      	subs	r0, r0, r2
 8007074:	bd10      	pop	{r4, pc}
 8007076:	2800      	cmp	r0, #0
 8007078:	d1f3      	bne.n	8007062 <strncmp+0xa>
 800707a:	e7fa      	b.n	8007072 <strncmp+0x1a>
 800707c:	4610      	mov	r0, r2
 800707e:	e7f9      	b.n	8007074 <strncmp+0x1c>

08007080 <strstr>:
 8007080:	780a      	ldrb	r2, [r1, #0]
 8007082:	b570      	push	{r4, r5, r6, lr}
 8007084:	b96a      	cbnz	r2, 80070a2 <strstr+0x22>
 8007086:	bd70      	pop	{r4, r5, r6, pc}
 8007088:	429a      	cmp	r2, r3
 800708a:	d109      	bne.n	80070a0 <strstr+0x20>
 800708c:	460c      	mov	r4, r1
 800708e:	4605      	mov	r5, r0
 8007090:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0f6      	beq.n	8007086 <strstr+0x6>
 8007098:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800709c:	429e      	cmp	r6, r3
 800709e:	d0f7      	beq.n	8007090 <strstr+0x10>
 80070a0:	3001      	adds	r0, #1
 80070a2:	7803      	ldrb	r3, [r0, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1ef      	bne.n	8007088 <strstr+0x8>
 80070a8:	4618      	mov	r0, r3
 80070aa:	e7ec      	b.n	8007086 <strstr+0x6>

080070ac <__malloc_lock>:
 80070ac:	4801      	ldr	r0, [pc, #4]	; (80070b4 <__malloc_lock+0x8>)
 80070ae:	f7ff bf51 	b.w	8006f54 <__retarget_lock_acquire_recursive>
 80070b2:	bf00      	nop
 80070b4:	24004728 	.word	0x24004728

080070b8 <__malloc_unlock>:
 80070b8:	4801      	ldr	r0, [pc, #4]	; (80070c0 <__malloc_unlock+0x8>)
 80070ba:	f7ff bf4c 	b.w	8006f56 <__retarget_lock_release_recursive>
 80070be:	bf00      	nop
 80070c0:	24004728 	.word	0x24004728

080070c4 <_free_r>:
 80070c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070c6:	2900      	cmp	r1, #0
 80070c8:	d044      	beq.n	8007154 <_free_r+0x90>
 80070ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ce:	9001      	str	r0, [sp, #4]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f1a1 0404 	sub.w	r4, r1, #4
 80070d6:	bfb8      	it	lt
 80070d8:	18e4      	addlt	r4, r4, r3
 80070da:	f7ff ffe7 	bl	80070ac <__malloc_lock>
 80070de:	4a1e      	ldr	r2, [pc, #120]	; (8007158 <_free_r+0x94>)
 80070e0:	9801      	ldr	r0, [sp, #4]
 80070e2:	6813      	ldr	r3, [r2, #0]
 80070e4:	b933      	cbnz	r3, 80070f4 <_free_r+0x30>
 80070e6:	6063      	str	r3, [r4, #4]
 80070e8:	6014      	str	r4, [r2, #0]
 80070ea:	b003      	add	sp, #12
 80070ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070f0:	f7ff bfe2 	b.w	80070b8 <__malloc_unlock>
 80070f4:	42a3      	cmp	r3, r4
 80070f6:	d908      	bls.n	800710a <_free_r+0x46>
 80070f8:	6825      	ldr	r5, [r4, #0]
 80070fa:	1961      	adds	r1, r4, r5
 80070fc:	428b      	cmp	r3, r1
 80070fe:	bf01      	itttt	eq
 8007100:	6819      	ldreq	r1, [r3, #0]
 8007102:	685b      	ldreq	r3, [r3, #4]
 8007104:	1949      	addeq	r1, r1, r5
 8007106:	6021      	streq	r1, [r4, #0]
 8007108:	e7ed      	b.n	80070e6 <_free_r+0x22>
 800710a:	461a      	mov	r2, r3
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	b10b      	cbz	r3, 8007114 <_free_r+0x50>
 8007110:	42a3      	cmp	r3, r4
 8007112:	d9fa      	bls.n	800710a <_free_r+0x46>
 8007114:	6811      	ldr	r1, [r2, #0]
 8007116:	1855      	adds	r5, r2, r1
 8007118:	42a5      	cmp	r5, r4
 800711a:	d10b      	bne.n	8007134 <_free_r+0x70>
 800711c:	6824      	ldr	r4, [r4, #0]
 800711e:	4421      	add	r1, r4
 8007120:	1854      	adds	r4, r2, r1
 8007122:	42a3      	cmp	r3, r4
 8007124:	6011      	str	r1, [r2, #0]
 8007126:	d1e0      	bne.n	80070ea <_free_r+0x26>
 8007128:	681c      	ldr	r4, [r3, #0]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	6053      	str	r3, [r2, #4]
 800712e:	4421      	add	r1, r4
 8007130:	6011      	str	r1, [r2, #0]
 8007132:	e7da      	b.n	80070ea <_free_r+0x26>
 8007134:	d902      	bls.n	800713c <_free_r+0x78>
 8007136:	230c      	movs	r3, #12
 8007138:	6003      	str	r3, [r0, #0]
 800713a:	e7d6      	b.n	80070ea <_free_r+0x26>
 800713c:	6825      	ldr	r5, [r4, #0]
 800713e:	1961      	adds	r1, r4, r5
 8007140:	428b      	cmp	r3, r1
 8007142:	bf04      	itt	eq
 8007144:	6819      	ldreq	r1, [r3, #0]
 8007146:	685b      	ldreq	r3, [r3, #4]
 8007148:	6063      	str	r3, [r4, #4]
 800714a:	bf04      	itt	eq
 800714c:	1949      	addeq	r1, r1, r5
 800714e:	6021      	streq	r1, [r4, #0]
 8007150:	6054      	str	r4, [r2, #4]
 8007152:	e7ca      	b.n	80070ea <_free_r+0x26>
 8007154:	b003      	add	sp, #12
 8007156:	bd30      	pop	{r4, r5, pc}
 8007158:	2400472c 	.word	0x2400472c

0800715c <_init>:
 800715c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715e:	bf00      	nop
 8007160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007162:	bc08      	pop	{r3}
 8007164:	469e      	mov	lr, r3
 8007166:	4770      	bx	lr

08007168 <_fini>:
 8007168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716a:	bf00      	nop
 800716c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800716e:	bc08      	pop	{r3}
 8007170:	469e      	mov	lr, r3
 8007172:	4770      	bx	lr
