<InterfaceSummary>
<RtlPorts>
<name>indata_V_V</name>
<CType>
<TypeName>ap_uint 64</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out1data_V</name>
<CType>
<TypeName>struct</TypeName>
<TypeWidth>112</TypeWidth>
<PhysicalWidth>112</PhysicalWidth>
<Fields>
<Field>
<FieldName>ethsmac</FieldName>
<FieldType>
<TypeName>ap_uint 48</TypeName>
<TypeWidth>48</TypeWidth>
<PhysicalWidth>48</PhysicalWidth>
</FieldType>
</Field>
<Field>
<FieldName>ethdmac</FieldName>
<FieldType>
<TypeName>ap_uint 48</TypeName>
<TypeWidth>48</TypeWidth>
<PhysicalWidth>48</PhysicalWidth>
</FieldType>
</Field>
<Field>
<FieldName>ethertype</FieldName>
<FieldType>
<TypeName>ap_uint 16</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</FieldType>
</Field>
</Fields>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>1</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out2data_V_V</name>
<CType>
<TypeName>ap_uint 16</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>state_out_V</name>
<CType>
<TypeName>ap_uint 8</TypeName>
<TypeWidth>8</TypeWidth>
<PhysicalWidth>8</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

