

================================================================
== Vivado HLS Report for 'gradient_z_calc'
================================================================
* Date:           Thu Aug 13 01:50:46 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.057|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446495|  446495|  446495|  446495|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                             |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- GRAD_Z_OUTER_GRAD_Z_INNER  |  446493|  446493|        31|          1|          1|  446464|    yes   |
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      91|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     17|    1703|    2063|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     111|    -|
|Register         |        0|      -|     791|     160|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     17|    2494|    2425|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |optical_flow_faddhbi_U43  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U44  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U45  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U46  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_fdivbkb_U50  |optical_flow_fdivbkb  |        0|      0|  411|  802|
    |optical_flow_fmulibs_U47  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U48  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U49  |optical_flow_fmulibs  |        0|      3|  128|  135|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     17| 1703| 2063|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_144_p2       |     +    |      0|  0|  26|          19|           1|
    |ap_block_state32_pp0_stage0_iter30  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_138_p2          |   icmp   |      0|  0|  20|          19|          18|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |tmp_62_neg_fu_153_p2                |    xor   |      0|  0|  33|          32|          33|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  91|          77|          59|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter30  |   9|          2|    1|          2|
    |frame1_a_blk_n            |   9|          2|    1|          2|
    |frame2_a_blk_n            |   9|          2|    1|          2|
    |frame3_b_blk_n            |   9|          2|    1|          2|
    |frame4_a_blk_n            |   9|          2|    1|          2|
    |frame5_a_blk_n            |   9|          2|    1|          2|
    |gradient_z_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_91     |   9|          2|   19|         38|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 111|         24|   29|         60|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |exitcond_flatten_reg_164  |   1|   0|    1|          0|
    |frame1_a_read_reg_173     |  32|   0|   32|          0|
    |frame2_a_read_reg_178     |  32|   0|   32|          0|
    |frame3_b_read_reg_183     |  32|   0|   32|          0|
    |frame4_a_read_reg_188     |  32|   0|   32|          0|
    |frame5_a_read_reg_193     |  32|   0|   32|          0|
    |indvar_flatten_reg_91     |  19|   0|   19|          0|
    |tmp_13_reg_198            |  32|   0|   32|          0|
    |tmp_14_reg_203            |  32|   0|   32|          0|
    |tmp_15_reg_208            |  32|   0|   32|          0|
    |tmp_16_reg_213            |  32|   0|   32|          0|
    |tmp_17_reg_218            |  32|   0|   32|          0|
    |tmp_18_reg_223            |  32|   0|   32|          0|
    |tmp_20_reg_233            |  32|   0|   32|          0|
    |tmp_21_reg_238            |  32|   0|   32|          0|
    |exitcond_flatten_reg_164  |  64|  32|    1|          0|
    |frame1_a_read_reg_173     |  64|  32|   32|          0|
    |frame3_b_read_reg_183     |  64|  32|   32|          0|
    |frame4_a_read_reg_188     |  64|  32|   32|          0|
    |frame5_a_read_reg_193     |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 791| 160|  600|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | gradient_z_calc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | gradient_z_calc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | gradient_z_calc | return value |
|ap_done            | out |    1| ap_ctrl_hs | gradient_z_calc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | gradient_z_calc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | gradient_z_calc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | gradient_z_calc | return value |
|frame1_a_dout      |  in |   32|   ap_fifo  |     frame1_a    |    pointer   |
|frame1_a_empty_n   |  in |    1|   ap_fifo  |     frame1_a    |    pointer   |
|frame1_a_read      | out |    1|   ap_fifo  |     frame1_a    |    pointer   |
|frame2_a_dout      |  in |   32|   ap_fifo  |     frame2_a    |    pointer   |
|frame2_a_empty_n   |  in |    1|   ap_fifo  |     frame2_a    |    pointer   |
|frame2_a_read      | out |    1|   ap_fifo  |     frame2_a    |    pointer   |
|frame3_b_dout      |  in |   32|   ap_fifo  |     frame3_b    |    pointer   |
|frame3_b_empty_n   |  in |    1|   ap_fifo  |     frame3_b    |    pointer   |
|frame3_b_read      | out |    1|   ap_fifo  |     frame3_b    |    pointer   |
|frame4_a_dout      |  in |   32|   ap_fifo  |     frame4_a    |    pointer   |
|frame4_a_empty_n   |  in |    1|   ap_fifo  |     frame4_a    |    pointer   |
|frame4_a_read      | out |    1|   ap_fifo  |     frame4_a    |    pointer   |
|frame5_a_dout      |  in |   32|   ap_fifo  |     frame5_a    |    pointer   |
|frame5_a_empty_n   |  in |    1|   ap_fifo  |     frame5_a    |    pointer   |
|frame5_a_read      | out |    1|   ap_fifo  |     frame5_a    |    pointer   |
|gradient_z_din     | out |   32|   ap_fifo  |    gradient_z   |    pointer   |
|gradient_z_full_n  |  in |    1|   ap_fifo  |    gradient_z   |    pointer   |
|gradient_z_write   | out |    1|   ap_fifo  |    gradient_z   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	33  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	2  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @frame1_a, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @frame2_a, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @frame3_b, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @frame4_a, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @frame5_a, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:124]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -77824"   --->   Operation 42 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 43 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 45 [1/1] (1.83ns)   --->   "%frame1_a_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @frame1_a)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 45 'read' 'frame1_a_read' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (1.83ns)   --->   "%frame2_a_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @frame2_a)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 46 'read' 'frame2_a_read' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (1.83ns)   --->   "%frame3_b_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @frame3_b)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 47 'read' 'frame3_b_read' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (1.83ns)   --->   "%frame4_a_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @frame4_a)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 48 'read' 'frame4_a_read' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (1.83ns)   --->   "%frame5_a_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @frame5_a)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 49 'read' 'frame5_a_read' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 50 [3/3] (7.01ns)   --->   "%tmp_13 = fmul float %frame2_a_read, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 50 'fmul' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 51 [2/3] (7.01ns)   --->   "%tmp_13 = fmul float %frame2_a_read, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 51 'fmul' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 52 [1/3] (7.01ns)   --->   "%tmp_13 = fmul float %frame2_a_read, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 52 'fmul' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 53 [4/4] (6.43ns)   --->   "%tmp_14 = fadd float %frame1_a_read, %tmp_13" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 53 'fadd' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 54 [3/4] (6.43ns)   --->   "%tmp_14 = fadd float %frame1_a_read, %tmp_13" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 54 'fadd' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [3/3] (7.01ns)   --->   "%tmp_15 = fmul float %frame3_b_read, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 55 'fmul' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 56 [2/4] (6.43ns)   --->   "%tmp_14 = fadd float %frame1_a_read, %tmp_13" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 56 'fadd' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [2/3] (7.01ns)   --->   "%tmp_15 = fmul float %frame3_b_read, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 57 'fmul' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 58 [1/4] (6.43ns)   --->   "%tmp_14 = fadd float %frame1_a_read, %tmp_13" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 58 'fadd' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/3] (7.01ns)   --->   "%tmp_15 = fmul float %frame3_b_read, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 59 'fmul' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 60 [4/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_14, %tmp_15" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 60 'fadd' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 61 [3/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_14, %tmp_15" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 61 'fadd' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [3/3] (7.01ns)   --->   "%tmp_17 = fmul float %frame4_a_read, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 62 'fmul' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 63 [2/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_14, %tmp_15" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 63 'fadd' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [2/3] (7.01ns)   --->   "%tmp_17 = fmul float %frame4_a_read, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 64 'fmul' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 65 [1/4] (6.43ns)   --->   "%tmp_16 = fadd float %tmp_14, %tmp_15" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 65 'fadd' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [1/3] (7.01ns)   --->   "%tmp_17 = fmul float %frame4_a_read, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 66 'fmul' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 67 [4/4] (6.43ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 67 'fadd' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 68 [3/4] (6.43ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 68 'fadd' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 69 [2/4] (6.43ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 69 'fadd' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 70 [1/4] (6.43ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 70 'fadd' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.78>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_62_to_int = bitcast float %frame5_a_read to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 71 'bitcast' 'tmp_62_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (0.35ns)   --->   "%tmp_62_neg = xor i32 %tmp_62_to_int, -2147483648" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 72 'xor' 'tmp_62_neg' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_19 = bitcast i32 %tmp_62_neg to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 73 'bitcast' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 74 [4/4] (6.43ns)   --->   "%tmp_20 = fadd float %tmp_18, %tmp_19" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 74 'fadd' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 75 [3/4] (6.43ns)   --->   "%tmp_20 = fadd float %tmp_18, %tmp_19" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 75 'fadd' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 76 [2/4] (6.43ns)   --->   "%tmp_20 = fadd float %tmp_18, %tmp_19" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 76 'fadd' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 77 [1/4] (6.43ns)   --->   "%tmp_20 = fadd float %tmp_18, %tmp_19" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 77 'fadd' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 78 [9/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 78 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 79 [8/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 79 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 80 [7/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 80 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 81 [6/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 81 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 82 [5/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 82 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 83 [4/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 83 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.05>
ST_29 : Operation 84 [3/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 84 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.05>
ST_30 : Operation 85 [2/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 85 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.05>
ST_31 : Operation 86 [1/9] (7.05ns)   --->   "%tmp_21 = fdiv float %tmp_20, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 86 'fdiv' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.83>
ST_32 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @GRAD_Z_OUTER_GRAD_Z_s)"   --->   Operation 87 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:127]   --->   Operation 88 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:127]   --->   Operation 89 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:128]   --->   Operation 90 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 91 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @gradient_z, float %tmp_21)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:129]   --->   Operation 91 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_32 : Operation 92 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_s)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:134]   --->   Operation 92 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 93 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 93 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 33 <SV = 2> <Delay = 0.00>
ST_33 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:136]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame1_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame2_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame3_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame4_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame5_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_34         (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_35         (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_36         (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_37         (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_38         (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_39         (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_40         (br             ) [ 0111111111111111111111111111111110]
indvar_flatten      (phi            ) [ 0010000000000000000000000000000000]
exitcond_flatten    (icmp           ) [ 0011111111111111111111111111111110]
indvar_flatten_next (add            ) [ 0111111111111111111111111111111110]
StgValue_44         (br             ) [ 0000000000000000000000000000000000]
frame1_a_read       (read           ) [ 0010111111100000000000000000000000]
frame2_a_read       (read           ) [ 0010111000000000000000000000000000]
frame3_b_read       (read           ) [ 0010111111100000000000000000000000]
frame4_a_read       (read           ) [ 0010111111111110000000000000000000]
frame5_a_read       (read           ) [ 0010111111111111111100000000000000]
tmp_13              (fmul           ) [ 0010000111100000000000000000000000]
tmp_14              (fadd           ) [ 0010000000011110000000000000000000]
tmp_15              (fmul           ) [ 0010000000011110000000000000000000]
tmp_16              (fadd           ) [ 0010000000000001111000000000000000]
tmp_17              (fmul           ) [ 0010000000000001111000000000000000]
tmp_18              (fadd           ) [ 0010000000000000000111100000000000]
tmp_62_to_int       (bitcast        ) [ 0000000000000000000000000000000000]
tmp_62_neg          (xor            ) [ 0000000000000000000000000000000000]
tmp_19              (bitcast        ) [ 0010000000000000000011100000000000]
tmp_20              (fadd           ) [ 0010000000000000000000011111111100]
tmp_21              (fdiv           ) [ 0010000000000000000000000000000010]
StgValue_87         (specloopname   ) [ 0000000000000000000000000000000000]
StgValue_88         (specloopname   ) [ 0000000000000000000000000000000000]
tmp_s               (specregionbegin) [ 0000000000000000000000000000000000]
StgValue_90         (specpipeline   ) [ 0000000000000000000000000000000000]
StgValue_91         (write          ) [ 0000000000000000000000000000000000]
empty               (specregionend  ) [ 0000000000000000000000000000000000]
StgValue_93         (br             ) [ 0111111111111111111111111111111110]
StgValue_94         (ret            ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame1_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame1_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame2_a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame2_a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame3_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame3_b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame4_a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame4_a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame5_a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame5_a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gradient_z">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_z"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_Z_OUTER_GRAD_Z_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="frame1_a_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame1_a_read/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="frame2_a_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame2_a_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="frame3_b_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame3_b_read/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="frame4_a_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame4_a_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="frame5_a_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame5_a_read/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_91_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_91/32 "/>
</bind>
</comp>

<comp id="91" class="1005" name="indvar_flatten_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="19" slack="1"/>
<pin id="93" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="indvar_flatten_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="19" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="4"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20/19 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="5"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="9"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_21/23 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_flatten_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="19" slack="0"/>
<pin id="140" dir="0" index="1" bw="19" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_next_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="19" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_62_to_int_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="16"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_62_to_int/19 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_62_neg_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_62_neg/19 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_19_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="164" class="1005" name="exitcond_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_next_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="19" slack="0"/>
<pin id="170" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="173" class="1005" name="frame1_a_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="4"/>
<pin id="175" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="frame1_a_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="frame2_a_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame2_a_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="frame3_b_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="5"/>
<pin id="185" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="frame3_b_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="frame4_a_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="9"/>
<pin id="190" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="frame4_a_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="frame5_a_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="16"/>
<pin id="195" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="frame5_a_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_13_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_14_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_15_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_16_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_17_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_18_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_19_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_20_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_21_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="95" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="95" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="167"><net_src comp="138" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="144" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="176"><net_src comp="54" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="181"><net_src comp="60" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="186"><net_src comp="66" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="191"><net_src comp="72" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="196"><net_src comp="78" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="201"><net_src comp="118" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="206"><net_src comp="102" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="211"><net_src comp="123" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="216"><net_src comp="106" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="221"><net_src comp="128" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="226"><net_src comp="110" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="231"><net_src comp="159" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="236"><net_src comp="114" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="241"><net_src comp="133" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: frame1_a | {}
	Port: frame2_a | {}
	Port: frame3_b | {}
	Port: frame4_a | {}
	Port: frame5_a | {}
	Port: gradient_z | {32 }
 - Input state : 
	Port: gradient_z_calc : frame1_a | {3 }
	Port: gradient_z_calc : frame2_a | {3 }
	Port: gradient_z_calc : frame3_b | {3 }
	Port: gradient_z_calc : frame4_a | {3 }
	Port: gradient_z_calc : frame5_a | {3 }
	Port: gradient_z_calc : gradient_z | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_44 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_62_neg : 1
		tmp_19 : 1
		tmp_20 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		empty : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_102         |    2    |   227   |   214   |
|   fadd   |         grp_fu_106         |    2    |   227   |   214   |
|          |         grp_fu_110         |    2    |   227   |   214   |
|          |         grp_fu_114         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|   fdiv   |         grp_fu_133         |    0    |   411   |   802   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_118         |    3    |   128   |   135   |
|   fmul   |         grp_fu_123         |    3    |   128   |   135   |
|          |         grp_fu_128         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|    xor   |      tmp_62_neg_fu_153     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_144 |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_138  |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |  frame1_a_read_read_fu_54  |    0    |    0    |    0    |
|          |  frame2_a_read_read_fu_60  |    0    |    0    |    0    |
|   read   |  frame3_b_read_read_fu_66  |    0    |    0    |    0    |
|          |  frame4_a_read_read_fu_72  |    0    |    0    |    0    |
|          |  frame5_a_read_read_fu_78  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   StgValue_91_write_fu_84  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    17   |   1703  |   2141  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_164 |    1   |
|   frame1_a_read_reg_173   |   32   |
|   frame2_a_read_reg_178   |   32   |
|   frame3_b_read_reg_183   |   32   |
|   frame4_a_read_reg_188   |   32   |
|   frame5_a_read_reg_193   |   32   |
|indvar_flatten_next_reg_168|   19   |
|   indvar_flatten_reg_91   |   19   |
|       tmp_13_reg_198      |   32   |
|       tmp_14_reg_203      |   32   |
|       tmp_15_reg_208      |   32   |
|       tmp_16_reg_213      |   32   |
|       tmp_17_reg_218      |   32   |
|       tmp_18_reg_223      |   32   |
|       tmp_19_reg_228      |   32   |
|       tmp_20_reg_233      |   32   |
|       tmp_21_reg_238      |   32   |
+---------------------------+--------+
|           Total           |   487  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_114 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.656  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |  1703  |  2141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    0   |  2190  |  2150  |
+-----------+--------+--------+--------+--------+
