Analysis & Synthesis report for quartusquake
Tue Jun  8 22:05:02 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize
 12. State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 13. State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_state
 14. State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next
 15. State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_state
 16. State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_next
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated
 29. Source assignments for quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0
 30. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 33. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_003
 34. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 36. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 37. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_003
 38. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 39. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 40. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 41. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_007
 42. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 43. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_009
 44. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_010
 45. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_011
 46. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_012
 47. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_013
 48. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller
 65. Source assignments for quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 70. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo
 71. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo
 72. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo
 73. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo
 74. Parameter Settings for User Entity Instance: quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0
 75. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0
 76. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i
 78. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 79. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 80. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator
 81. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator
 82. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 83. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator
 84. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator
 85. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 86. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 87. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
 88. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 89. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator
 90. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 91. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator
 92. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator
 94. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 95. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 96. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 97. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 98. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent
 99. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent
100. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
101. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent
104. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent
107. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
110. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
113. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
116. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
119. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
120. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent
123. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
126. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent
129. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent
132. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent
135. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
138. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
141. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router|quartusquake_mm_interconnect_0_router_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001|quartusquake_mm_interconnect_0_router_001_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002|quartusquake_mm_interconnect_0_router_002_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003|quartusquake_mm_interconnect_0_router_003_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005|quartusquake_mm_interconnect_0_router_005_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_007|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008|quartusquake_mm_interconnect_0_router_008_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009|quartusquake_mm_interconnect_0_router_009_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_010|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011|quartusquake_mm_interconnect_0_router_011_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_012|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_014|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_016|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_017|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter
162. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
163. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
164. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
165. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter
188. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
190. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter
192. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
193. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
194. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
198. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
202. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
206. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
210. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
211. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
212. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
213. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
214. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
215. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
216. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
217. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
218. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
219. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
220. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
221. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
222. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
223. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
224. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
225. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
226. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
227. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
228. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
229. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
230. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
231. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
232. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
233. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
234. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
235. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
236. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
237. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
238. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
239. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller
240. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller
241. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
242. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
243. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001
244. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
245. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002
246. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001
247. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
248. Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
249. Parameter Settings for Inferred Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
250. scfifo Parameter Settings by Entity Instance
251. altsyncram Parameter Settings by Entity Instance
252. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
253. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001"
254. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002"
255. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
256. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001"
257. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
258. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller"
259. Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller:rst_controller"
260. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
261. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
262. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
263. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
264. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
265. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
266. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
267. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
268. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
269. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter"
270. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
271. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
272. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
273. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter"
274. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
275. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
276. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
277. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
279. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode"
280. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode"
281. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011|quartusquake_mm_interconnect_0_router_011_default_decode:the_default_decode"
282. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009|quartusquake_mm_interconnect_0_router_009_default_decode:the_default_decode"
283. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008|quartusquake_mm_interconnect_0_router_008_default_decode:the_default_decode"
284. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode"
285. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005|quartusquake_mm_interconnect_0_router_005_default_decode:the_default_decode"
286. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode"
287. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003|quartusquake_mm_interconnect_0_router_003_default_decode:the_default_decode"
288. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002|quartusquake_mm_interconnect_0_router_002_default_decode:the_default_decode"
289. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001|quartusquake_mm_interconnect_0_router_001_default_decode:the_default_decode"
290. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router|quartusquake_mm_interconnect_0_router_default_decode:the_default_decode"
291. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
292. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
293. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
295. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo"
296. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent"
297. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo"
298. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent"
299. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo"
300. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent"
301. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
302. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
303. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent"
305. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
306. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
307. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
308. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
309. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
310. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
311. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
312. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
313. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
314. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo"
315. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent"
316. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo"
317. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent"
318. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
319. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
320. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent"
321. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent"
322. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
323. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
324. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
325. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
326. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator"
327. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator"
328. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator"
329. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
330. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator"
331. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
332. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
333. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
334. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
335. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator"
336. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator"
337. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
338. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator"
339. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator"
340. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
341. Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
342. Port Connectivity Checks: "quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|quartusquake_sdram_controller_0_input_efifo_module:the_quartusquake_sdram_controller_0_input_efifo_module"
343. Port Connectivity Checks: "quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i"
344. Port Connectivity Checks: "quartusquake:u0|quartusquake_pll_0:pll_0"
345. Port Connectivity Checks: "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0"
346. Port Connectivity Checks: "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1"
347. Port Connectivity Checks: "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0"
348. Port Connectivity Checks: "quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0"
349. Port Connectivity Checks: "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1"
350. Port Connectivity Checks: "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic"
351. Port Connectivity Checks: "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0"
352. Post-Synthesis Netlist Statistics for Top Partition
353. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
354. Elapsed Time Per Partition
355. Analysis & Synthesis Messages
356. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun  8 22:05:02 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; quartusquake                                ;
; Top-level Entity Name           ; DE1_SoC_TopLevelFile                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5220                                        ;
; Total pins                      ; 90                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,120,832                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                    ;
; Top-level entity name                                                           ; DE1_SoC_TopLevelFile ; quartusquake       ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                             ; Library      ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; setup/DE1_SoC_TopLevelFile.vhd                                                                                                           ; yes             ; User VHDL File                               ; /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd                                                                        ;              ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd                                                                   ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller.vhd                                                    ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd                                                ; yes             ; Auto-Found VHDL File                         ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd                                                ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/ParallelPort.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/ParallelPort.vhd                                                        ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_mailbox.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_mailbox.v                                                 ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_sc_fifo.v                                                 ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_clock_crosser.v                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_clock_crosser.v                                        ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_handshake_clock_crosser.v                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_handshake_clock_crosser.v                              ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv                                             ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter.sv                                          ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_uncompressor.sv                                     ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_master_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_master_agent.sv                                           ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_master_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_master_translator.sv                                      ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv                                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_translator.sv                                       ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv                                          ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_controller.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_controller.v                                               ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_synchronizer.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_synchronizer.v                                             ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_std_synchronizer_nocut.v                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_std_synchronizer_nocut.v                                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_irq_mapper.sv                                              ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_irq_mapper_001.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_irq_mapper_001.sv                                          ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v                                              ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v                                        ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter.v                      ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001.v                  ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005.v                  ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux.sv                             ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_001.sv                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_002.sv                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux.sv                               ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_001.sv                           ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_004.sv                           ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router.sv                                ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_001.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_002.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_003.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_004.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_005.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_006.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_008.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_009.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_009.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_011.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_011.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_013.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_013.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_015.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_015.sv                            ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux.sv                             ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_001.sv                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_005.sv                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux.sv                               ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_001.sv                           ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_002.sv                           ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mutex_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mutex_0.v                                                  ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0.v                                             ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v                                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_tck.v                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v                               ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_test_bench.v                              ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1.v                                             ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v                                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk.v                      ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_tck.v                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper.v                     ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_mult_cell.v                               ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_test_bench.v                              ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.hex                                       ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v                                         ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pio_0.v                                                    ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pio_1.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pio_1.v                                                    ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pll_0.v                                                    ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_sdram_controller_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_sdram_controller_0.v                                       ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_timer_0.v                                                  ; quartusquake ;
; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_timer_1.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_timer_1.v                                                  ; quartusquake ;
; scfifo.tdf                                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                           ;              ;
; a_regfifo.inc                                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                        ;              ;
; a_dpfifo.inc                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                         ;              ;
; a_i2fifo.inc                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                         ;              ;
; a_fffifo.inc                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                         ;              ;
; a_f2fifo.inc                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                         ;              ;
; aglobal181.inc                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                       ;              ;
; db/scfifo_3291.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/scfifo_3291.tdf                                                                                    ;              ;
; db/a_dpfifo_5771.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/a_dpfifo_5771.tdf                                                                                  ;              ;
; db/a_fefifo_7cf.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/a_fefifo_7cf.tdf                                                                                   ;              ;
; db/cntr_vg7.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/cntr_vg7.tdf                                                                                       ;              ;
; db/altsyncram_7pu1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altsyncram_7pu1.tdf                                                                                ;              ;
; db/cntr_jgb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/cntr_jgb.tdf                                                                                       ;              ;
; alt_jtag_atlantic.v                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                  ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;              ;
; altsyncram.tdf                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;              ;
; stratix_ram_block.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;              ;
; lpm_mux.inc                                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;              ;
; lpm_decode.inc                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;              ;
; a_rdenreg.inc                                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;              ;
; altrom.inc                                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;              ;
; altram.inc                                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc                                                                           ;              ;
; altdpram.inc                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;              ;
; db/altsyncram_pdj1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altsyncram_pdj1.tdf                                                                                ;              ;
; db/altsyncram_voi1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altsyncram_voi1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                  ;              ;
; db/altera_mult_add_37p2.v                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altera_mult_add_37p2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                ;              ;
; altera_std_synchronizer.v                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                            ;              ;
; db/altsyncram_qid1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altsyncram_qid1.tdf                                                                                ;              ;
; sld_virtual_jtag_basic.v                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                             ;              ;
; db/altsyncram_c1o1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altsyncram_c1o1.tdf                                                                                ;              ;
; db/decode_dla.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/decode_dla.tdf                                                                                     ;              ;
; db/mux_ahb.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/mux_ahb.tdf                                                                                        ;              ;
; altera_pll.v                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                         ;              ;
; sld_hub.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld   ;
; db/ip/sld9ef31f38/alt_sld_fab.v                                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab.v                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                       ; yes             ; Encrypted Auto-Found VHDL File               ; /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;              ;
; sld_rom_sr.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;              ;
; db/altsyncram_40n1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/Documents/QuartusQuake/hw/db/altsyncram_40n1.tdf                                                                                ;              ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3313                                                                            ;
;                                             ;                                                                                 ;
; Combinational ALUT usage for logic          ; 4721                                                                            ;
;     -- 7 input functions                    ; 72                                                                              ;
;     -- 6 input functions                    ; 1044                                                                            ;
;     -- 5 input functions                    ; 875                                                                             ;
;     -- 4 input functions                    ; 1041                                                                            ;
;     -- <=3 input functions                  ; 1689                                                                            ;
;                                             ;                                                                                 ;
; Dedicated logic registers                   ; 5220                                                                            ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 90                                                                              ;
; Total MLAB memory bits                      ; 0                                                                               ;
; Total block memory bits                     ; 2120832                                                                         ;
;                                             ;                                                                                 ;
; Total DSP Blocks                            ; 6                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 3                                                                               ;
;     -- PLLs                                 ; 3                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4641                                                                            ;
; Total fan-out                               ; 48308                                                                           ;
; Average fan-out                             ; 4.52                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |DE1_SoC_TopLevelFile                                                                                                                   ; 4721 (1)            ; 5220 (0)                  ; 2120832           ; 6          ; 90   ; 0            ; |DE1_SoC_TopLevelFile                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_TopLevelFile                                 ; work         ;
;    |quartusquake:u0|                                                                                                                    ; 4565 (0)            ; 5123 (0)                  ; 2120832           ; 6          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartusquake                                         ; quartusquake ;
;       |ParallelPort:parallel_port_0|                                                                                                    ; 20 (20)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|ParallelPort:parallel_port_0                                                                                                                                                                                                                                                                                                                                                                                                    ; ParallelPort                                         ; quartusquake ;
;       |altera_avalon_mailbox:mailbox_simple_0|                                                                                          ; 74 (74)             ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_mailbox                                ; quartusquake ;
;       |quartusquake_jtag_uart_0:jtag_uart_0|                                                                                            ; 116 (34)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                            ; quartusquake_jtag_uart_0                             ; quartusquake ;
;          |alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 34 (34)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                    ; work         ;
;          |quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                    ; quartusquake_jtag_uart_0_scfifo_r                    ; quartusquake ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;          |quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                    ; quartusquake_jtag_uart_0_scfifo_w                    ; quartusquake ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;       |quartusquake_jtag_uart_0:jtag_uart_1|                                                                                            ; 115 (33)            ; 111 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                                                                                                                                            ; quartusquake_jtag_uart_0                             ; quartusquake ;
;          |alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 34 (34)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                    ; work         ;
;          |quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                    ; quartusquake_jtag_uart_0_scfifo_r                    ; quartusquake ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;          |quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                    ; quartusquake_jtag_uart_0_scfifo_w                    ; quartusquake ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;       |quartusquake_mm_interconnect_0:mm_interconnect_0|                                                                                ; 1255 (0)            ; 1349 (0)                  ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; quartusquake_mm_interconnect_0                       ; quartusquake ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|                                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 9 (9)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 16 (16)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; quartusquake ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                           ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_40n1                                      ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 34 (34)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 142 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 142 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 6 (0)               ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 76 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 5 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; quartusquake ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; quartusquake ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                        ; quartusquake ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                        ; quartusquake ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; quartusquake ;
;          |altera_merlin_master_agent:nios2_gen2_1_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; quartusquake ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; quartusquake ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; quartusquake ;
;          |altera_merlin_master_translator:nios2_gen2_1_data_master_translator|                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; quartusquake ;
;          |altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|                                                   ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; quartusquake ;
;          |altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                            ; quartusquake ;
;          |altera_merlin_slave_agent:mutex_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; quartusquake ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; quartusquake ;
;          |altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; quartusquake ;
;          |altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|                                                               ; 9 (5)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                            ; quartusquake ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                     ; quartusquake ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; quartusquake ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 18 (11)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                            ; quartusquake ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                     ; quartusquake ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|                                                 ; 4 (4)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|                                                   ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:mutex_0_s1_translator|                                                                         ; 8 (8)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator|                                                     ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 3 (3)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; quartusquake ;
;          |altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter|                                                 ; 21 (21)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                          ; quartusquake ;
;          |altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|                                                 ; 28 (28)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                          ; quartusquake ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 51 (51)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                          ; quartusquake ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 56 (56)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                          ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                             ; quartusquake_mm_interconnect_0_cmd_demux             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                     ; quartusquake_mm_interconnect_0_cmd_demux_001         ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_003|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                                                                                                                                                     ; quartusquake_mm_interconnect_0_cmd_demux_001         ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                     ; quartusquake_mm_interconnect_0_cmd_demux_001         ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                     ; quartusquake_mm_interconnect_0_cmd_demux_002         ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                           ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                             ; quartusquake_mm_interconnect_0_cmd_mux               ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                           ; 45 (40)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                             ; quartusquake_mm_interconnect_0_cmd_mux               ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                           ; 17 (13)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                             ; quartusquake_mm_interconnect_0_cmd_mux               ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                           ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                             ; quartusquake_mm_interconnect_0_cmd_mux               ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 18 (14)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                 ; quartusquake_mm_interconnect_0_cmd_mux               ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                       ; 87 (77)             ; 9 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_cmd_mux_004           ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (6)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; quartusquake ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                              ; altera_merlin_arb_adder                              ; quartusquake ;
;          |quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                       ; 100 (90)            ; 9 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_cmd_mux_004           ; quartusquake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; quartusquake ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                              ; altera_merlin_arb_adder                              ; quartusquake ;
;          |quartusquake_mm_interconnect_0_router:router|                                                                                 ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                   ; quartusquake_mm_interconnect_0_router                ; quartusquake ;
;          |quartusquake_mm_interconnect_0_router_001:router_001|                                                                         ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                           ; quartusquake_mm_interconnect_0_router_001            ; quartusquake ;
;          |quartusquake_mm_interconnect_0_router_002:router_002|                                                                         ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                           ; quartusquake_mm_interconnect_0_router_002            ; quartusquake ;
;          |quartusquake_mm_interconnect_0_router_003:router_003|                                                                         ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                           ; quartusquake_mm_interconnect_0_router_003            ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_demux             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_demux             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_demux             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_demux             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                             ; quartusquake_mm_interconnect_0_rsp_demux             ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 150 (150)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                 ; quartusquake_mm_interconnect_0_rsp_mux               ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_mux_001           ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                       ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_mux_001           ; quartusquake ;
;          |quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                       ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                         ; quartusquake_mm_interconnect_0_rsp_mux_002           ; quartusquake ;
;       |quartusquake_mutex_0:mutex_0|                                                                                                    ; 25 (25)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mutex_0:mutex_0                                                                                                                                                                                                                                                                                                                                                                                                    ; quartusquake_mutex_0                                 ; quartusquake ;
;       |quartusquake_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 1178 (0)            ; 1428 (0)                  ; 10752             ; 3          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; quartusquake_nios2_gen2_0                            ; quartusquake ;
;          |quartusquake_nios2_gen2_0_cpu:cpu|                                                                                            ; 1178 (997)          ; 1428 (1092)               ; 10752             ; 3          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; quartusquake_nios2_gen2_0_cpu                        ; quartusquake ;
;             |quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                             ; quartusquake_nios2_gen2_0_cpu_bht_module             ; quartusquake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                    ; altsyncram_pdj1                                      ; work         ;
;             |quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|                                       ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                    ; quartusquake_nios2_gen2_0_cpu_mult_cell              ; quartusquake ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; ama_register_function                                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; ama_register_function                                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; ama_register_function                                ; work         ;
;             |quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|                                       ; 181 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; quartusquake_nios2_gen2_0_cpu_nios2_oci              ; quartusquake ;
;                |quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 62 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper    ; quartusquake ;
;                   |quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 5 (5)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk     ; quartusquake ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|                     ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck                                                            ; quartusquake_nios2_gen2_0_cpu_debug_slave_tck        ; quartusquake ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                |quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg       ; quartusquake ;
;                |quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break|                        ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; quartusquake_nios2_gen2_0_cpu_nios2_oci_break        ; quartusquake ;
;                |quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; quartusquake_nios2_gen2_0_cpu_nios2_oci_debug        ; quartusquake ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|                              ; 93 (93)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; quartusquake_nios2_gen2_0_cpu_nios2_ocimem           ; quartusquake ;
;                   |quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module   ; quartusquake ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                      ; work         ;
;             |quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; quartusquake_nios2_gen2_0_cpu_register_bank_a_module ; quartusquake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                            ; altsyncram_voi1                                      ; work         ;
;             |quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; quartusquake_nios2_gen2_0_cpu_register_bank_b_module ; quartusquake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                            ; altsyncram_voi1                                      ; work         ;
;       |quartusquake_nios2_gen2_1:nios2_gen2_1|                                                                                          ; 1177 (0)            ; 1424 (0)                  ; 10752             ; 3          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1                                                                                                                                                                                                                                                                                                                                                                                          ; quartusquake_nios2_gen2_1                            ; quartusquake ;
;          |quartusquake_nios2_gen2_1_cpu:cpu|                                                                                            ; 1177 (995)          ; 1424 (1089)               ; 10752             ; 3          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; quartusquake_nios2_gen2_1_cpu                        ; quartusquake ;
;             |quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht|                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht                                                                                                                                                                                                                                                                             ; quartusquake_nios2_gen2_1_cpu_bht_module             ; quartusquake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                    ; altsyncram_pdj1                                      ; work         ;
;             |quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|                                       ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell                                                                                                                                                                                                                                                                    ; quartusquake_nios2_gen2_1_cpu_mult_cell              ; quartusquake ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; ama_register_function                                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; ama_register_function                                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; ama_register_function                                ; work         ;
;             |quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|                                       ; 182 (7)             ; 271 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; quartusquake_nios2_gen2_1_cpu_nios2_oci              ; quartusquake ;
;                |quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|                ; 62 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper                                                                                                                                                            ; quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper    ; quartusquake ;
;                   |quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|               ; 5 (5)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk                                                      ; quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk     ; quartusquake ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|                     ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck                                                            ; quartusquake_nios2_gen2_1_cpu_debug_slave_tck        ; quartusquake ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:quartusquake_nios2_gen2_1_cpu_debug_slave_phy|                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_1_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                |quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|                      ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg                                                                                                                                                                  ; quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg       ; quartusquake ;
;                |quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break|                        ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break                                                                                                                                                                    ; quartusquake_nios2_gen2_1_cpu_nios2_oci_break        ; quartusquake ;
;                |quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug|                        ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug                                                                                                                                                                    ; quartusquake_nios2_gen2_1_cpu_nios2_oci_debug        ; quartusquake ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|                              ; 95 (95)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem                                                                                                                                                                          ; quartusquake_nios2_gen2_1_cpu_nios2_ocimem           ; quartusquake ;
;                   |quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram                                                                           ; quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module   ; quartusquake ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                      ; work         ;
;             |quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a                                                                                                                                                                                                                                                     ; quartusquake_nios2_gen2_1_cpu_register_bank_a_module ; quartusquake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                            ; altsyncram_voi1                                      ; work         ;
;             |quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b                                                                                                                                                                                                                                                     ; quartusquake_nios2_gen2_1_cpu_register_bank_b_module ; quartusquake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                            ; altsyncram_voi1                                      ; work         ;
;       |quartusquake_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 106 (2)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                  ; quartusquake_onchip_memory2_0                        ; quartusquake ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 104 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;             |altsyncram_c1o1:auto_generated|                                                                                            ; 104 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_c1o1                                      ; work         ;
;                |decode_dla:decode3|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated|decode_dla:decode3                                                                                                                                                                                                                                                                                                      ; decode_dla                                           ; work         ;
;                |mux_ahb:mux2|                                                                                                           ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                                                                                                                            ; mux_ahb                                              ; work         ;
;       |quartusquake_pio_0:pio_0|                                                                                                        ; 12 (12)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                        ; quartusquake_pio_0                                   ; quartusquake ;
;       |quartusquake_pio_1:pio_1|                                                                                                        ; 30 (30)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                                                                        ; quartusquake_pio_1                                   ; quartusquake ;
;       |quartusquake_pll_0:pll_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                        ; quartusquake_pll_0                                   ; quartusquake ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                ; altera_pll                                           ; work         ;
;       |quartusquake_rst_controller:rst_controller|                                                                                      ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                      ; quartusquake_rst_controller                          ; quartusquake ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                              ; quartusquake ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                            ; quartusquake ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                            ; quartusquake ;
;       |quartusquake_rst_controller_001:rst_controller_001|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; quartusquake_rst_controller_001                      ; quartusquake ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; quartusquake ;
;       |quartusquake_rst_controller_001:rst_controller_002|                                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                              ; quartusquake_rst_controller_001                      ; quartusquake ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; quartusquake ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                            ; quartusquake ;
;       |quartusquake_sdram_controller_0:sdram_controller_0|                                                                              ; 229 (176)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                                                              ; quartusquake_sdram_controller_0                      ; quartusquake ;
;          |quartusquake_sdram_controller_0_input_efifo_module:the_quartusquake_sdram_controller_0_input_efifo_module|                    ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|quartusquake_sdram_controller_0_input_efifo_module:the_quartusquake_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                                                    ; quartusquake_sdram_controller_0_input_efifo_module   ; quartusquake ;
;       |quartusquake_timer_0:timer_0|                                                                                                    ; 112 (112)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                    ; quartusquake_timer_0                                 ; quartusquake ;
;       |quartusquake_timer_1:timer_1|                                                                                                    ; 109 (109)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_timer_1:timer_1                                                                                                                                                                                                                                                                                                                                                                                                    ; quartusquake_timer_1                                 ; quartusquake ;
;    |sld_hub:auto_hub|                                                                                                                   ; 155 (1)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 154 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 154 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                             ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 154 (1)             ; 97 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 153 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 153 (110)           ; 89 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                        ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                      ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------+
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                              ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                              ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                              ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                              ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                              ;
; quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; quartusquake_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                ; IP Include File                                      ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                      ;                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                  ;                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                        ;                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                      ;                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                        ;                                                      ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0                                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                       ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                                                                                                                                                               ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_mailbox_simple             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                          ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                        ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                           ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                           ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent                                                                                                                                                                                                                                                                        ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                               ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                        ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent                                                                                                                                                                                                                                                                               ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent                                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent                                                                                                                                                                                                                                                                        ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                           ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                          ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                                                ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_007                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_010                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_012                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_014                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_016                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_017                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                      ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                          ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                                                                  ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                   ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                     ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                                                              ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                                    ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_mutex                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mutex_0:mutex_0                                                                                                                                                                                                                                                                                                                                                             ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                 ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                      ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                              ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                              ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                           ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                               ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                           ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace|quartusquake_nios2_gen2_0_cpu_nios2_oci_td_mode:quartusquake_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                               ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                   ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                           ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_pib:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                 ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                               ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                   ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                      ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu                                                                                                                                                                                                                                                                                                                 ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht                                                                                                                                                                                                                                      ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a                                                                                                                                                                                                              ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b                                                                                                                                                                                                              ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci                                                                                                                                                                                                                             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg                                                                                                                           ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break                                                                                                                             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk                                                                                                                               ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug                                                                                                                             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace                                                                                                                           ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace|quartusquake_nios2_gen2_1_cpu_nios2_oci_td_mode:quartusquake_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo                                                                                                                               ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc                 ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc             ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_im                                                                                                                                   ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace                                                                                                                           ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_pib:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_pib                                                                                                                                 ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk                                                                                                                               ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem                                                                                                                                   ;                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram                                    ;                                                      ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                           ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                 ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                            ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                       ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                             ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_timer_1:timer_1                                                                                                                                                                                                                                                                                                                                                             ; /home/vm/Documents/QuartusQuake/hw/quartusquake.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_state                                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+-------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                    ;
+------------------+------------------+------------------+------------------+-------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                   ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                   ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                   ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                   ;
+------------------+------------------+------------------+------------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                            ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                            ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                            ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                            ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                            ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+-------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                  ;
+------------+------------+------------+------------+-------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                           ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                           ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                           ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                           ;
+------------+------------+------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 113                                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,87,88,103,105]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,87,88,103,105]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85,87,88,103,105]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85,87,88,103,105]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[0..3]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0..3]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[4..31]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[2..31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|mask_reg[2..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0..3]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|i_address[0,1]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|i_address[0,1]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[11] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[12] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[13] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[14] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[15] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[16] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[17] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[18] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[19] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[20] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[21] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[22] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[23] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[25] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[27] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[28] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[29] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[30] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[31] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[10] ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[24] ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                              ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                             ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                               ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                            ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                            ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                           ; Merged with quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                  ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[13,19]                                                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[9]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[11,14,25]                                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[7]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[22]                                                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[4]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[10,15,17,21,27]                                                                                                                                                                                                                                                                    ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[1]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[7]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[6,11]                                                                                                                                                                                                                                                                              ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[5,9,20]                                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[0,10]                                                                                                                                                                                                                                                                              ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[4]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[13,25]                                                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[3,5,8,16,18,20..22,26]                                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[12,18,24]                                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[2]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[6]                                                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[17,19]                                                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[2,3]                                                                                                                                                                                                                                                                               ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[12,14,15]                                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[1,8]                                                                                                                                                                                                                                                                               ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[23]                                                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0,23]                                                                                                                                                                                                                                                                              ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break|trigger_state     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                            ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                            ;
; quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[1]                                                                                                                                                                                                                                                                                                                            ; Merged with quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[0]                                                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                         ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                       ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                              ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                 ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                             ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                        ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                    ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                   ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                      ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                        ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                    ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                   ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                              ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                             ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                   ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                            ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                          ; Merged with quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 1571                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                               ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                             ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                      ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[3],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[1]                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|i_address[1],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|i_address[0]                                                                                                                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|i_address[1],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|i_address[0]                                                                                                                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                          ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                           ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[2]                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                              ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                            ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                            ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                            ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                   ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|DRsize.101 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                               ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                               ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                               ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                               ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                               ; Lost Fanouts                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                            ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[7]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[4]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[5]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[6]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                             ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                 ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                                ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                              ; Stuck at GND                   ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5220  ;
; Number of registers using Synchronous Clear  ; 536   ;
; Number of registers using Synchronous Load   ; 570   ;
; Number of registers using Asynchronous Clear ; 4466  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3771  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                   ; 1       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                             ; 45      ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                 ; 11      ;
; quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; 663     ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                   ; 2       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                         ; 1       ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                           ; 2       ;
; quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                               ; 1       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                         ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                        ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                        ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                         ; 2       ;
; quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                         ; 2       ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                    ; 11      ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                    ; 11      ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                      ; 1       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                         ; 2       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                      ; 4       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; 2       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                      ; 3       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|av_waitrequest                                                                                                                                                                                                                           ; 8       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                         ; 7       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                      ; 3       ;
; quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                               ; 1       ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                    ; 3       ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|t_dav                                                                                                                                                                                                                                    ; 3       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                         ; 1       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                      ; 1       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_pipe_flush                                                                                                                                                                                         ; 7       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                        ; 6       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                  ; 1       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                      ; 1       ;
; quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                               ; 1       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                               ; 1       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_pipe_flush_waddr[18]                                                                                                                                                                               ; 1       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[18]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                           ; 2       ;
; quartusquake:u0|quartusquake_mutex_0:mutex_0|reset_reg                                                                                                                                                                                                                                        ; 1       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                          ; 1       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[3]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[15]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[14]                                                                                                                                                                                                                             ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[9]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[8]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[6]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[2]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[1]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|internal_counter[0]                                                                                                                                                                                                                              ; 3       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_h_register[5]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_h_register[2]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_h_register[1]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[13]                                                                                                                                                                                                                            ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                            ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                           ; 1       ;
; quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                  ; 1       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[3]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[15]                                                                                                                                                                                                                            ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[14]                                                                                                                                                                                                                            ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[9]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[8]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[6]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[2]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[1]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_timer_1:timer_1|period_l_register[0]                                                                                                                                                                                                                             ; 2       ;
; quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                           ; 1       ;
; Total number of inverted registers = 102*                                                                                                                                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                             ; Megafunction                                                                                                                            ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------+
; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter|data_reg[20]                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter|data_reg[9]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                                        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003|src_channel[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_logic_result[6]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_logic_result[14]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|D_src2_reg[22]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|D_src2_reg[21]                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|F_pc_nxt[0]                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|F_pc_nxt[7]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002|src_channel[4]                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_slow_inst_result[25]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_slow_inst_result[17]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_slow_inst_result[4]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_slow_inst_result[9]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated|mux_ahb:mux2|l3_w28_n0_mux_dataout                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[25]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008|src_channel[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck|sr[22] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|active_addr[11]                                                                                                                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|Selector34                                                                                                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|Selector24                                                                                                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|Selector28                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_pio_1:pio_1|data_out[1]                                                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|ParallelPort:parallel_port_0|ReadData[1]                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|ParallelPort:parallel_port_0|iRegPort[6]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[30]                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[18]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[10]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[21]                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009|src_channel[1]                                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|M_rot[24]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|E_rot_step1[13]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|M_rot[24]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TopLevelFile|quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|E_rot_step1[13]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ;
; 44:1               ; 4 bits    ; 116 LEs       ; 84 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_TopLevelFile|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------------------+
; Assignment                  ; Value ; From ; To                                           ;
+-----------------------------+-------+------+----------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                              ;
+-----------------------------+-------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DWIDTH         ; 32    ; Signed Integer                                                             ;
; AWIDTH         ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                   ;
+----------------+-----------------------------------+--------------------------------------------------------+
; INIT_FILE      ; quartusquake_onchip_memory2_0.hex ; String                                                 ;
+----------------+-----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                         ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                      ;
; WIDTH_A                            ; 32                                ; Signed Integer                                               ;
; WIDTHAD_A                          ; 16                                ; Signed Integer                                               ;
; NUMWORDS_A                         ; 65536                             ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                      ;
; WIDTH_B                            ; 1                                 ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                         ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                      ;
; INIT_FILE                          ; quartusquake_onchip_memory2_0.hex ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 65536                             ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c1o1                   ; Untyped                                                      ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                          ;
+--------------------------------------+------------------------+-----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                        ;
; fractional_vco_multiplier            ; false                  ; String                                        ;
; pll_type                             ; General                ; String                                        ;
; pll_subtype                          ; General                ; String                                        ;
; number_of_clocks                     ; 3                      ; Signed Integer                                ;
; operation_mode                       ; normal                 ; String                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                ;
; data_rate                            ; 0                      ; Signed Integer                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                        ;
; phase_shift0                         ; 0 ps                   ; String                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                        ;
; phase_shift1                         ; 0 ps                   ; String                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                        ;
; phase_shift2                         ; -3750 ps               ; String                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                        ;
; phase_shift3                         ; 0 ps                   ; String                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                        ;
; phase_shift4                         ; 0 ps                   ; String                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                        ;
; phase_shift5                         ; 0 ps                   ; String                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                        ;
; phase_shift6                         ; 0 ps                   ; String                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                        ;
; phase_shift7                         ; 0 ps                   ; String                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                        ;
; phase_shift8                         ; 0 ps                   ; String                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                        ;
; phase_shift9                         ; 0 ps                   ; String                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                        ;
; phase_shift10                        ; 0 ps                   ; String                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                        ;
; phase_shift11                        ; 0 ps                   ; String                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                        ;
; phase_shift12                        ; 0 ps                   ; String                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                        ;
; phase_shift13                        ; 0 ps                   ; String                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                        ;
; phase_shift14                        ; 0 ps                   ; String                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                        ;
; phase_shift15                        ; 0 ps                   ; String                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                        ;
; phase_shift16                        ; 0 ps                   ; String                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                        ;
; phase_shift17                        ; 0 ps                   ; String                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                ;
; clock_name_0                         ;                        ; String                                        ;
; clock_name_1                         ;                        ; String                                        ;
; clock_name_2                         ;                        ; String                                        ;
; clock_name_3                         ;                        ; String                                        ;
; clock_name_4                         ;                        ; String                                        ;
; clock_name_5                         ;                        ; String                                        ;
; clock_name_6                         ;                        ; String                                        ;
; clock_name_7                         ;                        ; String                                        ;
; clock_name_8                         ;                        ; String                                        ;
; clock_name_global_0                  ; false                  ; String                                        ;
; clock_name_global_1                  ; false                  ; String                                        ;
; clock_name_global_2                  ; false                  ; String                                        ;
; clock_name_global_3                  ; false                  ; String                                        ;
; clock_name_global_4                  ; false                  ; String                                        ;
; clock_name_global_5                  ; false                  ; String                                        ;
; clock_name_global_6                  ; false                  ; String                                        ;
; clock_name_global_7                  ; false                  ; String                                        ;
; clock_name_global_8                  ; false                  ; String                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_bypass_en                      ; false                  ; String                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_bypass_en                      ; false                  ; String                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                ;
; pll_slf_rst                          ; false                  ; String                                        ;
; pll_bw_sel                           ; low                    ; String                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
+--------------------------------------+------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 3     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 41    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 38    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router|quartusquake_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001|quartusquake_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002|quartusquake_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003|quartusquake_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005|quartusquake_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_007|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008|quartusquake_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009|quartusquake_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_010|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011|quartusquake_mm_interconnect_0_router_011_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_012|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_014|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_016|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_017|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 45    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 43    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 79    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 14    ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 14    ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 36    ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 37    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 43    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 45    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 46    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 48    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 49    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 51    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 42    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 52    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 53    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 76    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 78    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 39    ; Signed Integer                                                                                                                                     ;
; IN_ST_DATA_W                  ; 79    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                                     ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 42    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; num_reset_inputs          ; 3        ; Signed Integer                                                   ;
; output_reset_sync_edges   ; deassert ; String                                                           ;
; sync_depth                ; 2        ; Signed Integer                                                   ;
; reset_request_present     ; 1        ; Signed Integer                                                   ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                   ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                   ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                   ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                   ;
; adapt_reset_request       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001 ;
+---------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------+
; num_reset_inputs          ; 3     ; Signed Integer                                                              ;
; output_reset_sync_edges   ; none  ; String                                                                      ;
; sync_depth                ; 2     ; Signed Integer                                                              ;
; reset_request_present     ; 0     ; Signed Integer                                                              ;
; reset_req_wait_time       ; 1     ; Signed Integer                                                              ;
; min_rst_assertion_time    ; 3     ; Signed Integer                                                              ;
; reset_req_early_dsrt_time ; 1     ; Signed Integer                                                              ;
; use_reset_request_in0     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in1     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in2     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in3     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in4     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in5     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in6     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in7     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in8     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in9     ; 0     ; Signed Integer                                                              ;
; use_reset_request_in10    ; 0     ; Signed Integer                                                              ;
; use_reset_request_in11    ; 0     ; Signed Integer                                                              ;
; use_reset_request_in12    ; 0     ; Signed Integer                                                              ;
; use_reset_request_in13    ; 0     ; Signed Integer                                                              ;
; use_reset_request_in14    ; 0     ; Signed Integer                                                              ;
; use_reset_request_in15    ; 0     ; Signed Integer                                                              ;
; adapt_reset_request       ; 0     ; Signed Integer                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                                                                 ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                                                         ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                                                         ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; num_reset_inputs          ; 3        ; Signed Integer                                                           ;
; output_reset_sync_edges   ; deassert ; String                                                                   ;
; sync_depth                ; 2        ; Signed Integer                                                           ;
; reset_request_present     ; 0        ; Signed Integer                                                           ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                           ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                           ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                           ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                           ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                           ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                           ;
; adapt_reset_request       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                         ;
; Entity Instance            ; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                  ;
; Entity Instance                           ; quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                         ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                         ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                   ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_rst_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                         ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                      ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                         ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011|quartusquake_mm_interconnect_0_router_011_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009|quartusquake_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008|quartusquake_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005|quartusquake_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003|quartusquake_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002|quartusquake_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001|quartusquake_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router|quartusquake_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|quartusquake_sdram_controller_0_input_efifo_module:the_quartusquake_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_pll_0:pll_0"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1"                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0"                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0"                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; irq_space ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_1"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic"                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5123                        ;
;     CLR               ; 1009                        ;
;     CLR SCLR          ; 97                          ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 243                         ;
;     ENA CLR           ; 2686                        ;
;     ENA CLR SCLR      ; 177                         ;
;     ENA CLR SCLR SLD  ; 86                          ;
;     ENA CLR SLD       ; 332                         ;
;     ENA SCLR          ; 122                         ;
;     ENA SCLR SLD      ; 39                          ;
;     ENA SLD           ; 18                          ;
;     SCLR              ; 8                           ;
;     SLD               ; 57                          ;
;     plain             ; 213                         ;
; arriav_io_obuf        ; 52                          ;
; arriav_lcell_comb     ; 4571                        ;
;     arith             ; 490                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 278                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 69                          ;
;         7 data inputs ; 69                          ;
;     normal            ; 4012                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 395                         ;
;         3 data inputs ; 646                         ;
;         4 data inputs ; 1012                        ;
;         5 data inputs ; 847                         ;
;         6 data inputs ; 1012                        ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 168                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 500                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.59                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 97                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 35                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 155                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 152                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 26                                       ;
;         5 data inputs ; 28                                       ;
;         6 data inputs ; 32                                       ;
; boundary_port         ; 241                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.70                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:21     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun  8 22:02:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartusquake -c quartusquake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "quartusquake.qsys"
Info (12250): 2021.06.08.22:03:07 Progress: Loading hw/quartusquake.qsys
Info (12250): 2021.06.08.22:03:07 Progress: Reading input file
Info (12250): 2021.06.08.22:03:08 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2021.06.08.22:03:09 Progress: Parameterizing module clk_0
Info (12250): 2021.06.08.22:03:09 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2021.06.08.22:03:09 Progress: Parameterizing module jtag_uart_0
Info (12250): 2021.06.08.22:03:09 Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Info (12250): 2021.06.08.22:03:09 Progress: Parameterizing module jtag_uart_1
Info (12250): 2021.06.08.22:03:09 Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module mailbox_simple_0
Info (12250): 2021.06.08.22:03:10 Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module mutex_0
Info (12250): 2021.06.08.22:03:10 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2021.06.08.22:03:10 Progress: Adding nios2_gen2_1 [altera_nios2_gen2 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module nios2_gen2_1
Info (12250): 2021.06.08.22:03:10 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2021.06.08.22:03:10 Progress: Adding parallel_port_0 [parallel_port 1.0]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module parallel_port_0
Info (12250): 2021.06.08.22:03:10 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module pio_0
Info (12250): 2021.06.08.22:03:10 Progress: Adding pio_1 [altera_avalon_pio 18.1]
Info (12250): 2021.06.08.22:03:10 Progress: Parameterizing module pio_1
Info (12250): 2021.06.08.22:03:10 Progress: Adding pll_0 [altera_pll 18.1]
Info (12250): 2021.06.08.22:03:11 Progress: Parameterizing module pll_0
Info (12250): 2021.06.08.22:03:11 Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2021.06.08.22:03:11 Progress: Parameterizing module sdram_controller_0
Info (12250): 2021.06.08.22:03:11 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2021.06.08.22:03:11 Progress: Parameterizing module timer_0
Info (12250): 2021.06.08.22:03:11 Progress: Adding timer_1 [altera_avalon_timer 18.1]
Info (12250): 2021.06.08.22:03:11 Progress: Parameterizing module timer_1
Info (12250): 2021.06.08.22:03:11 Progress: Building connections
Info (12250): 2021.06.08.22:03:11 Progress: Parameterizing connections
Info (12250): 2021.06.08.22:03:11 Progress: Validating
Info (12250): 2021.06.08.22:03:15 Progress: Done reading input file
Info (12250): Quartusquake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Quartusquake.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Quartusquake.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Quartusquake.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Quartusquake.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Quartusquake.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): Quartusquake.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Quartusquake: Generating quartusquake "quartusquake" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_005.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_005.sink2
Info (12250): Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_005.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src2 and rsp_mux_002.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src3 and rsp_mux_003.sink1
Info (12250): Jtag_uart_0: Starting RTL generation for module 'quartusquake_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=quartusquake_jtag_uart_0 --dir=/tmp/alt8786_7350275015006204722.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0002_jtag_uart_0_gen//quartusquake_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'quartusquake_jtag_uart_0'
Info (12250): Jtag_uart_0: "quartusquake" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mailbox_simple_0: "quartusquake" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info (12250): Mutex_0: Starting RTL generation for module 'quartusquake_mutex_0'
Info (12250): Mutex_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=quartusquake_mutex_0 --dir=/tmp/alt8786_7350275015006204722.dir/0004_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0004_mutex_0_gen//quartusquake_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mutex_0: Done RTL generation for module 'quartusquake_mutex_0'
Info (12250): Mutex_0: "quartusquake" instantiated altera_avalon_mutex "mutex_0"
Info (12250): Nios2_gen2_0: "quartusquake" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Nios2_gen2_1: "quartusquake" instantiated altera_nios2_gen2 "nios2_gen2_1"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'quartusquake_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=quartusquake_onchip_memory2_0 --dir=/tmp/alt8786_7350275015006204722.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0005_onchip_memory2_0_gen//quartusquake_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'quartusquake_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "quartusquake" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Parallel_port_0: "quartusquake" instantiated parallel_port "parallel_port_0"
Info (12250): Pio_0: Starting RTL generation for module 'quartusquake_pio_0'
Info (12250): Pio_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=quartusquake_pio_0 --dir=/tmp/alt8786_7350275015006204722.dir/0007_pio_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0007_pio_0_gen//quartusquake_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'quartusquake_pio_0'
Info (12250): Pio_0: "quartusquake" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_1: Starting RTL generation for module 'quartusquake_pio_1'
Info (12250): Pio_1:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=quartusquake_pio_1 --dir=/tmp/alt8786_7350275015006204722.dir/0008_pio_1_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0008_pio_1_gen//quartusquake_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_1: Done RTL generation for module 'quartusquake_pio_1'
Info (12250): Pio_1: "quartusquake" instantiated altera_avalon_pio "pio_1"
Info (12250): Pll_0: "quartusquake" instantiated altera_pll "pll_0"
Info (12250): Sdram_controller_0: Starting RTL generation for module 'quartusquake_sdram_controller_0'
Info (12250): Sdram_controller_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=quartusquake_sdram_controller_0 --dir=/tmp/alt8786_7350275015006204722.dir/0010_sdram_controller_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0010_sdram_controller_0_gen//quartusquake_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_0: Done RTL generation for module 'quartusquake_sdram_controller_0'
Info (12250): Sdram_controller_0: "quartusquake" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info (12250): Timer_0: Starting RTL generation for module 'quartusquake_timer_0'
Info (12250): Timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=quartusquake_timer_0 --dir=/tmp/alt8786_7350275015006204722.dir/0011_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0011_timer_0_gen//quartusquake_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'quartusquake_timer_0'
Info (12250): Timer_0: "quartusquake" instantiated altera_avalon_timer "timer_0"
Info (12250): Timer_1: Starting RTL generation for module 'quartusquake_timer_1'
Info (12250): Timer_1:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=quartusquake_timer_1 --dir=/tmp/alt8786_7350275015006204722.dir/0012_timer_1_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8786_7350275015006204722.dir/0012_timer_1_gen//quartusquake_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_1: Done RTL generation for module 'quartusquake_timer_1'
Info (12250): Timer_1: "quartusquake" instantiated altera_avalon_timer "timer_1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "quartusquake" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "quartusquake" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "quartusquake" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Rst_controller: "quartusquake" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'quartusquake_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=quartusquake_nios2_gen2_0_cpu --dir=/tmp/alt8786_7350275015006204722.dir/0016_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8786_7350275015006204722.dir/0016_cpu_gen//quartusquake_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.06.08 22:03:35 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.06.08 22:03:35 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2021.06.08 22:03:37 (*)   Plaintext license not found.
Info (12250): Cpu: # 2021.06.08 22:03:37 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)     Testbench
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)     Instruction decoding
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)       Instruction fields
Info (12250): Cpu: # 2021.06.08 22:03:39 (*)       Instruction decodes
Info (12250): Cpu: # 2021.06.08 22:03:40 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2021.06.08 22:03:40 (*)       Instruction controls
Info (12250): Cpu: # 2021.06.08 22:03:40 (*)     Pipeline frontend
Info (12250): Cpu: # 2021.06.08 22:03:40 (*)     Pipeline backend
Info (12250): Cpu: # 2021.06.08 22:03:42 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.06.08 22:03:43 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2021.06.08 22:03:44 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'quartusquake_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'quartusquake_nios2_gen2_1_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=quartusquake_nios2_gen2_1_cpu --dir=/tmp/alt8786_7350275015006204722.dir/0017_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8786_7350275015006204722.dir/0017_cpu_gen//quartusquake_nios2_gen2_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.06.08 22:03:44 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.06.08 22:03:44 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2021.06.08 22:03:46 (*)   Plaintext license not found.
Info (12250): Cpu: # 2021.06.08 22:03:46 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)     Testbench
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)     Instruction decoding
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)       Instruction fields
Info (12250): Cpu: # 2021.06.08 22:03:47 (*)       Instruction decodes
Info (12250): Cpu: # 2021.06.08 22:03:48 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2021.06.08 22:03:48 (*)       Instruction controls
Info (12250): Cpu: # 2021.06.08 22:03:48 (*)     Pipeline frontend
Info (12250): Cpu: # 2021.06.08 22:03:48 (*)     Pipeline backend
Info (12250): Cpu: # 2021.06.08 22:03:50 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.06.08 22:03:51 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2021.06.08 22:03:52 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'quartusquake_nios2_gen2_1_cpu'
Info (12250): Cpu: "nios2_gen2_1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info (12250): Router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info (12250): Router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info (12250): Parallel_port_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "parallel_port_0_avalon_slave_0_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv
Info (12250): Parallel_port_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "parallel_port_0_avalon_slave_0_rsp_width_adapter"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): Quartusquake: Done "quartusquake" with 58 modules, 100 files
Info (12249): Finished elaborating Platform Designer system entity "quartusquake.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file setup/DE1_SoC_TopLevelFile.vhd
    Info (12022): Found design unit 1: DE1_SoC_TopLevelFile-rtl File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 165
    Info (12023): Found entity 1: DE1_SoC_TopLevelFile File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/quartusquake/quartusquake.vhd
    Info (12022): Found design unit 1: quartusquake-rtl File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 29
    Info (12023): Found entity 1: quartusquake File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/quartusquake/quartusquake_rst_controller.vhd
    Info (12022): Found design unit 1: quartusquake_rst_controller-rtl File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: quartusquake_rst_controller File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/quartusquake/quartusquake_rst_controller_001.vhd
    Info (12022): Found design unit 1: quartusquake_rst_controller_001-rtl File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: quartusquake_rst_controller_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/quartusquake/submodules/ParallelPort.vhd
    Info (12022): Found design unit 1: ParallelPort-comp File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/ParallelPort.vhd Line: 21
    Info (12023): Found entity 1: ParallelPort File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/ParallelPort.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_avalon_mailbox.v
    Info (12023): Found entity 1: altera_avalon_mailbox File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_mailbox.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/quartusquake/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_irq_mapper.sv
    Info (12023): Found entity 1: quartusquake_irq_mapper File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_irq_mapper_001.sv
    Info (12023): Found entity 1: quartusquake_irq_mapper_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_irq_mapper_001.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v
    Info (12023): Found entity 1: quartusquake_jtag_uart_0_sim_scfifo_w File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: quartusquake_jtag_uart_0_scfifo_w File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: quartusquake_jtag_uart_0_sim_scfifo_r File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: quartusquake_jtag_uart_0_scfifo_r File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: quartusquake_jtag_uart_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_avalon_st_adapter File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_avalon_st_adapter_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_avalon_st_adapter_005 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_cmd_demux File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_cmd_demux_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_cmd_demux_002 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_cmd_mux File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_cmd_mux_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_cmd_mux_004 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_001_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_002_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_002 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_003_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_003 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_004_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_004 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_005_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_005 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_006_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_006 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_008_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_008 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_009_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_009 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_011_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_011 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_013_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_013 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_015.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_router_015_default_decode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_015.sv Line: 45
    Info (12023): Found entity 2: quartusquake_mm_interconnect_0_router_015 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_015.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_rsp_demux File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_rsp_demux_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_rsp_demux_005 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_rsp_mux File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_rsp_mux_001 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: quartusquake_mm_interconnect_0_rsp_mux_002 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_mutex_0.v
    Info (12023): Found entity 1: quartusquake_mutex_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mutex_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0.v Line: 9
Info (12021): Found 22 design units, including 22 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0_cpu_bht_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: quartusquake_nios2_gen2_0_cpu_register_bank_a_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 90
    Info (12023): Found entity 3: quartusquake_nios2_gen2_0_cpu_register_bank_b_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 156
    Info (12023): Found entity 4: quartusquake_nios2_gen2_0_cpu_nios2_oci_debug File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 222
    Info (12023): Found entity 5: quartusquake_nios2_gen2_0_cpu_nios2_oci_break File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 368
    Info (12023): Found entity 6: quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 661
    Info (12023): Found entity 7: quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 922
    Info (12023): Found entity 8: quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1111
    Info (12023): Found entity 9: quartusquake_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1294
    Info (12023): Found entity 10: quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1362
    Info (12023): Found entity 11: quartusquake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1444
    Info (12023): Found entity 12: quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1516
    Info (12023): Found entity 13: quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1559
    Info (12023): Found entity 14: quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1606
    Info (12023): Found entity 15: quartusquake_nios2_gen2_0_cpu_nios2_oci_pib File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2092
    Info (12023): Found entity 16: quartusquake_nios2_gen2_0_cpu_nios2_oci_im File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2115
    Info (12023): Found entity 17: quartusquake_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2185
    Info (12023): Found entity 18: quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2202
    Info (12023): Found entity 19: quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2295
    Info (12023): Found entity 20: quartusquake_nios2_gen2_0_cpu_nios2_ocimem File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2360
    Info (12023): Found entity 21: quartusquake_nios2_gen2_0_cpu_nios2_oci File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2541
    Info (12023): Found entity 22: quartusquake_nios2_gen2_0_cpu File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 3086
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0_cpu_debug_slave_tck File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0_cpu_mult_cell File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_0_cpu_test_bench File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1.v Line: 9
Info (12021): Found 22 design units, including 22 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1_cpu_bht_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 21
    Info (12023): Found entity 2: quartusquake_nios2_gen2_1_cpu_register_bank_a_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 90
    Info (12023): Found entity 3: quartusquake_nios2_gen2_1_cpu_register_bank_b_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 156
    Info (12023): Found entity 4: quartusquake_nios2_gen2_1_cpu_nios2_oci_debug File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 222
    Info (12023): Found entity 5: quartusquake_nios2_gen2_1_cpu_nios2_oci_break File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 368
    Info (12023): Found entity 6: quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 661
    Info (12023): Found entity 7: quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 922
    Info (12023): Found entity 8: quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1111
    Info (12023): Found entity 9: quartusquake_nios2_gen2_1_cpu_nios2_oci_td_mode File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1294
    Info (12023): Found entity 10: quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1362
    Info (12023): Found entity 11: quartusquake_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1444
    Info (12023): Found entity 12: quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1516
    Info (12023): Found entity 13: quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1559
    Info (12023): Found entity 14: quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1606
    Info (12023): Found entity 15: quartusquake_nios2_gen2_1_cpu_nios2_oci_pib File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2092
    Info (12023): Found entity 16: quartusquake_nios2_gen2_1_cpu_nios2_oci_im File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2115
    Info (12023): Found entity 17: quartusquake_nios2_gen2_1_cpu_nios2_performance_monitors File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2185
    Info (12023): Found entity 18: quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2202
    Info (12023): Found entity 19: quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2295
    Info (12023): Found entity 20: quartusquake_nios2_gen2_1_cpu_nios2_ocimem File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2360
    Info (12023): Found entity 21: quartusquake_nios2_gen2_1_cpu_nios2_oci File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2541
    Info (12023): Found entity 22: quartusquake_nios2_gen2_1_cpu File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 3086
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1_cpu_debug_slave_tck File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_mult_cell.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1_cpu_mult_cell File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_test_bench.v
    Info (12023): Found entity 1: quartusquake_nios2_gen2_1_cpu_test_bench File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v
    Info (12023): Found entity 1: quartusquake_onchip_memory2_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_pio_0.v
    Info (12023): Found entity 1: quartusquake_pio_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_pio_1.v
    Info (12023): Found entity 1: quartusquake_pio_1 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pio_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_pll_0.v
    Info (12023): Found entity 1: quartusquake_pll_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pll_0.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/quartusquake/submodules/quartusquake_sdram_controller_0.v
    Info (12023): Found entity 1: quartusquake_sdram_controller_0_input_efifo_module File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: quartusquake_sdram_controller_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_timer_0.v
    Info (12023): Found entity 1: quartusquake_timer_0 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/quartusquake/submodules/quartusquake_timer_1.v
    Info (12023): Found entity 1: quartusquake_timer_1 File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_timer_1.v Line: 21
Info (12127): Elaborating entity "DE1_SoC_TopLevelFile" for the top level hierarchy
Info (12128): Elaborating entity "quartusquake" for hierarchy "quartusquake:u0" File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 186
Info (12128): Elaborating entity "quartusquake_jtag_uart_0" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 686
Info (12128): Elaborating entity "quartusquake_jtag_uart_0_scfifo_w" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/vm/Documents/QuartusQuake/hw/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/vm/Documents/QuartusQuake/hw/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/vm/Documents/QuartusQuake/hw/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/vm/Documents/QuartusQuake/hw/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/vm/Documents/QuartusQuake/hw/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/vm/Documents/QuartusQuake/hw/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/vm/Documents/QuartusQuake/hw/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/vm/Documents/QuartusQuake/hw/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/vm/Documents/QuartusQuake/hw/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_w:the_quartusquake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/vm/Documents/QuartusQuake/hw/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "quartusquake_jtag_uart_0_scfifo_r" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|quartusquake_jtag_uart_0_scfifo_r:the_quartusquake_jtag_uart_0_scfifo_r" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "quartusquake:u0|quartusquake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:quartusquake_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_mailbox" for hierarchy "quartusquake:u0|altera_avalon_mailbox:mailbox_simple_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 714
Info (12128): Elaborating entity "quartusquake_mutex_0" for hierarchy "quartusquake:u0|quartusquake_mutex_0:mutex_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 737
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 749
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_test_bench" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_test_bench:the_quartusquake_nios2_gen2_0_cpu_test_bench" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 5306
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_bht_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 6356
Info (12128): Elaborating entity "altsyncram" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_bht_module:quartusquake_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 7312
Info (12128): Elaborating entity "altsyncram" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 127
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 127
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 127
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_a_module:quartusquake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_register_bank_b_module:quartusquake_nios2_gen2_0_cpu_register_bank_b" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 7330
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_mult_cell" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 7915
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: /home/vm/Documents/QuartusQuake/hw/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/vm/Documents/QuartusQuake/hw/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/vm/Documents/QuartusQuake/hw/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_mult_cell:the_quartusquake_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 8323
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2758
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 292
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 292
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 292
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_break" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2788
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2811
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2838
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2876
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2891
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_dtrace|quartusquake_nios2_gen2_0_cpu_nios2_oci_td_mode:quartusquake_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1412
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2906
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1725
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1734
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 1743
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_pib:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2911
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_0_cpu_nios2_oci_im" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2925
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2944
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2964
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2511
Info (12128): Elaborating entity "altsyncram" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2335
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2335
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2335
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_0_cpu_nios2_ocimem|quartusquake_nios2_gen2_0_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 3066
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_0_cpu_debug_slave_tck" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_0:nios2_gen2_0|quartusquake_nios2_gen2_0_cpu:cpu|quartusquake_nios2_gen2_0_cpu_nios2_oci:the_quartusquake_nios2_gen2_0_cpu_nios2_oci|quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:quartusquake_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 779
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1.v Line: 65
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_test_bench" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_test_bench:the_quartusquake_nios2_gen2_1_cpu_test_bench" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 5299
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_bht_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_bht_module:quartusquake_nios2_gen2_1_cpu_bht" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 6349
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_register_bank_a_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_a_module:quartusquake_nios2_gen2_1_cpu_register_bank_a" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 7305
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_register_bank_b_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_register_bank_b_module:quartusquake_nios2_gen2_1_cpu_register_bank_b" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 7323
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_mult_cell" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_mult_cell:the_quartusquake_nios2_gen2_1_cpu_mult_cell" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 7908
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 8290
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_debug" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_debug:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_debug" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2758
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_break" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_break:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_break" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2788
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_xbrk" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2811
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dbrk" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2838
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2876
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2891
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_td_mode" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_dtrace|quartusquake_nios2_gen2_1_cpu_nios2_oci_td_mode:quartusquake_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1412
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2906
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1725
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1734
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo|quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 1743
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_pib" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_pib:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_pib" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2911
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_oci_im" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_oci_im:the_quartusquake_nios2_gen2_1_cpu_nios2_oci_im" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2925
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg:the_quartusquake_nios2_gen2_1_cpu_nios2_avalon_reg" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2944
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_nios2_ocimem" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2964
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_nios2_ocimem:the_quartusquake_nios2_gen2_1_cpu_nios2_ocimem|quartusquake_nios2_gen2_1_cpu_ociram_sp_ram_module:quartusquake_nios2_gen2_1_cpu_ociram_sp_ram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2511
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 3066
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_debug_slave_tck" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_tck:the_quartusquake_nios2_gen2_1_cpu_debug_slave_tck" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk" for hierarchy "quartusquake:u0|quartusquake_nios2_gen2_1:nios2_gen2_1|quartusquake_nios2_gen2_1_cpu:cpu|quartusquake_nios2_gen2_1_cpu_nios2_oci:the_quartusquake_nios2_gen2_1_cpu_nios2_oci|quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper:the_quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper|quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk:the_quartusquake_nios2_gen2_1_cpu_debug_slave_sysclk" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "quartusquake_onchip_memory2_0" for hierarchy "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 809
Info (12128): Elaborating entity "altsyncram" for hierarchy "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "quartusquake_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1o1.tdf
    Info (12023): Found entity 1: altsyncram_c1o1 File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_c1o1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_c1o1" for hierarchy "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/vm/Documents/QuartusQuake/hw/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated|decode_dla:decode3" File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_c1o1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/vm/Documents/QuartusQuake/hw/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "quartusquake:u0|quartusquake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_c1o1:auto_generated|mux_ahb:mux2" File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_c1o1.tdf Line: 44
Info (12128): Elaborating entity "ParallelPort" for hierarchy "quartusquake:u0|ParallelPort:parallel_port_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 824
Info (12128): Elaborating entity "quartusquake_pio_0" for hierarchy "quartusquake:u0|quartusquake_pio_0:pio_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 837
Info (12128): Elaborating entity "quartusquake_pio_1" for hierarchy "quartusquake:u0|quartusquake_pio_1:pio_1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 850
Info (12128): Elaborating entity "quartusquake_pll_0" for hierarchy "quartusquake:u0|quartusquake_pll_0:pll_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 862
Info (12128): Elaborating entity "altera_pll" for hierarchy "quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pll_0.v Line: 91
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "quartusquake_sdram_controller_0" for hierarchy "quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 872
Info (12128): Elaborating entity "quartusquake_sdram_controller_0_input_efifo_module" for hierarchy "quartusquake:u0|quartusquake_sdram_controller_0:sdram_controller_0|quartusquake_sdram_controller_0_input_efifo_module:the_quartusquake_sdram_controller_0_input_efifo_module" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "quartusquake_timer_0" for hierarchy "quartusquake:u0|quartusquake_timer_0:timer_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 896
Info (12128): Elaborating entity "quartusquake_timer_1" for hierarchy "quartusquake:u0|quartusquake_timer_1:timer_1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 908
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 920
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1317
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1377
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1561
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_slave_0_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1625
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1689
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1753
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1817
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1881
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 1945
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2009
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2073
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2265
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2329
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2474
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2555
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_data_master_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2636
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2717
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2801
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2842
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2926
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_slave_0_agent_rsp_fifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 2967
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 3426
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 3467
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 3508
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4524
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router:router|quartusquake_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_001" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4540
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_001_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_001:router_001|quartusquake_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_001.sv Line: 182
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_002" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4556
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_002_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_002:router_002|quartusquake_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_002.sv Line: 186
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_003" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4572
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_003_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_003:router_003|quartusquake_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_003.sv Line: 182
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_004" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4588
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_004_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_004:router_004|quartusquake_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_005" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4604
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_005_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_005:router_005|quartusquake_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_006" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4620
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_006_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_006:router_006|quartusquake_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_008" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4652
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_008_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_008:router_008|quartusquake_mm_interconnect_0_router_008_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_009" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4668
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_009_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_009:router_009|quartusquake_mm_interconnect_0_router_009_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_011" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4700
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_011_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_011:router_011|quartusquake_mm_interconnect_0_router_011_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_011.sv Line: 173
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_013" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4732
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_013_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_013:router_013|quartusquake_mm_interconnect_0_router_013_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_013.sv Line: 178
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_015" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4764
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_router_015_default_decode" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_router_015:router_015|quartusquake_mm_interconnect_0_router_015_default_decode:the_default_decode" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_router_015.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4846
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4896
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_cmd_demux" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4961
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_cmd_demux_001" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 4996
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_cmd_demux_002" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5055
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_cmd_mux" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5113
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_cmd_mux_001" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5130
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_cmd_mux_004" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5205
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_cmd_mux_004.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_rsp_demux" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5417
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_rsp_demux_001" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5434
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_rsp_demux_005" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5544
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_rsp_mux" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5763
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_rsp_mux_001" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5798
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_001.sv Line: 342
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_rsp_mux_002" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5857
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_rsp_mux_002.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_rsp_width_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 5958
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6024
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_0_avalon_slave_0_cmd_width_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6090
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6156
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6190
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_avalon_st_adapter" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6457
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|quartusquake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6486
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|quartusquake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0.v Line: 6602
Info (12128): Elaborating entity "quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|quartusquake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|quartusquake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "quartusquake_irq_mapper" for hierarchy "quartusquake:u0|quartusquake_irq_mapper:irq_mapper" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 1041
Info (12128): Elaborating entity "quartusquake_irq_mapper_001" for hierarchy "quartusquake:u0|quartusquake_irq_mapper_001:irq_mapper_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 1052
Info (12128): Elaborating entity "quartusquake_rst_controller" for hierarchy "quartusquake:u0|quartusquake_rst_controller:rst_controller" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 1062
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "quartusquake:u0|quartusquake_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "quartusquake_rst_controller_001" for hierarchy "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 1127
Warning (10541): VHDL Signal Declaration warning at quartusquake_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "quartusquake_rst_controller_001" for hierarchy "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake.vhd Line: 1192
Warning (10541): VHDL Signal Declaration warning at quartusquake_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "quartusquake:u0|quartusquake_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001" File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/quartusquake_rst_controller_001.vhd Line: 144
Warning (12020): Port "jdo" on the entity instantiation of "the_quartusquake_nios2_gen2_1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_1_cpu.v Line: 2876
Warning (12020): Port "jdo" on the entity instantiation of "the_quartusquake_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/vm/Documents/QuartusQuake/hw/db/ip/quartusquake/submodules/quartusquake_nios2_gen2_0_cpu.v Line: 2876
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.08.22:04:24 Progress: Loading sld9ef31f38/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9ef31f38/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/vm/Documents/QuartusQuake/hw/db/ip/sld9ef31f38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "quartusquake:u0|quartusquake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /home/vm/Documents/QuartusQuake/hw/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 104
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/vm/Documents/QuartusQuake/hw/setup/DE1_SoC_TopLevelFile.vhd Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 450 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/vm/Documents/QuartusQuake/hw/output_files/quartusquake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8660 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 8056 logic cells
    Info (21064): Implemented 500 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 1379 megabytes
    Info: Processing ended: Tue Jun  8 22:05:02 2021
    Info: Elapsed time: 00:02:29
    Info: Total CPU time (on all processors): 00:02:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vm/Documents/QuartusQuake/hw/output_files/quartusquake.map.smsg.


