###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:23:18 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  20.000
= Required Time                19.560
- Arrival Time                 17.009
= Slack Time                    2.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    2.551 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.000 |   0.000 |    2.551 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.000 |    2.551 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.000 |   0.000 |    2.551 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.000 |   0.000 |    2.551 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.000 |    2.551 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.554 |   0.554 |    3.104 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.001 |   0.554 |    3.105 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.020 |    3.571 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.021 |    3.572 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   1.303 |    3.854 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   1.303 |    3.854 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   1.510 |    4.061 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   1.510 |    4.061 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   1.857 |    4.408 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   1.857 |    4.408 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.143 |    4.694 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.143 |    4.694 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   2.592 |    5.143 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   2.592 |    5.143 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   2.944 |    5.495 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   2.944 |    5.495 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.215 |    5.765 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.215 |    5.765 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   3.719 |    6.270 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   3.719 |    6.270 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   3.967 |    6.517 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   3.967 |    6.517 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   4.262 |    6.812 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.262 |    6.813 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   4.563 |    7.114 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   4.563 |    7.114 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.037 |    7.588 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.037 |    7.588 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   5.377 |    7.928 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.377 |    7.928 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   5.691 |    8.241 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   5.691 |    8.241 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.012 |    8.563 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.013 |    8.563 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   6.276 |    8.827 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.276 |    8.827 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   6.747 |    9.298 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   6.747 |    9.298 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.087 |    9.638 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.087 |    9.638 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   7.431 |    9.982 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.431 |    9.982 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   7.749 |   10.300 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   7.749 |   10.300 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.204 |   10.755 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.205 |   10.755 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.281 |   8.485 |   11.036 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   8.485 |   11.036 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.469 |   8.954 |   11.505 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   8.954 |   11.505 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |   9.292 |   11.843 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.292 |   11.843 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |   9.637 |   12.188 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |   9.637 |   12.188 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.339 |   9.976 |   12.527 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |   9.976 |   12.527 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.321 |  10.297 |   12.848 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.297 |   12.848 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.381 |  10.678 |   13.229 | 
     | U0_ALU/div_48/U61/S0                      |  v   | U0_ALU/N123                       | CLKMX2X2M  | 0.000 |  10.679 |   13.229 | 
     | U0_ALU/div_48/U61/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | CLKMX2X2M  | 0.287 |  10.966 |   13.516 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  10.966 |   13.516 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.468 |  11.434 |   13.984 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  11.434 |   13.984 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.340 |  11.774 |   14.325 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  11.774 |   14.325 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.340 |  12.114 |   14.665 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.114 |   14.665 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.344 |  12.458 |   15.008 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  12.458 |   15.009 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.339 |  12.797 |   15.347 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  12.797 |   15.347 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | ADDFX2M    | 0.329 |  13.126 |   15.677 | 
     | U0_ALU/div_48/U72/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.126 |   15.677 | 
     | U0_ALU/div_48/U72/Y                       |  v   | U0_ALU/N122                       | AND2X1M    | 0.425 |  13.552 |   16.102 | 
     | U0_ALU/div_48/U62/S0                      |  v   | U0_ALU/N122                       | CLKMX2X2M  | 0.000 |  13.552 |   16.103 | 
     | U0_ALU/div_48/U62/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[1][1] | CLKMX2X2M  | 0.280 |  13.831 |   16.382 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  13.831 |   16.382 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][2]  | ADDFX2M    | 0.457 |  14.288 |   16.839 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  14.288 |   16.839 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][3]  | ADDFX2M    | 0.341 |  14.630 |   17.180 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  14.630 |   17.180 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][4]  | ADDFX2M    | 0.337 |  14.966 |   17.517 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  14.966 |   17.517 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][5]  | ADDFX2M    | 0.335 |  15.301 |   17.852 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  15.301 |   17.852 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][6]  | ADDFX2M    | 0.335 |  15.636 |   18.186 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  15.636 |   18.186 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][7]  | ADDFX2M    | 0.333 |  15.969 |   18.519 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  15.969 |   18.519 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N121                       | ADDFX2M    | 0.395 |  16.363 |   18.914 | 
     | U0_ALU/U94/B0                             |  v   | U0_ALU/N121                       | AOI222X1M  | 0.000 |  16.364 |   18.915 | 
     | U0_ALU/U94/Y                              |  ^   | U0_ALU/n11                        | AOI222X1M  | 0.426 |  16.790 |   19.340 | 
     | U0_ALU/U91/B                              |  ^   | U0_ALU/n11                        | NAND4X2M   | 0.000 |  16.790 |   19.340 | 
     | U0_ALU/U91/Y                              |  v   | U0_ALU/n120                       | NAND4X2M   | 0.219 |  17.009 |   19.559 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/n120                       | SDFFRQX2M  | 0.000 |  17.009 |   19.560 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |   -2.551 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |   -2.551 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -2.551 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |   -2.551 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |   -2.551 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |   -2.551 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |   -2.551 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |   -2.551 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.435
+ Phase Shift                  20.000
= Required Time                19.565
- Arrival Time                 14.222
= Slack Time                    5.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    5.343 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.000 |   0.000 |    5.343 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.000 |    5.343 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.000 |   0.000 |    5.343 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.000 |   0.000 |    5.343 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.000 |    5.343 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.554 |   0.554 |    5.897 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.001 |   0.554 |    5.897 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.020 |    6.363 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.021 |    6.364 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   1.303 |    6.646 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   1.303 |    6.646 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   1.510 |    6.853 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   1.510 |    6.853 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   1.857 |    7.200 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   1.857 |    7.200 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.143 |    7.486 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.143 |    7.486 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   2.593 |    7.935 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   2.593 |    7.935 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   2.944 |    8.287 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   2.944 |    8.287 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.215 |    8.557 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.215 |    8.558 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   3.719 |    9.062 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   3.719 |    9.062 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   3.967 |    9.310 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   3.967 |    9.310 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   4.262 |    9.605 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.262 |    9.605 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   4.563 |    9.906 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   4.564 |    9.906 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.037 |   10.380 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.037 |   10.380 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   5.377 |   10.720 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.377 |   10.720 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   5.691 |   11.034 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   5.691 |   11.034 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.012 |   11.355 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.013 |   11.355 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   6.276 |   11.619 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.276 |   11.619 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   6.747 |   12.090 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   6.747 |   12.090 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.087 |   12.430 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.087 |   12.430 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   7.431 |   12.774 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.431 |   12.774 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   7.749 |   13.092 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   7.749 |   13.092 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.204 |   13.547 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.205 |   13.547 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.281 |   8.485 |   13.828 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   8.485 |   13.828 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.469 |   8.954 |   14.297 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   8.954 |   14.297 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |   9.292 |   14.635 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.292 |   14.635 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |   9.637 |   14.980 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |   9.637 |   14.980 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.339 |   9.977 |   15.319 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |   9.977 |   15.319 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.321 |  10.297 |   15.640 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.297 |   15.640 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.381 |  10.678 |   16.021 | 
     | U0_ALU/div_48/U61/S0                      |  v   | U0_ALU/N123                       | CLKMX2X2M  | 0.000 |  10.679 |   16.021 | 
     | U0_ALU/div_48/U61/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | CLKMX2X2M  | 0.287 |  10.966 |   16.308 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  10.966 |   16.308 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.468 |  11.434 |   16.777 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  11.434 |   16.777 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.340 |  11.774 |   17.117 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  11.774 |   17.117 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.340 |  12.114 |   17.457 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.114 |   17.457 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.344 |  12.458 |   17.801 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  12.458 |   17.801 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.339 |  12.797 |   18.139 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  12.797 |   18.139 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | ADDFX2M    | 0.329 |  13.126 |   18.469 | 
     | U0_ALU/div_48/U72/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.126 |   18.469 | 
     | U0_ALU/div_48/U72/Y                       |  v   | U0_ALU/N122                       | AND2X1M    | 0.425 |  13.552 |   18.894 | 
     | U0_ALU/U98/B0                             |  v   | U0_ALU/N122                       | AOI222X1M  | 0.000 |  13.552 |   18.895 | 
     | U0_ALU/U98/Y                              |  ^   | U0_ALU/n37                        | AOI222X1M  | 0.481 |  14.033 |   19.376 | 
     | U0_ALU/U95/B                              |  ^   | U0_ALU/n37                        | NAND4X2M   | 0.000 |  14.033 |   19.376 | 
     | U0_ALU/U95/Y                              |  v   | U0_ALU/n122                       | NAND4X2M   | 0.189 |  14.222 |   19.565 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/n122                       | SDFFRQX2M  | 0.000 |  14.222 |   19.565 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |   -5.343 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |   -5.343 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -5.343 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |   -5.343 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |   -5.343 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |   -5.343 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |   -5.343 | 
     | U0_ALU/ALU_OUT_reg[1]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |   -5.343 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.444
+ Phase Shift                  20.000
= Required Time                19.556
- Arrival Time                 11.358
= Slack Time                    8.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    8.199 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.000 |   0.000 |    8.199 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.000 |    8.199 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.000 |   0.000 |    8.199 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.000 |   0.000 |    8.199 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.000 |    8.199 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.554 |   0.554 |    8.753 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.001 |   0.554 |    8.753 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.020 |    9.219 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.021 |    9.220 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   1.303 |    9.502 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   1.303 |    9.502 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   1.510 |    9.709 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   1.510 |    9.709 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   1.857 |   10.056 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   1.857 |   10.056 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.143 |   10.342 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.143 |   10.342 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   2.593 |   10.791 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   2.593 |   10.791 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   2.944 |   11.143 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   2.944 |   11.143 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.215 |   11.414 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.215 |   11.414 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   3.719 |   11.918 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   3.719 |   11.918 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   3.967 |   12.166 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   3.967 |   12.166 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   4.262 |   12.461 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.262 |   12.461 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   4.563 |   12.762 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   4.564 |   12.762 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.037 |   13.236 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.037 |   13.236 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   5.377 |   13.576 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.377 |   13.576 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   5.691 |   13.890 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   5.691 |   13.890 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.012 |   14.211 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.013 |   14.212 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   6.276 |   14.475 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.276 |   14.475 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   6.747 |   14.946 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   6.747 |   14.946 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.087 |   15.286 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.087 |   15.286 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   7.431 |   15.630 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.431 |   15.630 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   7.749 |   15.948 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   7.749 |   15.948 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.204 |   16.403 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.205 |   16.404 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.281 |   8.485 |   16.684 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   8.485 |   16.684 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.469 |   8.954 |   17.153 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   8.954 |   17.153 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |   9.292 |   17.491 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.292 |   17.491 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |   9.637 |   17.836 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |   9.637 |   17.836 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.339 |   9.977 |   18.175 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |   9.977 |   18.175 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.321 |  10.297 |   18.496 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.297 |   18.496 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.381 |  10.678 |   18.877 | 
     | U0_ALU/U109/A0                            |  v   | U0_ALU/N123                       | AOI222X1M  | 0.001 |  10.679 |   18.878 | 
     | U0_ALU/U109/Y                             |  ^   | U0_ALU/n52                        | AOI222X1M  | 0.440 |  11.119 |   19.318 | 
     | U0_ALU/U108/C                             |  ^   | U0_ALU/n52                        | NAND4X2M   | 0.000 |  11.119 |   19.318 | 
     | U0_ALU/U108/Y                             |  v   | U0_ALU/n124                       | NAND4X2M   | 0.238 |  11.357 |   19.556 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/n124                       | SDFFRQX2M  | 0.000 |  11.358 |   19.556 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |   -8.199 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |   -8.199 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -8.199 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |   -8.199 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |   -8.199 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |   -8.199 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |   -8.199 | 
     | U0_ALU/ALU_OUT_reg[2]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |   -8.199 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.436
+ Phase Shift                  20.000
= Required Time                19.564
- Arrival Time                  8.809
= Slack Time                   10.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   10.756 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.000 |   0.000 |   10.756 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.000 |   10.756 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.000 |   0.000 |   10.756 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.000 |   0.000 |   10.756 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.000 |   10.756 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.554 |   0.554 |   11.310 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.001 |   0.554 |   11.310 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.020 |   11.776 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.021 |   11.777 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   1.303 |   12.059 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   1.303 |   12.059 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   1.510 |   12.266 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   1.510 |   12.266 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   1.857 |   12.613 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   1.857 |   12.613 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.143 |   12.899 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.143 |   12.899 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   2.592 |   13.348 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   2.592 |   13.348 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   2.944 |   13.700 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   2.944 |   13.700 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.215 |   13.970 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.215 |   13.971 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   3.719 |   14.475 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   3.719 |   14.475 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   3.967 |   14.723 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   3.967 |   14.723 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   4.262 |   15.018 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.262 |   15.018 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   4.563 |   15.319 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   4.564 |   15.319 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.037 |   15.793 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.037 |   15.793 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   5.377 |   16.133 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.377 |   16.133 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   5.691 |   16.447 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   5.691 |   16.447 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.012 |   16.768 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.013 |   16.768 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   6.276 |   17.032 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.276 |   17.032 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   6.747 |   17.503 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   6.747 |   17.503 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.087 |   17.843 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.087 |   17.843 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   7.431 |   18.187 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.431 |   18.187 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.319 |   7.749 |   18.505 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   7.749 |   18.505 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.204 |   18.960 | 
     | U0_ALU/U113/A0                            |  v   | U0_ALU/N124                       | AOI222X1M  | 0.000 |   8.205 |   18.961 | 
     | U0_ALU/U113/Y                             |  ^   | U0_ALU/n60                        | AOI222X1M  | 0.401 |   8.606 |   19.362 | 
     | U0_ALU/U112/C                             |  ^   | U0_ALU/n60                        | NAND4X2M   | 0.000 |   8.606 |   19.362 | 
     | U0_ALU/U112/Y                             |  v   | U0_ALU/n126                       | NAND4X2M   | 0.202 |   8.809 |   19.564 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/n126                       | SDFFRQX2M  | 0.000 |   8.809 |   19.564 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -10.756 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -10.756 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -10.756 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -10.756 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -10.756 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -10.756 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |  -10.756 | 
     | U0_ALU/ALU_OUT_reg[3]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -10.756 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
= Required Time                19.584
- Arrival Time                  7.635
= Slack Time                   11.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   11.949 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   11.949 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   11.949 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   11.949 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   11.949 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   11.949 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   12.696 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   12.698 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   13.134 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   13.135 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   13.397 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   13.397 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   13.567 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   13.567 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   14.119 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   14.119 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   14.685 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   14.685 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   15.259 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   15.259 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   15.824 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   15.824 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.436 |   16.385 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.436 |   16.385 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   16.960 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.011 |   16.960 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.185 |   17.134 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.185 |   17.134 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   5.267 |   17.216 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   5.267 |   17.216 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   5.657 |   17.606 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.657 |   17.606 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   5.934 |   17.883 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   5.934 |   17.883 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.416 |   6.349 |   18.298 | 
     | U0_ALU/mult_47/FS_1/U21/A1              |  v   | U0_ALU/mult_47/FS_1/n21     | OAI21BX1M  | 0.000 |   6.349 |   18.298 | 
     | U0_ALU/mult_47/FS_1/U21/Y               |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21BX1M  | 0.282 |   6.631 |   18.580 | 
     | U0_ALU/mult_47/FS_1/U19/A1              |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21X1M   | 0.000 |   6.631 |   18.580 | 
     | U0_ALU/mult_47/FS_1/U19/Y               |  v   | U0_ALU/mult_47/FS_1/n19     | OAI21X1M   | 0.145 |   6.776 |   18.725 | 
     | U0_ALU/mult_47/FS_1/U3/B0N              |  v   | U0_ALU/mult_47/FS_1/n19     | AOI21BX2M  | 0.000 |   6.776 |   18.725 | 
     | U0_ALU/mult_47/FS_1/U3/Y                |  v   | U0_ALU/mult_47/FS_1/n1      | AOI21BX2M  | 0.182 |   6.957 |   18.906 | 
     | U0_ALU/mult_47/FS_1/U7/B                |  v   | U0_ALU/mult_47/FS_1/n1      | XNOR2X2M   | 0.000 |   6.957 |   18.906 | 
     | U0_ALU/mult_47/FS_1/U7/Y                |  v   | U0_ALU/N120                 | XNOR2X2M   | 0.172 |   7.129 |   19.078 | 
     | U0_ALU/U90/A0                           |  v   | U0_ALU/N120                 | AOI221XLM  | 0.000 |   7.129 |   19.078 | 
     | U0_ALU/U90/Y                            |  ^   | U0_ALU/n117                 | AOI221XLM  | 0.430 |   7.559 |   19.508 | 
     | U0_ALU/U89/A                            |  ^   | U0_ALU/n117                 | INVX2M     | 0.000 |   7.559 |   19.508 | 
     | U0_ALU/U89/Y                            |  v   | U0_ALU/n156                 | INVX2M     | 0.076 |   7.635 |   19.584 | 
     | U0_ALU/ALU_OUT_reg[15]/D                |  v   | U0_ALU/n156                 | SDFFRQX2M  | 0.000 |   7.635 |   19.584 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                           |      |                |            |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -11.949 | 
     | ALU_CLK__L1_I0/A          |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -11.949 | 
     | ALU_CLK__L1_I0/Y          |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -11.949 | 
     | ALU_CLK__L2_I0/A          |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -11.949 | 
     | ALU_CLK__L2_I0/Y          |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -11.949 | 
     | ALU_CLK__L3_I0/A          |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -11.949 | 
     | ALU_CLK__L3_I0/Y          |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -11.949 | 
     | U0_ALU/ALU_OUT_reg[15]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -11.949 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
= Required Time                19.582
- Arrival Time                  7.430
= Slack Time                   12.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.152 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   12.152 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   12.152 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   12.152 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   12.152 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   12.152 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   12.899 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   12.902 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   13.337 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   13.339 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   13.600 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   13.600 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   13.770 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   13.770 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   14.322 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   14.322 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   14.888 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   14.888 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   15.462 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   15.462 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   16.027 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   16.027 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.435 |   16.588 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.435 |   16.588 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   17.163 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.011 |   17.163 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.185 |   17.338 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.185 |   17.338 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   5.267 |   17.419 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   5.267 |   17.419 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   5.657 |   17.810 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.657 |   17.810 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   5.934 |   18.086 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   5.934 |   18.086 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.416 |   6.349 |   18.501 | 
     | U0_ALU/mult_47/FS_1/U21/A1              |  v   | U0_ALU/mult_47/FS_1/n21     | OAI21BX1M  | 0.000 |   6.349 |   18.501 | 
     | U0_ALU/mult_47/FS_1/U21/Y               |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21BX1M  | 0.282 |   6.631 |   18.783 | 
     | U0_ALU/mult_47/FS_1/U20/C               |  ^   | U0_ALU/mult_47/FS_1/n18     | XOR3XLM    | 0.000 |   6.631 |   18.783 | 
     | U0_ALU/mult_47/FS_1/U20/Y               |  v   | U0_ALU/N119                 | XOR3XLM    | 0.259 |   6.890 |   19.042 | 
     | U0_ALU/U88/A0                           |  v   | U0_ALU/N119                 | AOI221XLM  | 0.000 |   6.890 |   19.042 | 
     | U0_ALU/U88/Y                            |  ^   | U0_ALU/n116                 | AOI221XLM  | 0.455 |   7.345 |   19.497 | 
     | U0_ALU/U87/A                            |  ^   | U0_ALU/n116                 | INVX2M     | 0.000 |   7.345 |   19.497 | 
     | U0_ALU/U87/Y                            |  v   | U0_ALU/n157                 | INVX2M     | 0.085 |   7.430 |   19.582 | 
     | U0_ALU/ALU_OUT_reg[14]/D                |  v   | U0_ALU/n157                 | SDFFRQX2M  | 0.000 |   7.430 |   19.582 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                           |      |                |            |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -12.152 | 
     | ALU_CLK__L1_I0/A          |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -12.152 | 
     | ALU_CLK__L1_I0/Y          |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -12.152 | 
     | ALU_CLK__L2_I0/A          |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.152 | 
     | ALU_CLK__L2_I0/Y          |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.152 | 
     | ALU_CLK__L3_I0/A          |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.152 | 
     | ALU_CLK__L3_I0/Y          |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.152 | 
     | U0_ALU/ALU_OUT_reg[14]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -12.152 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
= Required Time                19.582
- Arrival Time                  7.066
= Slack Time                   12.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.516 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   12.516 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   12.516 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   12.516 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   12.516 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   12.516 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   13.263 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   13.266 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   13.701 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   13.703 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   13.964 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   13.964 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   14.135 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   14.135 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   14.686 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   14.686 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   15.253 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   15.253 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   15.826 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   15.826 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   16.391 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   16.391 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.435 |   16.952 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.435 |   16.952 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   17.527 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.011 |   17.527 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.185 |   17.702 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.185 |   17.702 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   5.267 |   17.783 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   5.267 |   17.783 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   5.657 |   18.174 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.657 |   18.174 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   5.934 |   18.450 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   5.934 |   18.450 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.416 |   6.349 |   18.865 | 
     | U0_ALU/mult_47/FS_1/U22/A               |  v   | U0_ALU/mult_47/FS_1/n21     | XNOR2X1M   | 0.000 |   6.349 |   18.865 | 
     | U0_ALU/mult_47/FS_1/U22/Y               |  v   | U0_ALU/N118                 | XNOR2X1M   | 0.152 |   6.501 |   19.017 | 
     | U0_ALU/U86/A0                           |  v   | U0_ALU/N118                 | AOI221XLM  | 0.000 |   6.501 |   19.017 | 
     | U0_ALU/U86/Y                            |  ^   | U0_ALU/n115                 | AOI221XLM  | 0.488 |   6.989 |   19.505 | 
     | U0_ALU/U85/A                            |  ^   | U0_ALU/n115                 | INVX2M     | 0.000 |   6.989 |   19.505 | 
     | U0_ALU/U85/Y                            |  v   | U0_ALU/n158                 | INVX2M     | 0.077 |   7.066 |   19.582 | 
     | U0_ALU/ALU_OUT_reg[13]/D                |  v   | U0_ALU/n158                 | SDFFRQX2M  | 0.000 |   7.066 |   19.582 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                           |      |                |            |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -12.516 | 
     | ALU_CLK__L1_I0/A          |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -12.516 | 
     | ALU_CLK__L1_I0/Y          |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -12.516 | 
     | ALU_CLK__L2_I0/A          |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.516 | 
     | ALU_CLK__L2_I0/Y          |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.516 | 
     | ALU_CLK__L3_I0/A          |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.516 | 
     | ALU_CLK__L3_I0/Y          |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.516 | 
     | U0_ALU/ALU_OUT_reg[13]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -12.516 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
= Required Time                19.584
- Arrival Time                  6.676
= Slack Time                   12.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.908 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   12.908 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   12.908 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   12.908 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   12.908 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   12.908 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   13.655 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   13.657 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   14.092 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   14.094 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   14.355 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   14.355 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   14.526 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   14.526 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   15.077 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   15.077 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   15.644 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   15.644 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   16.217 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   16.217 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   16.782 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   16.782 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.436 |   17.343 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.436 |   17.343 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   17.919 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.011 |   17.919 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.185 |   18.093 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.185 |   18.093 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   5.267 |   18.174 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   5.267 |   18.174 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   5.657 |   18.565 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.657 |   18.565 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   5.934 |   18.841 | 
     | U0_ALU/mult_47/FS_1/U27/B               |  v   | U0_ALU/mult_47/FS_1/n25     | CLKXOR2X2M | 0.000 |   5.934 |   18.841 | 
     | U0_ALU/mult_47/FS_1/U27/Y               |  v   | U0_ALU/N117                 | CLKXOR2X2M | 0.227 |   6.160 |   19.068 | 
     | U0_ALU/U84/A0                           |  v   | U0_ALU/N117                 | AOI221XLM  | 0.000 |   6.160 |   19.068 | 
     | U0_ALU/U84/Y                            |  ^   | U0_ALU/n114                 | AOI221XLM  | 0.440 |   6.600 |   19.508 | 
     | U0_ALU/U83/A                            |  ^   | U0_ALU/n114                 | INVX2M     | 0.000 |   6.600 |   19.508 | 
     | U0_ALU/U83/Y                            |  v   | U0_ALU/n159                 | INVX2M     | 0.076 |   6.676 |   19.584 | 
     | U0_ALU/ALU_OUT_reg[12]/D                |  v   | U0_ALU/n159                 | SDFFRQX2M  | 0.000 |   6.676 |   19.584 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                           |      |                |            |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -12.908 | 
     | ALU_CLK__L1_I0/A          |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -12.908 | 
     | ALU_CLK__L1_I0/Y          |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -12.908 | 
     | ALU_CLK__L2_I0/A          |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.908 | 
     | ALU_CLK__L2_I0/Y          |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.908 | 
     | ALU_CLK__L3_I0/A          |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.908 | 
     | ALU_CLK__L3_I0/Y          |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.908 | 
     | U0_ALU/ALU_OUT_reg[12]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -12.908 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.439
+ Phase Shift                  20.000
= Required Time                19.561
- Arrival Time                  6.631
= Slack Time                   12.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   12.930 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.000 |   0.000 |   12.930 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.000 |   12.930 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.000 |   0.000 |   12.930 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.000 |   0.000 |   12.930 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.000 |   12.930 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.554 |   0.554 |   13.483 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.001 |   0.554 |   13.484 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.020 |   13.950 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.021 |   13.951 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   1.303 |   14.233 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   1.303 |   14.233 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   1.510 |   14.440 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   1.510 |   14.440 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   1.857 |   14.787 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   1.857 |   14.787 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.143 |   15.073 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.143 |   15.073 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   2.592 |   15.522 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   2.592 |   15.522 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   2.944 |   15.874 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   2.944 |   15.874 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.215 |   16.144 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.215 |   16.144 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   3.719 |   16.649 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   3.719 |   16.649 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   3.967 |   16.896 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   3.967 |   16.896 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   4.262 |   17.192 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.262 |   17.192 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   4.563 |   17.493 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   4.564 |   17.493 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.037 |   17.967 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.037 |   17.967 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   5.377 |   18.307 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.377 |   18.307 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   5.691 |   18.621 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   5.691 |   18.621 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.012 |   18.942 | 
     | U0_ALU/U117/A0                            |  v   | U0_ALU/N125                       | AOI222X1M  | 0.000 |   6.013 |   18.942 | 
     | U0_ALU/U117/Y                             |  ^   | U0_ALU/n68                        | AOI222X1M  | 0.396 |   6.409 |   19.338 | 
     | U0_ALU/U116/C                             |  ^   | U0_ALU/n68                        | NAND4X2M   | 0.000 |   6.409 |   19.338 | 
     | U0_ALU/U116/Y                             |  v   | U0_ALU/n128                       | NAND4X2M   | 0.222 |   6.631 |   19.560 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/n128                       | SDFFRQX2M  | 0.000 |   6.631 |   19.561 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -12.930 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -12.930 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -12.930 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.930 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -12.930 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -12.930 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |  -12.930 | 
     | U0_ALU/ALU_OUT_reg[4]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -12.930 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
= Required Time                19.580
- Arrival Time                  6.390
= Slack Time                   13.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.190 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   13.190 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   13.190 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   13.190 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   13.190 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   13.190 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   13.937 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   13.940 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   14.375 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   14.377 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   14.638 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   14.638 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   14.808 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   14.808 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   15.360 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   15.360 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   15.926 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   15.926 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   16.500 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   16.500 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   17.065 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   17.065 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.435 |   17.626 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.435 |   17.626 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   18.201 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.011 |   18.201 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.185 |   18.376 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.185 |   18.376 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   5.267 |   18.457 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   5.267 |   18.457 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   5.657 |   18.848 | 
     | U0_ALU/mult_47/FS_1/U15/A               |  v   | U0_ALU/mult_47/FS_1/n10     | XNOR2X1M   | 0.000 |   5.657 |   18.848 | 
     | U0_ALU/mult_47/FS_1/U15/Y               |  v   | U0_ALU/N116                 | XNOR2X1M   | 0.153 |   5.810 |   19.000 | 
     | U0_ALU/U82/A0                           |  v   | U0_ALU/N116                 | AOI221XLM  | 0.000 |   5.810 |   19.000 | 
     | U0_ALU/U82/Y                            |  ^   | U0_ALU/n113                 | AOI221XLM  | 0.491 |   6.301 |   19.491 | 
     | U0_ALU/U81/A                            |  ^   | U0_ALU/n113                 | INVX2M     | 0.000 |   6.301 |   19.491 | 
     | U0_ALU/U81/Y                            |  v   | U0_ALU/n160                 | INVX2M     | 0.089 |   6.390 |   19.580 | 
     | U0_ALU/ALU_OUT_reg[11]/D                |  v   | U0_ALU/n160                 | SDFFRQX2M  | 0.000 |   6.390 |   19.580 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                           |      |                |            |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -13.190 | 
     | ALU_CLK__L1_I0/A          |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -13.190 | 
     | ALU_CLK__L1_I0/Y          |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -13.190 | 
     | ALU_CLK__L2_I0/A          |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.190 | 
     | ALU_CLK__L2_I0/Y          |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.190 | 
     | ALU_CLK__L3_I0/A          |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.190 | 
     | ALU_CLK__L3_I0/Y          |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.190 | 
     | U0_ALU/ALU_OUT_reg[11]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -13.190 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[0][1]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
= Required Time                19.583
- Arrival Time                  6.105
= Slack Time                   13.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.478 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   13.478 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   13.478 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   13.478 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   13.478 | 
     | U0_Register_File/registers_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   13.478 | 
     | U0_Register_File/registers_reg[0][1]/Q  |  ^   | OperA[1]                    | SDFFRQX2M  | 0.673 |   0.673 |   14.151 | 
     | U0_ALU/FE_DBTC8_OperA_1_/A              |  ^   | OperA[1]                    | INVX2M     | 0.001 |   0.674 |   14.152 | 
     | U0_ALU/FE_DBTC8_OperA_1_/Y              |  v   | U0_ALU/FE_DBTN8_OperA_1_    | INVX2M     | 0.352 |   1.026 |   14.504 | 
     | U0_ALU/mult_47/U107/B                   |  v   | U0_ALU/FE_DBTN8_OperA_1_    | NOR2X1M    | 0.002 |   1.028 |   14.506 | 
     | U0_ALU/mult_47/U107/Y                   |  ^   | U0_ALU/mult_47/ab[1][3]     | NOR2X1M    | 0.230 |   1.259 |   14.736 | 
     | U0_ALU/mult_47/U5/B                     |  ^   | U0_ALU/mult_47/ab[1][3]     | AND2X2M    | 0.000 |   1.259 |   14.736 | 
     | U0_ALU/mult_47/U5/Y                     |  ^   | U0_ALU/mult_47/n6           | AND2X2M    | 0.173 |   1.432 |   14.910 | 
     | U0_ALU/mult_47/S2_2_3/B                 |  ^   | U0_ALU/mult_47/n6           | ADDFX2M    | 0.000 |   1.432 |   14.910 | 
     | U0_ALU/mult_47/S2_2_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][3] | ADDFX2M    | 0.554 |   1.986 |   15.463 | 
     | U0_ALU/mult_47/S2_3_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][3] | ADDFX2M    | 0.000 |   1.986 |   15.463 | 
     | U0_ALU/mult_47/S2_3_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][3] | ADDFX2M    | 0.560 |   2.545 |   16.023 | 
     | U0_ALU/mult_47/S2_4_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.545 |   16.023 | 
     | U0_ALU/mult_47/S2_4_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][3] | ADDFX2M    | 0.557 |   3.103 |   16.581 | 
     | U0_ALU/mult_47/S2_5_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.103 |   16.581 | 
     | U0_ALU/mult_47/S2_5_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][3] | ADDFX2M    | 0.557 |   3.659 |   17.137 | 
     | U0_ALU/mult_47/S2_6_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.659 |   17.137 | 
     | U0_ALU/mult_47/S2_6_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][3] | ADDFX2M    | 0.561 |   4.221 |   17.699 | 
     | U0_ALU/mult_47/S4_3/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.221 |   17.699 | 
     | U0_ALU/mult_47/S4_3/S                   |  v   | U0_ALU/mult_47/SUMB[7][3]   | ADDFX2M    | 0.591 |   4.812 |   18.290 | 
     | U0_ALU/mult_47/U13/B                    |  v   | U0_ALU/mult_47/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.812 |   18.290 | 
     | U0_ALU/mult_47/U13/Y                    |  v   | U0_ALU/mult_47/A1[8]        | CLKXOR2X2M | 0.271 |   5.083 |   18.561 | 
     | U0_ALU/mult_47/FS_1/U33/B               |  v   | U0_ALU/mult_47/A1[8]        | NOR2X1M    | 0.000 |   5.083 |   18.561 | 
     | U0_ALU/mult_47/FS_1/U33/Y               |  ^   | U0_ALU/mult_47/FS_1/n16     | NOR2X1M    | 0.154 |   5.237 |   18.715 | 
     | U0_ALU/mult_47/FS_1/U18/AN              |  ^   | U0_ALU/mult_47/FS_1/n16     | NAND2BX1M  | 0.000 |   5.237 |   18.715 | 
     | U0_ALU/mult_47/FS_1/U18/Y               |  ^   | U0_ALU/mult_47/FS_1/n14     | NAND2BX1M  | 0.163 |   5.399 |   18.877 | 
     | U0_ALU/mult_47/FS_1/U17/A               |  ^   | U0_ALU/mult_47/FS_1/n14     | CLKXOR2X2M | 0.000 |   5.399 |   18.877 | 
     | U0_ALU/mult_47/FS_1/U17/Y               |  v   | U0_ALU/N115                 | CLKXOR2X2M | 0.207 |   5.606 |   19.084 | 
     | U0_ALU/U80/A0                           |  v   | U0_ALU/N115                 | AOI221XLM  | 0.000 |   5.606 |   19.084 | 
     | U0_ALU/U80/Y                            |  ^   | U0_ALU/n112                 | AOI221XLM  | 0.414 |   6.020 |   19.498 | 
     | U0_ALU/U79/A                            |  ^   | U0_ALU/n112                 | INVX2M     | 0.000 |   6.020 |   19.498 | 
     | U0_ALU/U79/Y                            |  v   | U0_ALU/n161                 | INVX2M     | 0.085 |   6.105 |   19.583 | 
     | U0_ALU/ALU_OUT_reg[10]/D                |  v   | U0_ALU/n161                 | SDFFRQX2M  | 0.000 |   6.105 |   19.583 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                           |      |                |            |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -13.478 | 
     | ALU_CLK__L1_I0/A          |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -13.478 | 
     | ALU_CLK__L1_I0/Y          |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -13.478 | 
     | ALU_CLK__L2_I0/A          |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.478 | 
     | ALU_CLK__L2_I0/Y          |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.478 | 
     | ALU_CLK__L3_I0/A          |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.478 | 
     | ALU_CLK__L3_I0/Y          |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.478 | 
     | U0_ALU/ALU_OUT_reg[10]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -13.478 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
= Required Time                19.584
- Arrival Time                  5.902
= Slack Time                   13.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.682 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   13.682 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   13.682 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   13.682 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   13.682 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   13.682 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   14.429 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   14.432 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   14.867 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   14.869 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   15.130 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   15.130 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   15.300 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   15.300 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   15.852 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   15.852 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   16.418 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   16.418 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   16.992 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   16.992 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   17.557 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   17.557 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.435 |   18.118 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.435 |   18.118 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   18.693 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.011 |   18.693 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.185 |   18.868 | 
     | U0_ALU/mult_47/FS_1/U6/A                |  ^   | U0_ALU/mult_47/n11          | INVX2M     | 0.000 |   5.185 |   18.868 | 
     | U0_ALU/mult_47/FS_1/U6/Y                |  v   | U0_ALU/mult_47/FS_1/n8      | INVX2M     | 0.052 |   5.238 |   18.920 | 
     | U0_ALU/mult_47/FS_1/U5/B                |  v   | U0_ALU/mult_47/FS_1/n8      | XNOR2X2M   | 0.000 |   5.238 |   18.920 | 
     | U0_ALU/mult_47/FS_1/U5/Y                |  v   | U0_ALU/N114                 | XNOR2X2M   | 0.162 |   5.400 |   19.082 | 
     | U0_ALU/U78/A0                           |  v   | U0_ALU/N114                 | AOI221XLM  | 0.000 |   5.400 |   19.082 | 
     | U0_ALU/U78/Y                            |  ^   | U0_ALU/n110                 | AOI221XLM  | 0.425 |   5.825 |   19.507 | 
     | U0_ALU/U77/A                            |  ^   | U0_ALU/n110                 | INVX2M     | 0.000 |   5.825 |   19.507 | 
     | U0_ALU/U77/Y                            |  v   | U0_ALU/n162                 | INVX2M     | 0.077 |   5.902 |   19.584 | 
     | U0_ALU/ALU_OUT_reg[9]/D                 |  v   | U0_ALU/n162                 | SDFFRQX2M  | 0.000 |   5.902 |   19.584 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -13.682 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -13.682 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -13.682 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.682 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.682 | 
     | ALU_CLK__L3_I0/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.682 | 
     | ALU_CLK__L3_I0/Y         |  ^   | ALU_CLK__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.682 | 
     | U0_ALU/ALU_OUT_reg[9]/CK |  ^   | ALU_CLK__L3_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -13.682 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
= Required Time                19.570
- Arrival Time                  5.783
= Slack Time                   13.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.787 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   13.787 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   13.787 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   13.787 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   13.787 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   13.787 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   14.534 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   14.537 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   14.972 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   14.974 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   15.235 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   15.235 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   15.406 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   15.406 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   15.957 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   15.957 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   16.524 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   16.524 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   17.097 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   17.097 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   17.662 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   17.662 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.435 |   18.223 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.435 |   18.223 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.011 |   18.798 | 
     | U0_ALU/mult_47/U22/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | XNOR2X2M   | 0.000 |   5.011 |   18.798 | 
     | U0_ALU/mult_47/U22/Y                    |  v   | U0_ALU/N113                 | XNOR2X2M   | 0.085 |   5.096 |   18.883 | 
     | U0_ALU/U106/A0                          |  v   | U0_ALU/N113                 | AOI221XLM  | 0.000 |   5.096 |   18.883 | 
     | U0_ALU/U106/Y                           |  ^   | U0_ALU/n107                 | AOI221XLM  | 0.508 |   5.604 |   19.391 | 
     | U0_ALU/U105/C0                          |  ^   | U0_ALU/n107                 | OAI2B11X2M | 0.000 |   5.604 |   19.391 | 
     | U0_ALU/U105/Y                           |  v   | U0_ALU/n136                 | OAI2B11X2M | 0.179 |   5.783 |   19.570 | 
     | U0_ALU/ALU_OUT_reg[8]/D                 |  v   | U0_ALU/n136                 | SDFFRQX2M  | 0.000 |   5.783 |   19.570 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -13.787 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -13.787 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -13.787 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.787 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -13.787 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -13.787 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |  -13.787 | 
     | U0_ALU/ALU_OUT_reg[8]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -13.787 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.438
+ Phase Shift                  20.000
= Required Time                19.562
- Arrival Time                  5.489
= Slack Time                   14.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   14.074 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   14.074 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   14.074 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   14.074 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   14.074 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   14.074 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   14.821 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   14.823 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   15.258 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   15.260 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   15.521 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   15.521 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   15.692 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   15.692 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   16.243 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   16.243 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   16.810 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   16.810 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   17.383 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   17.383 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   17.948 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   17.948 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   4.435 |   18.509 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.435 |   18.509 | 
     | U0_ALU/mult_47/S4_0/S                   |  v   | U0_ALU/N112                 | ADDFX2M    | 0.584 |   5.019 |   19.093 | 
     | U0_ALU/U126/A0                          |  v   | U0_ALU/N112                 | AOI222X1M  | 0.000 |   5.019 |   19.093 | 
     | U0_ALU/U126/Y                           |  ^   | U0_ALU/n95                  | AOI222X1M  | 0.273 |   5.293 |   19.366 | 
     | U0_ALU/U124/D                           |  ^   | U0_ALU/n95                  | NAND4BX1M  | 0.000 |   5.293 |   19.366 | 
     | U0_ALU/U124/Y                           |  v   | U0_ALU/n134                 | NAND4BX1M  | 0.196 |   5.489 |   19.562 | 
     | U0_ALU/ALU_OUT_reg[7]/D                 |  v   | U0_ALU/n134                 | SDFFRQX2M  | 0.000 |   5.489 |   19.562 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -14.074 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -14.074 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -14.074 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.074 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.074 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -14.074 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |  -14.074 | 
     | U0_ALU/ALU_OUT_reg[7]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -14.074 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.436
+ Phase Shift                  20.000
= Required Time                19.564
- Arrival Time                  4.933
= Slack Time                   14.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   14.632 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.000 |   0.000 |   14.632 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.000 |   14.632 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.000 |   0.000 |   14.632 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.000 |   0.000 |   14.632 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.000 |   14.632 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.747 |   0.747 |   15.379 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   0.749 |   15.381 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.185 |   15.816 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.186 |   15.818 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   1.448 |   16.079 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   1.448 |   16.079 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   1.618 |   16.250 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   1.618 |   16.250 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.170 |   16.802 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.170 |   16.802 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   2.736 |   17.368 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.736 |   17.368 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   3.310 |   17.941 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.310 |   17.941 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   3.875 |   18.506 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.875 |   18.506 | 
     | U0_ALU/mult_47/S1_6_0/S                 |  v   | U0_ALU/N111                 | ADDFX2M    | 0.582 |   4.457 |   19.088 | 
     | U0_ALU/U47/A0                           |  v   | U0_ALU/N111                 | AOI222X1M  | 0.000 |   4.457 |   19.088 | 
     | U0_ALU/U47/Y                            |  ^   | U0_ALU/n83                  | AOI222X1M  | 0.288 |   4.745 |   19.376 | 
     | U0_ALU/U44/B                            |  ^   | U0_ALU/n83                  | NAND4X2M   | 0.000 |   4.745 |   19.376 | 
     | U0_ALU/U44/Y                            |  v   | U0_ALU/n132                 | NAND4X2M   | 0.188 |   4.933 |   19.564 | 
     | U0_ALU/ALU_OUT_reg[6]/D                 |  v   | U0_ALU/n132                 | SDFFRQX2M  | 0.000 |   4.933 |   19.564 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -14.632 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -14.632 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -14.632 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.632 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.632 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -14.632 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |  -14.632 | 
     | U0_ALU/ALU_OUT_reg[6]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -14.632 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  20.000
= Required Time                19.566
- Arrival Time                  4.898
= Slack Time                   14.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   14.668 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.000 |   0.000 |   14.668 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.000 |   14.668 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.000 |   0.000 |   14.668 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.000 |   0.000 |   14.668 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.000 |   14.668 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.554 |   0.554 |   15.222 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.001 |   0.554 |   15.222 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.020 |   15.688 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.021 |   15.689 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   1.303 |   15.971 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   1.303 |   15.971 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   1.510 |   16.178 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   1.510 |   16.178 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   1.857 |   16.525 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   1.857 |   16.525 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.143 |   16.811 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.143 |   16.811 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   2.593 |   17.260 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   2.593 |   17.260 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   2.944 |   17.612 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   2.944 |   17.612 | 
     | U0_ALU/div_48/U47/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.257 |   3.201 |   17.869 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.201 |   17.869 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.473 |   3.673 |   18.341 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   3.673 |   18.341 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.316 |   3.989 |   18.657 | 
     | U0_ALU/div_48/U65/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   3.989 |   18.657 | 
     | U0_ALU/div_48/U65/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.289 |   4.278 |   18.946 | 
     | U0_ALU/U121/A0                            |  v   | U0_ALU/N126                       | AOI222X1M  | 0.000 |   4.278 |   18.946 | 
     | U0_ALU/U121/Y                             |  ^   | U0_ALU/n76                        | AOI222X1M  | 0.426 |   4.704 |   19.372 | 
     | U0_ALU/U120/C                             |  ^   | U0_ALU/n76                        | NAND4X2M   | 0.000 |   4.705 |   19.373 | 
     | U0_ALU/U120/Y                             |  v   | U0_ALU/n130                       | NAND4X2M   | 0.194 |   4.898 |   19.566 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/n130                       | SDFFRQX2M  | 0.000 |   4.898 |   19.566 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |  -14.668 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |  -14.668 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -14.668 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.668 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.668 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |  -14.668 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.000 |   0.000 |  -14.668 | 
     | U0_ALU/ALU_OUT_reg[5]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -14.668 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[2]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[2]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  3.960
= Slack Time                   15.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.429 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.429 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.429 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.429 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.429 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.851 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   15.852 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   15.959 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   15.959 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.572 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.573 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.899 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.899 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.140 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.140 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.847 | 
     | U0_Register_File/U229/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   2.436 |   17.865 | 
     | U0_Register_File/U229/Y                            |  v   | U0_Register_File/n148                              | MX4X1M     | 0.619 |   3.056 |   18.485 | 
     | U0_Register_File/U227/B                            |  v   | U0_Register_File/n148                              | MX4X1M     | 0.001 |   3.056 |   18.485 | 
     | U0_Register_File/U227/Y                            |  v   | U0_Register_File/N41                               | MX4X1M     | 0.471 |   3.528 |   18.957 | 
     | U0_Register_File/U226/B0                           |  v   | U0_Register_File/N41                               | AO22X1M    | 0.000 |   3.528 |   18.957 | 
     | U0_Register_File/U226/Y                            |  v   | U0_Register_File/n180                              | AO22X1M    | 0.432 |   3.960 |   19.389 | 
     | U0_Register_File/RF_RdData_reg[2]/D                |  v   | U0_Register_File/n180                              | SDFFRQX2M  | 0.000 |   3.960 |   19.389 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.429 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.429 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.429 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.429 | 
     | U0_Register_File/RF_RdData_reg[2]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.429 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[3]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[3]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  3.950
= Slack Time                   15.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.442 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.442 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.442 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.442 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.442 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.442 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.864 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   15.865 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   15.972 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   15.972 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.585 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.586 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.912 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.912 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.153 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.153 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.860 | 
     | U0_Register_File/U233/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   2.436 |   17.878 | 
     | U0_Register_File/U233/Y                            |  v   | U0_Register_File/n317                              | MX4X1M     | 0.623 |   3.059 |   18.502 | 
     | U0_Register_File/U231/B                            |  v   | U0_Register_File/n317                              | MX4X1M     | 0.001 |   3.060 |   18.502 | 
     | U0_Register_File/U231/Y                            |  v   | U0_Register_File/N40                               | MX4X1M     | 0.473 |   3.533 |   18.975 | 
     | U0_Register_File/U230/B0                           |  v   | U0_Register_File/N40                               | AO22X1M    | 0.000 |   3.534 |   18.976 | 
     | U0_Register_File/U230/Y                            |  v   | U0_Register_File/n181                              | AO22X1M    | 0.417 |   3.950 |   19.392 | 
     | U0_Register_File/RF_RdData_reg[3]/D                |  v   | U0_Register_File/n181                              | SDFFRQX2M  | 0.000 |   3.950 |   19.392 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.442 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.442 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.442 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.442 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.442 | 
     | U0_Register_File/RF_RdData_reg[3]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.442 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[0]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[0]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  3.944
= Slack Time                   15.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.445 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.445 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.445 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.445 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.445 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.445 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.867 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   15.867 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   15.975 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   15.975 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.588 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.588 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.915 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.915 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.155 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.155 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.862 | 
     | U0_Register_File/U221/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   2.436 |   17.880 | 
     | U0_Register_File/U221/Y                            |  v   | U0_Register_File/n140                              | MX4X1M     | 0.584 |   3.019 |   18.464 | 
     | U0_Register_File/U219/B                            |  v   | U0_Register_File/n140                              | MX4X1M     | 0.000 |   3.019 |   18.464 | 
     | U0_Register_File/U219/Y                            |  v   | U0_Register_File/N43                               | MX4X1M     | 0.483 |   3.502 |   18.947 | 
     | U0_Register_File/U218/B0                           |  v   | U0_Register_File/N43                               | AO22X1M    | 0.001 |   3.503 |   18.947 | 
     | U0_Register_File/U218/Y                            |  v   | U0_Register_File/n178                              | AO22X1M    | 0.441 |   3.944 |   19.389 | 
     | U0_Register_File/RF_RdData_reg[0]/D                |  v   | U0_Register_File/n178                              | SDFFRQX2M  | 0.000 |   3.944 |   19.389 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.445 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.445 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.445 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.445 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.445 | 
     | U0_Register_File/RF_RdData_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.445 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[1]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[1]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  3.938
= Slack Time                   15.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.454 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.454 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.454 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.454 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.454 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.454 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.877 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   15.877 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   15.984 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   15.985 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.598 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.598 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.924 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.925 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.165 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.165 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.872 | 
     | U0_Register_File/U224/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   2.436 |   17.890 | 
     | U0_Register_File/U224/Y                            |  v   | U0_Register_File/n144                              | MX4X1M     | 0.619 |   3.056 |   18.510 | 
     | U0_Register_File/U223/B                            |  v   | U0_Register_File/n144                              | MX4X1M     | 0.001 |   3.056 |   18.511 | 
     | U0_Register_File/U223/Y                            |  v   | U0_Register_File/N42                               | MX4X1M     | 0.467 |   3.523 |   18.977 | 
     | U0_Register_File/U222/B0                           |  v   | U0_Register_File/N42                               | AO22X1M    | 0.000 |   3.523 |   18.978 | 
     | U0_Register_File/U222/Y                            |  v   | U0_Register_File/n179                              | AO22X1M    | 0.415 |   3.938 |   19.392 | 
     | U0_Register_File/RF_RdData_reg[1]/D                |  v   | U0_Register_File/n179                              | SDFFRQX2M  | 0.000 |   3.938 |   19.392 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.454 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.454 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.454 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.454 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.454 | 
     | U0_Register_File/RF_RdData_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.454 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[6]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[6]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.919
= Slack Time                   15.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.471 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.471 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.471 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.894 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   15.894 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.001 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.001 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.615 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.615 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.941 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.941 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.182 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.182 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.889 | 
     | U0_Register_File/U216/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.004 |   2.422 |   17.894 | 
     | U0_Register_File/U216/Y                            |  v   | U0_Register_File/n328                              | MX4X1M     | 0.570 |   2.993 |   18.464 | 
     | U0_Register_File/U243/D                            |  v   | U0_Register_File/n328                              | MX4X1M     | 0.000 |   2.993 |   18.464 | 
     | U0_Register_File/U243/Y                            |  v   | U0_Register_File/N37                               | MX4X1M     | 0.491 |   3.484 |   18.956 | 
     | U0_Register_File/U242/B0                           |  v   | U0_Register_File/N37                               | AO22X1M    | 0.001 |   3.485 |   18.956 | 
     | U0_Register_File/U242/Y                            |  v   | U0_Register_File/n184                              | AO22X1M    | 0.434 |   3.919 |   19.390 | 
     | U0_Register_File/RF_RdData_reg[6]/D                |  v   | U0_Register_File/n184                              | SDFFRQX2M  | 0.000 |   3.919 |   19.390 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.471 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.471 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | U0_Register_File/RF_RdData_reg[6]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.471 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[5]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[5]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.922
= Slack Time                   15.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.471 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.471 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.471 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.471 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.894 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   15.894 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.001 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.002 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.615 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.615 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.941 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.942 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.182 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.182 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.889 | 
     | U0_Register_File/U208/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.020 |   2.438 |   17.909 | 
     | U0_Register_File/U208/Y                            |  v   | U0_Register_File/n326                              | MX4X1M     | 0.584 |   3.022 |   18.493 | 
     | U0_Register_File/U239/C                            |  v   | U0_Register_File/n326                              | MX4X1M     | 0.000 |   3.023 |   18.494 | 
     | U0_Register_File/U239/Y                            |  v   | U0_Register_File/N38                               | MX4X1M     | 0.484 |   3.506 |   18.977 | 
     | U0_Register_File/U238/B0                           |  v   | U0_Register_File/N38                               | AO22X1M    | 0.000 |   3.506 |   18.978 | 
     | U0_Register_File/U238/Y                            |  v   | U0_Register_File/n183                              | AO22X1M    | 0.415 |   3.922 |   19.393 | 
     | U0_Register_File/RF_RdData_reg[5]/D                |  v   | U0_Register_File/n183                              | SDFFRQX2M  | 0.000 |   3.922 |   19.393 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.471 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.471 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.471 | 
     | U0_Register_File/RF_RdData_reg[5]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.471 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[4]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[4]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.909
= Slack Time                   15.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.481 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.481 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.481 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.481 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.481 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.481 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.904 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   15.904 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.012 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.012 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.625 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.625 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.951 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.952 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.192 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.192 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.899 | 
     | U0_Register_File/U237/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.017 |   2.435 |   17.917 | 
     | U0_Register_File/U237/Y                            |  v   | U0_Register_File/n321                              | MX4X1M     | 0.590 |   3.025 |   18.506 | 
     | U0_Register_File/U235/B                            |  v   | U0_Register_File/n321                              | MX4X1M     | 0.000 |   3.025 |   18.507 | 
     | U0_Register_File/U235/Y                            |  v   | U0_Register_File/N39                               | MX4X1M     | 0.460 |   3.485 |   18.967 | 
     | U0_Register_File/U234/B0                           |  v   | U0_Register_File/N39                               | AO22X1M    | 0.000 |   3.486 |   18.967 | 
     | U0_Register_File/U234/Y                            |  v   | U0_Register_File/n182                              | AO22X1M    | 0.424 |   3.909 |   19.391 | 
     | U0_Register_File/RF_RdData_reg[4]/D                |  v   | U0_Register_File/n182                              | SDFFRQX2M  | 0.000 |   3.909 |   19.391 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.481 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.481 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.481 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.481 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.481 | 
     | U0_Register_File/RF_RdData_reg[4]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.481 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[7]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[7]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.894
= Slack Time                   15.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.496 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.496 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.496 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.496 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.496 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   15.918 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   15.918 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.026 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.026 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   16.639 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   16.639 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   16.966 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   16.966 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.206 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.206 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   17.913 | 
     | U0_Register_File/U210/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.020 |   2.438 |   17.934 | 
     | U0_Register_File/U210/Y                            |  v   | U0_Register_File/n334                              | MX4X1M     | 0.557 |   2.995 |   18.491 | 
     | U0_Register_File/U247/C                            |  v   | U0_Register_File/n334                              | MX4X1M     | 0.000 |   2.995 |   18.491 | 
     | U0_Register_File/U247/Y                            |  v   | U0_Register_File/N36                               | MX4X1M     | 0.467 |   3.462 |   18.958 | 
     | U0_Register_File/U246/B0                           |  v   | U0_Register_File/N36                               | AO22X1M    | 0.000 |   3.463 |   18.958 | 
     | U0_Register_File/U246/Y                            |  v   | U0_Register_File/n185                              | AO22X1M    | 0.431 |   3.894 |   19.390 | 
     | U0_Register_File/RF_RdData_reg[7]/D                |  v   | U0_Register_File/n185                              | SDFFRQX2M  | 0.000 |   3.894 |   19.390 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.496 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.496 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.496 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.496 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.496 | 
     | U0_Register_File/RF_RdData_reg[7]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -15.496 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_Register_File/registers_reg[9][6]/CK 
Endpoint:   U0_Register_File/registers_reg[9][6]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  3.402
= Slack Time                   15.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.977 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.977 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.977 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.977 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.977 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.977 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.399 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.399 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.507 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.507 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.120 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.121 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.447 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.447 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.688 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.688 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.395 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.409 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.714 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.714 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.027 | 
     | U0_Register_File/U292/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.051 |   19.028 | 
     | U0_Register_File/U292/Y                            |  v   | U0_Register_File/n264                              | OAI2BB2X1M | 0.351 |   3.402 |   19.379 | 
     | U0_Register_File/registers_reg[9][6]/D             |  v   | U0_Register_File/n264                              | SDFFRQX2M  | 0.000 |   3.402 |   19.379 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.977 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.977 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -15.977 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L6_I9/A                      |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.000 |   0.000 |  -15.977 | 
     | REF_CLK_m__L6_I9/Y                      |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.000 |   0.000 |  -15.977 | 
     | U0_Register_File/registers_reg[9][6]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.000 |  -15.977 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_Register_File/registers_reg[9][4]/CK 
Endpoint:   U0_Register_File/registers_reg[9][4]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  3.399
= Slack Time                   15.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.979 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.979 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.979 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.979 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.979 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.979 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.402 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.402 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.509 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.510 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.123 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.123 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.449 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.450 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.690 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.690 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.397 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.411 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.717 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.717 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.029 | 
     | U0_Register_File/U290/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.051 |   19.030 | 
     | U0_Register_File/U290/Y                            |  v   | U0_Register_File/n262                              | OAI2BB2X1M | 0.348 |   3.399 |   19.379 | 
     | U0_Register_File/registers_reg[9][4]/D             |  v   | U0_Register_File/n262                              | SDFFRQX2M  | 0.000 |   3.399 |   19.379 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.979 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.979 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -15.979 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -15.979 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.000 |   0.000 |  -15.979 | 
     | U0_Register_File/registers_reg[9][4]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.000 |  -15.979 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_Register_File/registers_reg[9][3]/CK 
Endpoint:   U0_Register_File/registers_reg[9][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.395
= Slack Time                   15.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.985 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.985 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.985 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.985 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.985 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.985 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.408 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.408 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.515 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.516 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.129 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.129 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.455 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.456 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.696 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.696 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.403 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.417 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.723 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.723 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.035 | 
     | U0_Register_File/U289/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.051 |   19.037 | 
     | U0_Register_File/U289/Y                            |  v   | U0_Register_File/n261                              | OAI2BB2X1M | 0.344 |   3.395 |   19.380 | 
     | U0_Register_File/registers_reg[9][3]/D             |  v   | U0_Register_File/n261                              | SDFFRQX2M  | 0.000 |   3.395 |   19.380 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.985 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.985 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -15.985 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -15.985 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.000 |   0.000 |  -15.985 | 
     | U0_Register_File/registers_reg[9][3]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.000 |  -15.985 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_Register_File/registers_reg[9][2]/CK 
Endpoint:   U0_Register_File/registers_reg[9][2]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.392
= Slack Time                   15.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.988 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.988 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.988 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.988 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.988 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.988 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.411 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.411 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.519 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.519 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.132 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.132 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.458 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.459 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.699 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.699 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.406 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.420 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.726 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.726 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.038 | 
     | U0_Register_File/U288/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.002 |   3.052 |   19.040 | 
     | U0_Register_File/U288/Y                            |  v   | U0_Register_File/n260                              | OAI2BB2X1M | 0.341 |   3.392 |   19.380 | 
     | U0_Register_File/registers_reg[9][2]/D             |  v   | U0_Register_File/n260                              | SDFFRQX2M  | 0.000 |   3.392 |   19.380 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.988 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.988 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -15.988 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -15.988 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.000 |   0.000 |  -15.988 | 
     | U0_Register_File/registers_reg[9][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.000 |  -15.988 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_Register_File/registers_reg[9][0]/CK 
Endpoint:   U0_Register_File/registers_reg[9][0]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.393
= Slack Time                   15.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.989 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.989 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.989 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.989 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.989 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.411 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.411 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.519 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.519 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.132 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.133 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.459 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.459 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.700 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.700 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.407 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.421 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.726 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.726 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.039 | 
     | U0_Register_File/U286/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.002 |   3.052 |   19.041 | 
     | U0_Register_File/U286/Y                            |  v   | U0_Register_File/n258                              | OAI2BB2X1M | 0.342 |   3.393 |   19.382 | 
     | U0_Register_File/registers_reg[9][0]/D             |  v   | U0_Register_File/n258                              | SDFFRQX2M  | 0.000 |   3.393 |   19.382 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.989 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -15.989 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -15.989 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.000 |   0.000 |  -15.989 | 
     | U0_Register_File/registers_reg[9][0]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.000 |  -15.989 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_Register_File/registers_reg[9][1]/CK 
Endpoint:   U0_Register_File/registers_reg[9][1]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.388
= Slack Time                   15.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.995 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.995 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   15.995 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.995 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   15.995 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.995 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.417 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.418 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.525 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.525 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.138 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.139 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.465 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.465 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.706 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.706 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.413 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.427 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.732 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.732 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.045 | 
     | U0_Register_File/U287/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.002 |   3.052 |   19.047 | 
     | U0_Register_File/U287/Y                            |  v   | U0_Register_File/n259                              | OAI2BB2X1M | 0.336 |   3.388 |   19.383 | 
     | U0_Register_File/registers_reg[9][1]/D             |  v   | U0_Register_File/n259                              | SDFFRQX2M  | 0.000 |   3.388 |   19.383 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.995 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -15.995 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -15.995 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -15.995 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.000 |   0.000 |  -15.995 | 
     | U0_Register_File/registers_reg[9][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.000 |  -15.995 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_Register_File/registers_reg[9][5]/CK 
Endpoint:   U0_Register_File/registers_reg[9][5]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.383
= Slack Time                   16.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.001 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.001 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.001 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.001 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.001 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.001 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.423 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.424 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.531 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.531 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.144 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.145 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.471 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.471 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.712 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.712 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.419 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.433 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.738 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.738 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.051 | 
     | U0_Register_File/U291/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.051 |   19.052 | 
     | U0_Register_File/U291/Y                            |  v   | U0_Register_File/n263                              | OAI2BB2X1M | 0.332 |   3.383 |   19.384 | 
     | U0_Register_File/registers_reg[9][5]/D             |  v   | U0_Register_File/n263                              | SDFFRQX2M  | 0.000 |   3.383 |   19.384 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.001 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.001 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.001 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L6_I9/A                      |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.001 | 
     | REF_CLK_m__L6_I9/Y                      |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.000 |   0.000 |  -16.001 | 
     | U0_Register_File/registers_reg[9][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.000 |  -16.001 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_Register_File/registers_reg[11][5]/CK 
Endpoint:   U0_Register_File/registers_reg[11][5]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.376
= Slack Time                   16.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.004 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.004 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.004 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.004 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.004 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.004 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.426 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.426 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.534 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.534 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.147 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.147 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.474 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.474 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.715 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.715 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.422 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.436 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.741 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.741 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.039 | 
     | U0_Register_File/U307/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.035 |   19.039 | 
     | U0_Register_File/U307/Y                            |  v   | U0_Register_File/n279                              | OAI2BB2X1M | 0.340 |   3.376 |   19.380 | 
     | U0_Register_File/registers_reg[11][5]/D            |  v   | U0_Register_File/n279                              | SDFFRQX2M  | 0.000 |   3.376 |   19.380 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.004 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.004 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.004 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.004 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.000 |   0.000 |  -16.004 | 
     | U0_Register_File/registers_reg[11][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.000 |  -16.004 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_Register_File/registers_reg[5][7]/CK 
Endpoint:   U0_Register_File/registers_reg[5][7]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.368
= Slack Time                   16.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.006 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.006 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.006 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.006 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.006 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.006 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.429 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.429 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.537 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.537 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.150 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.150 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.477 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.477 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.717 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.717 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.424 | 
     | U0_Register_File/U164/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.015 |   2.433 |   18.439 | 
     | U0_Register_File/U164/Y                            |  ^   | U0_Register_File/n154                              | AND2X2M    | 0.299 |   2.731 |   18.738 | 
     | U0_Register_File/U151/B                            |  ^   | U0_Register_File/n154                              | NAND2X2M   | 0.000 |   2.731 |   18.738 | 
     | U0_Register_File/U151/Y                            |  v   | U0_Register_File/n160                              | NAND2X2M   | 0.281 |   3.012 |   19.019 | 
     | U0_Register_File/U329/A1N                          |  v   | U0_Register_File/n160                              | OAI2BB2X1M | 0.001 |   3.013 |   19.020 | 
     | U0_Register_File/U329/Y                            |  v   | U0_Register_File/n233                              | OAI2BB2X1M | 0.354 |   3.368 |   19.374 | 
     | U0_Register_File/registers_reg[5][7]/D             |  v   | U0_Register_File/n233                              | SDFFRQX2M  | 0.000 |   3.368 |   19.374 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -16.006 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.006 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -16.006 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -16.006 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.000 |   0.000 |  -16.006 | 
     | U0_Register_File/registers_reg[5][7]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.000 |  -16.006 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_Register_File/registers_reg[9][7]/CK 
Endpoint:   U0_Register_File/registers_reg[9][7]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.386
- Arrival Time                  3.379
= Slack Time                   16.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.007 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.007 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.007 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.007 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.007 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.007 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.429 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.429 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.537 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.537 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.150 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.151 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.477 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.477 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.718 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.718 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.425 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.439 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.744 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.744 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.050 |   19.057 | 
     | U0_Register_File/U293/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.051 |   19.058 | 
     | U0_Register_File/U293/Y                            |  v   | U0_Register_File/n265                              | OAI2BB2X1M | 0.328 |   3.379 |   19.386 | 
     | U0_Register_File/registers_reg[9][7]/D             |  v   | U0_Register_File/n265                              | SDFFRQX2M  | 0.000 |   3.379 |   19.386 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -16.007 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.007 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -16.007 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -16.007 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.000 |   0.000 |  -16.007 | 
     | U0_Register_File/registers_reg[9][7]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.000 |  -16.007 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_Register_File/registers_reg[11][7]/CK 
Endpoint:   U0_Register_File/registers_reg[11][7]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  3.373
= Slack Time                   16.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.008 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.008 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.008 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.008 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.008 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.008 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.430 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.430 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.538 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.538 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.151 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.151 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.478 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.478 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.718 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.718 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.426 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.440 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.745 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.745 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.043 | 
     | U0_Register_File/U309/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.035 |   19.043 | 
     | U0_Register_File/U309/Y                            |  v   | U0_Register_File/n281                              | OAI2BB2X1M | 0.338 |   3.373 |   19.381 | 
     | U0_Register_File/registers_reg[11][7]/D            |  v   | U0_Register_File/n281                              | SDFFRQX2M  | 0.000 |   3.373 |   19.381 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.008 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.008 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.008 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.008 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.000 |   0.000 |  -16.008 | 
     | U0_Register_File/registers_reg[11][7]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.000 |  -16.008 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_Register_File/registers_reg[11][0]/CK 
Endpoint:   U0_Register_File/registers_reg[11][0]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  3.372
= Slack Time                   16.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.009 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.009 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.009 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.431 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.431 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.539 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.539 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.152 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.153 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.479 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.479 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.720 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.720 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.427 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.441 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.746 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.746 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.044 | 
     | U0_Register_File/U302/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.035 |   19.044 | 
     | U0_Register_File/U302/Y                            |  v   | U0_Register_File/n274                              | OAI2BB2X1M | 0.337 |   3.372 |   19.381 | 
     | U0_Register_File/registers_reg[11][0]/D            |  v   | U0_Register_File/n274                              | SDFFRQX2M  | 0.000 |   3.372 |   19.381 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.009 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.009 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | U0_Register_File/registers_reg[11][0]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.000 |  -16.009 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_Register_File/registers_reg[11][2]/CK 
Endpoint:   U0_Register_File/registers_reg[11][2]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.370
= Slack Time                   16.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.009 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.009 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.009 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.009 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.432 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.432 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.540 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.540 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.153 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.153 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.479 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.480 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.720 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.720 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.427 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.441 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.747 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.747 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.044 | 
     | U0_Register_File/U304/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.001 |   3.036 |   19.045 | 
     | U0_Register_File/U304/Y                            |  v   | U0_Register_File/n276                              | OAI2BB2X1M | 0.335 |   3.370 |   19.380 | 
     | U0_Register_File/registers_reg[11][2]/D            |  v   | U0_Register_File/n276                              | SDFFRQX2M  | 0.000 |   3.370 |   19.380 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.009 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -16.009 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.000 |   0.000 |  -16.009 | 
     | U0_Register_File/registers_reg[11][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.000 |  -16.009 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_Register_File/registers_reg[11][4]/CK 
Endpoint:   U0_Register_File/registers_reg[11][4]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  3.368
= Slack Time                   16.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.013 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.013 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.013 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.013 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.013 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.013 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.435 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.435 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.543 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.543 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.156 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.156 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.483 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.483 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.723 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.723 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.430 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.445 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.750 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.750 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.048 | 
     | U0_Register_File/U306/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.001 |   3.036 |   19.048 | 
     | U0_Register_File/U306/Y                            |  v   | U0_Register_File/n278                              | OAI2BB2X1M | 0.332 |   3.368 |   19.381 | 
     | U0_Register_File/registers_reg[11][4]/D            |  v   | U0_Register_File/n278                              | SDFFRQX2M  | 0.000 |   3.368 |   19.381 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.013 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.013 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -16.013 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -16.013 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.000 |   0.000 |  -16.013 | 
     | U0_Register_File/registers_reg[11][4]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.000 |  -16.013 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_Register_File/registers_reg[13][4]/CK 
Endpoint:   U0_Register_File/registers_reg[13][4]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.363
= Slack Time                   16.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.017 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.017 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.017 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.017 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.017 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.017 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.439 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.440 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.547 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.547 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.160 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.161 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.487 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.487 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.728 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.728 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.435 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.449 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.754 | 
     | U0_Register_File/U155/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.754 | 
     | U0_Register_File/U155/Y                            |  v   | U0_Register_File/n173                              | NAND2X2M   | 0.292 |   3.029 |   19.046 | 
     | U0_Register_File/U358/A1N                          |  v   | U0_Register_File/n173                              | OAI2BB2X1M | 0.001 |   3.030 |   19.047 | 
     | U0_Register_File/U358/Y                            |  v   | U0_Register_File/n294                              | OAI2BB2X1M | 0.333 |   3.363 |   19.380 | 
     | U0_Register_File/registers_reg[13][4]/D            |  v   | U0_Register_File/n294                              | SDFFRQX2M  | 0.000 |   3.363 |   19.380 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.017 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.017 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.017 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.017 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.000 |   0.000 |  -16.017 | 
     | U0_Register_File/registers_reg[13][4]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.000 |  -16.017 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_Register_File/registers_reg[10][0]/CK 
Endpoint:   U0_Register_File/registers_reg[10][0]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.362
= Slack Time                   16.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.019 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.019 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.019 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.019 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.019 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.019 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.441 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   16.441 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.549 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.549 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.162 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.162 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.489 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.489 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   1.672 |   17.691 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   1.672 |   17.691 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   2.274 |   18.293 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   2.280 |   18.299 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   2.421 |   18.440 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   2.421 |   18.440 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   2.684 |   18.703 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   2.684 |   18.703 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.334 |   3.018 |   19.037 | 
     | U0_Register_File/U294/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.018 |   19.037 | 
     | U0_Register_File/U294/Y                            |  v   | U0_Register_File/n266                              | OAI2BB2X1M | 0.343 |   3.362 |   19.380 | 
     | U0_Register_File/registers_reg[10][0]/D            |  v   | U0_Register_File/n266                              | SDFFRQX2M  | 0.000 |   3.362 |   19.380 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.019 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.019 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.019 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.019 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.000 |   0.000 |  -16.019 | 
     | U0_Register_File/registers_reg[10][0]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.000 |  -16.019 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_Register_File/registers_reg[2][3]/CK 
Endpoint:   U0_Register_File/registers_reg[2][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.355
- Arrival Time                  3.335
= Slack Time                   16.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.021 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.021 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.021 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.021 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.021 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.021 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.443 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.443 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.551 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.551 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.164 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.164 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.491 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.491 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   1.672 |   17.693 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   1.672 |   17.693 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   2.274 |   18.295 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   2.280 |   18.301 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   2.422 |   18.442 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   2.422 |   18.442 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   2.684 |   18.705 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   2.684 |   18.705 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.323 |   3.007 |   19.028 | 
     | U0_Register_File/U311/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.008 |   19.029 | 
     | U0_Register_File/U311/Y                            |  v   | U0_Register_File/n205                              | OAI2BB2X1M | 0.327 |   3.335 |   19.355 | 
     | U0_Register_File/registers_reg[2][3]/D             |  v   | U0_Register_File/n205                              | SDFFSQX2M  | 0.000 |   3.335 |   19.355 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.021 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.021 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.021 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.021 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.021 | 
     | U0_Register_File/registers_reg[2][3]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX2M  | 0.000 |   0.000 |  -16.021 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_Register_File/registers_reg[13][1]/CK 
Endpoint:   U0_Register_File/registers_reg[13][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.360
= Slack Time                   16.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.022 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.022 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.022 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.445 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.445 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.552 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.552 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.166 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.166 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.492 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.492 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.733 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.733 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.440 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.454 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.759 | 
     | U0_Register_File/U155/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.760 | 
     | U0_Register_File/U155/Y                            |  v   | U0_Register_File/n173                              | NAND2X2M   | 0.292 |   3.029 |   19.052 | 
     | U0_Register_File/U355/A1N                          |  v   | U0_Register_File/n173                              | OAI2BB2X1M | 0.000 |   3.030 |   19.052 | 
     | U0_Register_File/U355/Y                            |  v   | U0_Register_File/n291                              | OAI2BB2X1M | 0.330 |   3.360 |   19.382 | 
     | U0_Register_File/registers_reg[13][1]/D            |  v   | U0_Register_File/n291                              | SDFFRQX2M  | 0.000 |   3.360 |   19.382 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.022 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.022 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L6_I5/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L6_I5/Y                       |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | U0_Register_File/registers_reg[13][1]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFRQX2M  | 0.000 |   0.000 |  -16.022 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_Register_File/registers_reg[2][4]/CK 
Endpoint:   U0_Register_File/registers_reg[2][4]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.354
- Arrival Time                  3.332
= Slack Time                   16.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.022 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.022 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.022 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.022 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.445 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.445 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.553 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.553 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.166 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.166 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.492 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.493 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   1.672 |   17.695 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   1.672 |   17.695 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   2.274 |   18.297 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   2.280 |   18.303 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   2.422 |   18.444 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   2.422 |   18.444 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   2.684 |   18.706 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   2.684 |   18.706 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.323 |   3.007 |   19.029 | 
     | U0_Register_File/U312/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.008 |   19.030 | 
     | U0_Register_File/U312/Y                            |  v   | U0_Register_File/n206                              | OAI2BB2X1M | 0.324 |   3.332 |   19.354 | 
     | U0_Register_File/registers_reg[2][4]/D             |  v   | U0_Register_File/n206                              | SDFFSQX1M  | 0.000 |   3.332 |   19.354 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.022 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.022 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.022 | 
     | U0_Register_File/registers_reg[2][4]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX1M  | 0.000 |   0.000 |  -16.022 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_Register_File/registers_reg[11][1]/CK 
Endpoint:   U0_Register_File/registers_reg[11][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.361
= Slack Time                   16.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.023 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.023 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.446 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.446 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.553 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.553 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.167 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.167 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.493 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.493 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.734 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.734 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.441 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.455 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.760 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.761 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.058 | 
     | U0_Register_File/U303/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.001 |   3.036 |   19.059 | 
     | U0_Register_File/U303/Y                            |  v   | U0_Register_File/n275                              | OAI2BB2X1M | 0.325 |   3.361 |   19.384 | 
     | U0_Register_File/registers_reg[11][1]/D            |  v   | U0_Register_File/n275                              | SDFFRQX2M  | 0.000 |   3.361 |   19.384 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -16.023 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | U0_Register_File/registers_reg[11][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.000 |  -16.023 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_Register_File/registers_reg[10][1]/CK 
Endpoint:   U0_Register_File/registers_reg[10][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  3.357
= Slack Time                   16.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.023 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.023 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.446 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.446 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.553 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.554 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.167 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.167 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.493 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.494 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   1.672 |   17.696 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   1.672 |   17.696 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   2.274 |   18.297 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   2.280 |   18.304 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   2.421 |   18.445 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   2.421 |   18.445 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   2.684 |   18.707 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   2.684 |   18.707 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.334 |   3.018 |   19.041 | 
     | U0_Register_File/U295/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.001 |   3.018 |   19.042 | 
     | U0_Register_File/U295/Y                            |  v   | U0_Register_File/n267                              | OAI2BB2X1M | 0.339 |   3.357 |   19.381 | 
     | U0_Register_File/registers_reg[10][1]/D            |  v   | U0_Register_File/n267                              | SDFFRQX2M  | 0.000 |   3.357 |   19.381 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.000 |  -16.023 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | U0_Register_File/registers_reg[10][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.000 |  -16.023 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_Register_File/registers_reg[13][3]/CK 
Endpoint:   U0_Register_File/registers_reg[13][3]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.358
= Slack Time                   16.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.023 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.023 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.023 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.446 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.446 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.554 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.554 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.167 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.167 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.493 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.494 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.734 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.734 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.441 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.455 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.761 | 
     | U0_Register_File/U155/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.761 | 
     | U0_Register_File/U155/Y                            |  v   | U0_Register_File/n173                              | NAND2X2M   | 0.292 |   3.029 |   19.053 | 
     | U0_Register_File/U357/A1N                          |  v   | U0_Register_File/n173                              | OAI2BB2X1M | 0.001 |   3.030 |   19.053 | 
     | U0_Register_File/U357/Y                            |  v   | U0_Register_File/n293                              | OAI2BB2X1M | 0.328 |   3.358 |   19.382 | 
     | U0_Register_File/registers_reg[13][3]/D            |  v   | U0_Register_File/n293                              | SDFFRQX2M  | 0.000 |   3.358 |   19.382 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.023 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.000 |   0.000 |  -16.023 | 
     | U0_Register_File/registers_reg[13][3]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.000 |  -16.023 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_Register_File/registers_reg[15][6]/CK 
Endpoint:   U0_Register_File/registers_reg[15][6]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  3.355
= Slack Time                   16.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.026 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.026 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.026 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.026 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.026 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.026 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.449 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.449 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.170 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.170 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.496 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.737 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.737 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.444 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.458 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.764 | 
     | U0_Register_File/U157/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.764 | 
     | U0_Register_File/U157/Y                            |  v   | U0_Register_File/n176                              | NAND2X2M   | 0.286 |   3.023 |   19.049 | 
     | U0_Register_File/U376/A1N                          |  v   | U0_Register_File/n176                              | OAI2BB2X1M | 0.001 |   3.024 |   19.050 | 
     | U0_Register_File/U376/Y                            |  v   | U0_Register_File/n312                              | OAI2BB2X1M | 0.331 |   3.355 |   19.381 | 
     | U0_Register_File/registers_reg[15][6]/D            |  v   | U0_Register_File/n312                              | SDFFRQX2M  | 0.000 |   3.355 |   19.381 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.026 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.026 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.026 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L6_I4/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.026 | 
     | REF_CLK_m__L6_I4/Y                       |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.000 |   0.000 |  -16.026 | 
     | U0_Register_File/registers_reg[15][6]/CK |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.000 |  -16.026 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_Register_File/registers_reg[3][3]/CK 
Endpoint:   U0_Register_File/registers_reg[3][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.354
- Arrival Time                  3.328
= Slack Time                   16.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.027 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.027 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.449 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.423 |   16.449 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.170 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.170 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.737 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.737 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.445 | 
     | U0_Register_File/U164/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.015 |   2.433 |   18.459 | 
     | U0_Register_File/U164/Y                            |  ^   | U0_Register_File/n154                              | AND2X2M    | 0.299 |   2.731 |   18.758 | 
     | U0_Register_File/U149/B                            |  ^   | U0_Register_File/n154                              | NAND2X2M   | 0.000 |   2.731 |   18.758 | 
     | U0_Register_File/U149/Y                            |  v   | U0_Register_File/n157                              | NAND2X2M   | 0.270 |   3.001 |   19.028 | 
     | U0_Register_File/U313/A1N                          |  v   | U0_Register_File/n157                              | OAI2BB2X1M | 0.001 |   3.002 |   19.028 | 
     | U0_Register_File/U313/Y                            |  v   | U0_Register_File/n213                              | OAI2BB2X1M | 0.326 |   3.328 |   19.354 | 
     | U0_Register_File/registers_reg[3][3]/D             |  v   | U0_Register_File/n213                              | SDFFSQX2M  | 0.000 |   3.328 |   19.354 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.027 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L6_I5/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L6_I5/Y                      |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | U0_Register_File/registers_reg[3][3]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFSQX2M  | 0.000 |   0.000 |  -16.027 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_Register_File/registers_reg[2][2]/CK 
Endpoint:   U0_Register_File/registers_reg[2][2]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.444
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.356
- Arrival Time                  3.329
= Slack Time                   16.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.027 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.027 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.449 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   16.449 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.170 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.170 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   1.672 |   17.699 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   1.672 |   17.699 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   2.274 |   18.301 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   2.280 |   18.307 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   2.421 |   18.448 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   2.421 |   18.448 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   2.684 |   18.711 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   2.684 |   18.711 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.323 |   3.007 |   19.034 | 
     | U0_Register_File/U310/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.008 |   19.035 | 
     | U0_Register_File/U310/Y                            |  v   | U0_Register_File/n204                              | OAI2BB2X1M | 0.321 |   3.329 |   19.356 | 
     | U0_Register_File/registers_reg[2][2]/D             |  v   | U0_Register_File/n204                              | SDFFSQX2M  | 0.000 |   3.329 |   19.356 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.027 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | U0_Register_File/registers_reg[2][2]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX2M  | 0.000 |   0.000 |  -16.027 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_Register_File/registers_reg[11][6]/CK 
Endpoint:   U0_Register_File/registers_reg[11][6]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.385
- Arrival Time                  3.358
= Slack Time                   16.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.000 |   16.027 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.000 |   0.000 |   16.027 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.000 |   16.027 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   0.422 |   16.450 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   0.422 |   16.450 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   0.530 |   16.557 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.143 |   17.171 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.144 |   17.171 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   1.470 |   17.497 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   1.711 |   17.738 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   1.711 |   17.738 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   2.418 |   18.445 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   2.432 |   18.459 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   2.737 |   18.764 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   2.737 |   18.765 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.035 |   19.062 | 
     | U0_Register_File/U308/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.035 |   19.063 | 
     | U0_Register_File/U308/Y                            |  v   | U0_Register_File/n280                              | OAI2BB2X1M | 0.322 |   3.358 |   19.385 | 
     | U0_Register_File/registers_reg[11][6]/D            |  v   | U0_Register_File/n280                              | SDFFRQX2M  | 0.000 |   3.358 |   19.385 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -16.027 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.000 |   0.000 |  -16.027 | 
     | U0_Register_File/registers_reg[11][6]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.000 |  -16.027 | 
     +--------------------------------------------------------------------------------------------------------------+ 

