{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636418166062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636418166062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 08 18:36:05 2021 " "Processing started: Mon Nov 08 18:36:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636418166062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418166062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAMtester2 -c RAMtester2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAMtester2 -c RAMtester2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418166063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636418166356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636418166356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../binary2seven/binary2seven.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636418171951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418171951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../Lab11RAM/Lab11RAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636418171953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418171953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../BinUp/BinUp.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636418171954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418171954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636418171956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418171956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtester2.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtester2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMtester2 " "Found entity 1: RAMtester2" {  } { { "RAMtester2.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636418171957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418171957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAMtester2 " "Elaborating entity \"RAMtester2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636418171992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "RAMtester2.v" "DivideX2" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418171993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "RAMtester2.v" "AddressGen" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418171994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:Lab11RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:Lab11RAM\"" {  } { { "RAMtester2.v" "Lab11RAM" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418171995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\"" {  } { { "../Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418172028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\"" {  } { { "../Lab11RAM/Lab11RAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418172028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636418172029 ""}  } { { "../Lab11RAM/Lab11RAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636418172029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636418172061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418172061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418172061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:Address_HEX2 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:Address_HEX2\"" {  } { { "RAMtester2.v" "Address_HEX2" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418172063 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock1 " "Found clock multiplexer clock1" {  } { { "RAMtester2.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1636418172170 "|RAMtester2|clock1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock1~0 " "Found clock multiplexer clock1~0" {  } { { "RAMtester2.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1636418172170 "|RAMtester2|clock1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock1~1 " "Found clock multiplexer clock1~1" {  } { { "RAMtester2.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/RAMtester2/RAMtester2.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1636418172170 "|RAMtester2|clock1~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1636418172170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636418172374 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636418172576 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1636418172576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636418172702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636418172702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636418172732 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636418172732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636418172732 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636418172732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636418172732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636418172745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 08 18:36:12 2021 " "Processing ended: Mon Nov 08 18:36:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636418172745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636418172745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636418172745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636418172745 ""}
