

================================================================
== Vitis HLS Report for 'AXIvideoAlpha2MultiPixStream'
================================================================
* Date:           Tue Sep  6 19:46:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.899 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        2|   648006|  40.000 ns|  12.960 ms|    2|  648006|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_height  |        0|   648000|   7 ~ 810|          -|          -|  0 ~ 800|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_20 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12"   --->   Operation 11 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%axi_last_V_5_loc = alloca i32 1"   --->   Operation 14 'alloca' 'axi_last_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_data_V_3_loc = alloca i32 1"   --->   Operation 15 'alloca' 'axi_data_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%eol_loc = alloca i32 1"   --->   Operation 16 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_V_loc = alloca i32 1"   --->   Operation 17 'alloca' 'axi_last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerHeight_1_c62, i16 %p_read_21"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerHeight_1_c58, i16 %p_read_21"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerWidth_1_c57, i16 %p_read14"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerWidth_1_c53, i16 %p_read14"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %p_read1_c52, i1 %p_read_20"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %p_read1_c, i1 %p_read_20"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i16 %p_read14"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_159 = trunc i16 %p_read_21"   --->   Operation 25 'trunc' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%rows = call i10 @reg<unsigned short>, i10 %empty_159" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2935->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 26 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%cols = call i10 @reg<unsigned short>, i10 %empty" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 27 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_c62, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_c58, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_c53, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c52, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alpha, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%rows = call i10 @reg<unsigned short>, i10 %empty_159" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2935->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 37 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%cols = call i10 @reg<unsigned short>, i10 %empty" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 38 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln2945 = br i1 %p_read_20, void %AXIvideoAlpha2MultiPixStream.exit, void %while.cond.i.preheader" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2945->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 39 'br' 'br_ln2945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 40 'alloca' 'i' <Predicate = (p_read_20)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%axi_data_V_2 = alloca i32 1"   --->   Operation 41 'alloca' 'axi_data_V_2' <Predicate = (p_read_20)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 42 'alloca' 'sof' <Predicate = (p_read_20)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_160 = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty_160' <Predicate = (p_read_20)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.61ns)   --->   "%call_ln0 = call void @AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i32 %axi_data_V_2, i1 %axi_last_V_loc"   --->   Operation 44 'call' 'call_ln0' <Predicate = (p_read_20)> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln2956 = store i1 1, i1 %sof" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 45 'store' 'store_ln2956' <Predicate = (p_read_20)> <Delay = 1.61>
ST_2 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln2956 = store i10 0, i10 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 46 'store' 'store_ln2956' <Predicate = (p_read_20)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i32 %axi_data_V_2, i1 %axi_last_V_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%axi_last_V_loc_load = load i1 %axi_last_V_loc"   --->   Operation 48 'load' 'axi_last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_161 = wait i32 @_ssdm_op_Wait"   --->   Operation 49 'wait' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.70ns)   --->   "%cmp8377_i = icmp_eq  i10 %cols, i10 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 50 'icmp' 'cmp8377_i' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.61ns)   --->   "%br_ln2956 = br void %loop_width.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 51 'br' 'br_ln2956' <Predicate = true> <Delay = 1.61>

State 5 <SV = 4> <Delay = 5.89>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 %axi_last_V_loc_load, void %while.cond.i.preheader, i1 %axi_last_V_5_loc_load, void %loop_wait_for_eol.i"   --->   Operation 52 'phi' 'axi_last_V_2' <Predicate = (p_read_20)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 53 'load' 'i_4' <Predicate = (p_read_20)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%axi_data_V = load i32 %axi_data_V_2"   --->   Operation 54 'load' 'axi_data_V' <Predicate = (p_read_20)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.70ns)   --->   "%icmp_ln2956 = icmp_eq  i10 %i_4, i10 %rows" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 55 'icmp' 'icmp_ln2956' <Predicate = (p_read_20)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 800, i64 0"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (p_read_20)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.12ns)   --->   "%i_5 = add i10 %i_4, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 57 'add' 'i_5' <Predicate = (p_read_20)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln2956 = br i1 %icmp_ln2956, void %loop_width.split.i, void %AXIvideoAlpha2MultiPixStream.exit.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 58 'br' 'br_ln2956' <Predicate = (p_read_20)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln2930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2930->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 59 'specloopname' 'specloopname_ln2930' <Predicate = (p_read_20 & !icmp_ln2956)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.61ns)   --->   "%br_ln2960 = br i1 %cmp8377_i, void %for.body10.i.preheader, void %loop_wait_for_eol.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 60 'br' 'br_ln2960' <Predicate = (p_read_20 & !icmp_ln2956)> <Delay = 1.61>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 61 'load' 'sof_load' <Predicate = (p_read_20 & !icmp_ln2956 & !cmp8377_i)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_162 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_162' <Predicate = (p_read_20 & !icmp_ln2956 & !cmp8377_i)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (4.19ns)   --->   "%call_ln2936 = call void @AXIvideoAlpha2MultiPixStream_Pipeline_loop_width, i1 %sof_load, i1 %axi_last_V_2, i32 %axi_data_V, i10 %cols, i24 %srcLayer1, i8 %srcLayer1Alpha, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i1 %eol_loc, i32 %axi_data_V_3_loc" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 63 'call' 'call_ln2936' <Predicate = (p_read_20 & !icmp_ln2956 & !cmp8377_i)> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %AXIvideoAlpha2MultiPixStream.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (p_read_20 & icmp_ln2956)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln643 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 65 'ret' 'ret_ln643' <Predicate = (icmp_ln2956) | (!p_read_20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 66 [1/2] (3.31ns)   --->   "%call_ln2936 = call void @AXIvideoAlpha2MultiPixStream_Pipeline_loop_width, i1 %sof_load, i1 %axi_last_V_2, i32 %axi_data_V, i10 %cols, i24 %srcLayer1, i8 %srcLayer1Alpha, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i1 %eol_loc, i32 %axi_data_V_3_loc" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 66 'call' 'call_ln2936' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 67 'load' 'eol_loc_load' <Predicate = (!cmp8377_i)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%axi_data_V_3_loc_load = load i32 %axi_data_V_3_loc"   --->   Operation 68 'load' 'axi_data_V_3_loc_load' <Predicate = (!cmp8377_i)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_163 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_163' <Predicate = (!cmp8377_i)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.61ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!cmp8377_i)> <Delay = 1.61>
ST_7 : Operation 71 [1/1] (1.61ns)   --->   "%br_ln0 = br void %loop_wait_for_eol.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!cmp8377_i)> <Delay = 1.61>
ST_7 : Operation 72 [1/1] (1.61ns)   --->   "%store_ln2956 = store i10 %i_5, i10 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 72 'store' 'store_ln2956' <Predicate = true> <Delay = 1.61>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa_i = phi i32 %axi_data_V_3_loc_load, void %for.body10.i.preheader, i32 %axi_data_V, void %loop_width.split.i"   --->   Operation 73 'phi' 'axi_data_2_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa_i = phi i1 %eol_loc_load, void %for.body10.i.preheader, i1 %axi_last_V_2, void %loop_width.split.i"   --->   Operation 74 'phi' 'axi_last_2_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%eol_0_lcssa_i = phi i1 %eol_loc_load, void %for.body10.i.preheader, i1 0, void %loop_width.split.i"   --->   Operation 75 'phi' 'eol_0_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_164 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (3.22ns)   --->   "%call_ln0 = call void @AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol, i32 %axi_data_2_lcssa_i, i1 %axi_last_2_lcssa_i, i1 %eol_0_lcssa_i, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i32 %axi_data_V_2, i1 %axi_last_V_5_loc"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 78 [1/2] (1.61ns)   --->   "%call_ln0 = call void @AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol, i32 %axi_data_2_lcssa_i, i1 %axi_last_2_lcssa_i, i1 %eol_0_lcssa_i, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i32 %axi_data_V_2, i1 %axi_last_V_5_loc"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%axi_last_V_5_loc_load = load i1 %axi_last_V_5_loc"   --->   Operation 79 'load' 'axi_last_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln2956 = br void %loop_width.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 80 'br' 'br_ln2956' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	wire read operation ('p_read_21') on port 'p_read' [21]  (0 ns)
	fifo write operation ('write_ln0') on port 'HwReg_layerHeight_1_c62' [27]  (3.91 ns)

 <State 2>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('axi.data.V') [48]  (0 ns)
	'call' operation ('call_ln0') to 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start' [51]  (1.61 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.7ns
The critical path consists of the following:
	'icmp' operation ('cmp8377_i', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643) [54]  (1.7 ns)

 <State 5>: 5.9ns
The critical path consists of the following:
	'phi' operation ('axi.last.V') with incoming values : ('axi_last_V_loc_load') ('axi_last_V_5_loc_load') [59]  (0 ns)
	'call' operation ('call_ln2936', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643) to 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' [72]  (4.2 ns)
	blocking operation 1.7 ns on control path)

 <State 6>: 3.31ns
The critical path consists of the following:
	'call' operation ('call_ln2936', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2936->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643) to 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' [72]  (3.31 ns)

 <State 7>: 1.61ns
The critical path consists of the following:
	'store' operation ('store_ln2956', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643) of variable 'i', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956->/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643 on local variable 'i' [85]  (1.61 ns)

 <State 8>: 3.22ns
The critical path consists of the following:
	'phi' operation ('axi.data.V') with incoming values : ('axi.data.V') ('axi_data_V_3_loc_load') [79]  (0 ns)
	'call' operation ('call_ln0') to 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol' [83]  (3.22 ns)

 <State 9>: 1.61ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol' [83]  (1.61 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
