# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do sonars_de0_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM.sv 
# -- Compiling module sonar_FSM
# 
# Top level modules:
# 	sonar_FSM
# End time: 22:42:10 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder5.sv 
# -- Compiling module full_adder5
# 
# Top level modules:
# 	full_adder5
# End time: 22:42:10 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder14.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder14.sv 
# -- Compiling module full_adder14
# 
# Top level modules:
# 	full_adder14
# End time: 22:42:10 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv 
# -- Compiling module sonar
# -- Compiling module myLatch
# 
# Top level modules:
# 	sonar
# End time: 22:42:10 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder8.sv 
# -- Compiling module full_adder8
# 
# Top level modules:
# 	full_adder8
# End time: 22:42:10 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder_1_bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:10 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder_1_bit.sv 
# -- Compiling module full_adder_1_bit
# 
# Top level modules:
# 	full_adder_1_bit
# End time: 22:42:10 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet\ eleme/sensors_blocks {C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:11 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks" C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM_testbench.sv 
# -- Compiling module sonar_FSM_testbench
# 
# Top level modules:
# 	sonar_FSM_testbench
# End time: 22:42:11 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sonar_FSM_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sonar_FSM_testbench 
# Start time: 22:42:11 on Feb 23,2022
# Loading sv_std.std
# Loading work.sonar_FSM_testbench
# Loading work.sonar_FSM
# Loading work.sonar
# Loading work.full_adder5
# Loading work.full_adder_1_bit
# Loading work.full_adder14
# Loading work.full_adder8
# Loading work.myLatch
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Insomniaque  Hostname: LAPTOP-HCP9FH2A  ProcessID: 2344
#           Attempting to use alternate WLF file "./wlftzvqdtx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzvqdtx
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
add wave -position insertpoint sim:/sonar_FSM_testbench/sonar_FSM_01/*
restart
run 6000
run 60000
run 60000
# End time: 22:48:32 on Feb 23,2022, Elapsed time: 0:06:21
# Errors: 0, Warnings: 2
