$date
	Wed Oct 23 12:59:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DFFR $end
$var wire 1 ! QN $end
$var wire 1 " Q $end
$var reg 1 # CK $end
$var reg 1 $ D $end
$var reg 1 % RST $end
$scope module uut $end
$var wire 1 # CK $end
$var wire 1 $ D $end
$var wire 1 % RST $end
$var wire 1 & n_0 $end
$var wire 1 ! QN $end
$var wire 1 " Q $end
$scope module g6 $end
$var wire 1 % A $end
$var wire 1 ' VGND $end
$var wire 1 ( VNB $end
$var wire 1 ) VPB $end
$var wire 1 * VPWR $end
$var wire 1 & Y $end
$var wire 1 + not0_out_Y $end
$upscope $end
$scope module q_reg_reg $end
$var wire 1 # CLK $end
$var wire 1 , CLK_delayed $end
$var wire 1 $ D $end
$var wire 1 - D_delayed $end
$var wire 1 " Q $end
$var wire 1 ! Q_N $end
$var wire 1 . RESET $end
$var wire 1 & RESET_B $end
$var wire 1 / RESET_B_delayed $end
$var wire 1 0 VGND $end
$var wire 1 1 VNB $end
$var wire 1 2 VPB $end
$var wire 1 3 VPWR $end
$var wire 1 4 awake $end
$var wire 1 5 buf_Q $end
$var wire 1 6 cond0 $end
$var wire 1 7 cond1 $end
$var reg 1 8 notifier $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x8
x7
06
x5
z4
13
12
01
00
z/
z.
z-
z,
1+
1*
1)
0(
0'
1&
0%
0$
0#
x"
x!
$end
#5000
1#
#10000
07
0&
0+
0#
1%
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#38000
x7
1&
1+
1$
0%
#40000
0#
#45000
1#
#48000
0$
#50000
0#
#55000
1#
#58000
07
0&
0+
1%
#60000
0#
#65000
1#
#68000
x7
1&
1+
0%
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#88000
