0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.sim/sim_1/behav/xsim/glbl.v,1734169727,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/new/UART_Top_sim.sv,1734169727,systemVerilog,,,,UART_Top_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/new/sev_seg_sim.sv,1734185880,systemVerilog,,,,sev_seg_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv,1734177835,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv,,Tx_FSM,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv,1734173285,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv,,n_TX_dataPath,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv,1734178585,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv,,Tx_top,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv,,four_to_oneMux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg.sv,,n_shiftRegister_oneBit,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/counter_n_bit.sv,,nBits_comparator,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/decoder.sv,,dFlipFlop,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv,,nBits_up_down_counter,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv,,n_2x1mux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv,,n_clockDivider,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv,,Register,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv,,Comparetor,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv,,Counter,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv,,Dmux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv,1734188644,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv,,Rx_DP,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv,1734188622,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv,,FSM_Receiver,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv,,Rx_top,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/new/sev_seg_sim.sv,,shift_register,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/counter_n_bit.sv,1731075515,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv,,counter_n_bit,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/decoder.sv,1731076163,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv,,decoder,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg.sv,1734189985,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_controller.sv,,sev_seg_top,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_controller.sv,1731443137,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_decoder.sv,,sev_seg_controller,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_decoder.sv,1731499047,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv,,seven_seg_decoder,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/new/UART_Top.sv,1734169727,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv,,UART_Top,,,,,,,,
