# P4THLS: Templated HLS Framework for P4-to-FPGA Compilation

**P4THLS** is a templated High-Level Synthesis (HLS) framework that translates P4 data-plane programs into synthesizable C++ modules suitable for FPGA deployment. It enables flexible and automated generation of key packet processing componentsâ€”parser, match-action tables, deparser, and memory interfacesâ€”optimized for AMD/Xilinx FPGA architectures.

## ğŸ”§ Features

- âœ… Full packet processing pipeline (parser â†’ match-action â†’ deparser)
- âš™ï¸ Templated architecture with customizable table sizes and match types
- ğŸ“¦ Unified memory interface supporting LUTRAM, BRAM, and URAM
- ğŸš€ Configurable AXI stream bus width and multi-port support
- ğŸ”— Auto-generated control-plane interface via AXI-Lite

## ğŸ“¢ Availability

This framework is part of an ongoing research project. **The source code and documentation will be publicly released upon paper publication.**

## ğŸ“„ License

TBD (To be updated upon release)

## ğŸ“¬ Contact

For questions or collaboration requests, please contact mostafa.abbasmollaei@polymtl.ca.
