
BNO055_F401cc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004524  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ec  080046c4  080046c4  000146c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049b0  080049b0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080049b0  080049b0  000149b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049b8  080049b8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049b8  080049b8  000149b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049bc  080049bc  000149bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080049c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000080  08004a3c  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08004a3c  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000082c4  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018af  00000000  00000000  00028370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  00029c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e8  00000000  00000000  0002a4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016be3  00000000  00000000  0002acc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab7a  00000000  00000000  000418a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008764a  00000000  00000000  0004c41d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3a67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bb4  00000000  00000000  000d3ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080046ac 	.word	0x080046ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080046ac 	.word	0x080046ac

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_uldivmod>:
 8000a1c:	b953      	cbnz	r3, 8000a34 <__aeabi_uldivmod+0x18>
 8000a1e:	b94a      	cbnz	r2, 8000a34 <__aeabi_uldivmod+0x18>
 8000a20:	2900      	cmp	r1, #0
 8000a22:	bf08      	it	eq
 8000a24:	2800      	cmpeq	r0, #0
 8000a26:	bf1c      	itt	ne
 8000a28:	f04f 31ff 	movne.w	r1, #4294967295
 8000a2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a30:	f000 b974 	b.w	8000d1c <__aeabi_idiv0>
 8000a34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a3c:	f000 f806 	bl	8000a4c <__udivmoddi4>
 8000a40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a48:	b004      	add	sp, #16
 8000a4a:	4770      	bx	lr

08000a4c <__udivmoddi4>:
 8000a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a50:	9d08      	ldr	r5, [sp, #32]
 8000a52:	4604      	mov	r4, r0
 8000a54:	468e      	mov	lr, r1
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d14d      	bne.n	8000af6 <__udivmoddi4+0xaa>
 8000a5a:	428a      	cmp	r2, r1
 8000a5c:	4694      	mov	ip, r2
 8000a5e:	d969      	bls.n	8000b34 <__udivmoddi4+0xe8>
 8000a60:	fab2 f282 	clz	r2, r2
 8000a64:	b152      	cbz	r2, 8000a7c <__udivmoddi4+0x30>
 8000a66:	fa01 f302 	lsl.w	r3, r1, r2
 8000a6a:	f1c2 0120 	rsb	r1, r2, #32
 8000a6e:	fa20 f101 	lsr.w	r1, r0, r1
 8000a72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a76:	ea41 0e03 	orr.w	lr, r1, r3
 8000a7a:	4094      	lsls	r4, r2
 8000a7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a80:	0c21      	lsrs	r1, r4, #16
 8000a82:	fbbe f6f8 	udiv	r6, lr, r8
 8000a86:	fa1f f78c 	uxth.w	r7, ip
 8000a8a:	fb08 e316 	mls	r3, r8, r6, lr
 8000a8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a92:	fb06 f107 	mul.w	r1, r6, r7
 8000a96:	4299      	cmp	r1, r3
 8000a98:	d90a      	bls.n	8000ab0 <__udivmoddi4+0x64>
 8000a9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a9e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000aa2:	f080 811f 	bcs.w	8000ce4 <__udivmoddi4+0x298>
 8000aa6:	4299      	cmp	r1, r3
 8000aa8:	f240 811c 	bls.w	8000ce4 <__udivmoddi4+0x298>
 8000aac:	3e02      	subs	r6, #2
 8000aae:	4463      	add	r3, ip
 8000ab0:	1a5b      	subs	r3, r3, r1
 8000ab2:	b2a4      	uxth	r4, r4
 8000ab4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ab8:	fb08 3310 	mls	r3, r8, r0, r3
 8000abc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ac0:	fb00 f707 	mul.w	r7, r0, r7
 8000ac4:	42a7      	cmp	r7, r4
 8000ac6:	d90a      	bls.n	8000ade <__udivmoddi4+0x92>
 8000ac8:	eb1c 0404 	adds.w	r4, ip, r4
 8000acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ad0:	f080 810a 	bcs.w	8000ce8 <__udivmoddi4+0x29c>
 8000ad4:	42a7      	cmp	r7, r4
 8000ad6:	f240 8107 	bls.w	8000ce8 <__udivmoddi4+0x29c>
 8000ada:	4464      	add	r4, ip
 8000adc:	3802      	subs	r0, #2
 8000ade:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ae2:	1be4      	subs	r4, r4, r7
 8000ae4:	2600      	movs	r6, #0
 8000ae6:	b11d      	cbz	r5, 8000af0 <__udivmoddi4+0xa4>
 8000ae8:	40d4      	lsrs	r4, r2
 8000aea:	2300      	movs	r3, #0
 8000aec:	e9c5 4300 	strd	r4, r3, [r5]
 8000af0:	4631      	mov	r1, r6
 8000af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d909      	bls.n	8000b0e <__udivmoddi4+0xc2>
 8000afa:	2d00      	cmp	r5, #0
 8000afc:	f000 80ef 	beq.w	8000cde <__udivmoddi4+0x292>
 8000b00:	2600      	movs	r6, #0
 8000b02:	e9c5 0100 	strd	r0, r1, [r5]
 8000b06:	4630      	mov	r0, r6
 8000b08:	4631      	mov	r1, r6
 8000b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0e:	fab3 f683 	clz	r6, r3
 8000b12:	2e00      	cmp	r6, #0
 8000b14:	d14a      	bne.n	8000bac <__udivmoddi4+0x160>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	d302      	bcc.n	8000b20 <__udivmoddi4+0xd4>
 8000b1a:	4282      	cmp	r2, r0
 8000b1c:	f200 80f9 	bhi.w	8000d12 <__udivmoddi4+0x2c6>
 8000b20:	1a84      	subs	r4, r0, r2
 8000b22:	eb61 0303 	sbc.w	r3, r1, r3
 8000b26:	2001      	movs	r0, #1
 8000b28:	469e      	mov	lr, r3
 8000b2a:	2d00      	cmp	r5, #0
 8000b2c:	d0e0      	beq.n	8000af0 <__udivmoddi4+0xa4>
 8000b2e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b32:	e7dd      	b.n	8000af0 <__udivmoddi4+0xa4>
 8000b34:	b902      	cbnz	r2, 8000b38 <__udivmoddi4+0xec>
 8000b36:	deff      	udf	#255	; 0xff
 8000b38:	fab2 f282 	clz	r2, r2
 8000b3c:	2a00      	cmp	r2, #0
 8000b3e:	f040 8092 	bne.w	8000c66 <__udivmoddi4+0x21a>
 8000b42:	eba1 010c 	sub.w	r1, r1, ip
 8000b46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b4a:	fa1f fe8c 	uxth.w	lr, ip
 8000b4e:	2601      	movs	r6, #1
 8000b50:	0c20      	lsrs	r0, r4, #16
 8000b52:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b56:	fb07 1113 	mls	r1, r7, r3, r1
 8000b5a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b5e:	fb0e f003 	mul.w	r0, lr, r3
 8000b62:	4288      	cmp	r0, r1
 8000b64:	d908      	bls.n	8000b78 <__udivmoddi4+0x12c>
 8000b66:	eb1c 0101 	adds.w	r1, ip, r1
 8000b6a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b6e:	d202      	bcs.n	8000b76 <__udivmoddi4+0x12a>
 8000b70:	4288      	cmp	r0, r1
 8000b72:	f200 80cb 	bhi.w	8000d0c <__udivmoddi4+0x2c0>
 8000b76:	4643      	mov	r3, r8
 8000b78:	1a09      	subs	r1, r1, r0
 8000b7a:	b2a4      	uxth	r4, r4
 8000b7c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b80:	fb07 1110 	mls	r1, r7, r0, r1
 8000b84:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b88:	fb0e fe00 	mul.w	lr, lr, r0
 8000b8c:	45a6      	cmp	lr, r4
 8000b8e:	d908      	bls.n	8000ba2 <__udivmoddi4+0x156>
 8000b90:	eb1c 0404 	adds.w	r4, ip, r4
 8000b94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b98:	d202      	bcs.n	8000ba0 <__udivmoddi4+0x154>
 8000b9a:	45a6      	cmp	lr, r4
 8000b9c:	f200 80bb 	bhi.w	8000d16 <__udivmoddi4+0x2ca>
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	eba4 040e 	sub.w	r4, r4, lr
 8000ba6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000baa:	e79c      	b.n	8000ae6 <__udivmoddi4+0x9a>
 8000bac:	f1c6 0720 	rsb	r7, r6, #32
 8000bb0:	40b3      	lsls	r3, r6
 8000bb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bba:	fa20 f407 	lsr.w	r4, r0, r7
 8000bbe:	fa01 f306 	lsl.w	r3, r1, r6
 8000bc2:	431c      	orrs	r4, r3
 8000bc4:	40f9      	lsrs	r1, r7
 8000bc6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bca:	fa00 f306 	lsl.w	r3, r0, r6
 8000bce:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bd2:	0c20      	lsrs	r0, r4, #16
 8000bd4:	fa1f fe8c 	uxth.w	lr, ip
 8000bd8:	fb09 1118 	mls	r1, r9, r8, r1
 8000bdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000be0:	fb08 f00e 	mul.w	r0, r8, lr
 8000be4:	4288      	cmp	r0, r1
 8000be6:	fa02 f206 	lsl.w	r2, r2, r6
 8000bea:	d90b      	bls.n	8000c04 <__udivmoddi4+0x1b8>
 8000bec:	eb1c 0101 	adds.w	r1, ip, r1
 8000bf0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bf4:	f080 8088 	bcs.w	8000d08 <__udivmoddi4+0x2bc>
 8000bf8:	4288      	cmp	r0, r1
 8000bfa:	f240 8085 	bls.w	8000d08 <__udivmoddi4+0x2bc>
 8000bfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000c02:	4461      	add	r1, ip
 8000c04:	1a09      	subs	r1, r1, r0
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c0c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c10:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c18:	458e      	cmp	lr, r1
 8000c1a:	d908      	bls.n	8000c2e <__udivmoddi4+0x1e2>
 8000c1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c20:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c24:	d26c      	bcs.n	8000d00 <__udivmoddi4+0x2b4>
 8000c26:	458e      	cmp	lr, r1
 8000c28:	d96a      	bls.n	8000d00 <__udivmoddi4+0x2b4>
 8000c2a:	3802      	subs	r0, #2
 8000c2c:	4461      	add	r1, ip
 8000c2e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c32:	fba0 9402 	umull	r9, r4, r0, r2
 8000c36:	eba1 010e 	sub.w	r1, r1, lr
 8000c3a:	42a1      	cmp	r1, r4
 8000c3c:	46c8      	mov	r8, r9
 8000c3e:	46a6      	mov	lr, r4
 8000c40:	d356      	bcc.n	8000cf0 <__udivmoddi4+0x2a4>
 8000c42:	d053      	beq.n	8000cec <__udivmoddi4+0x2a0>
 8000c44:	b15d      	cbz	r5, 8000c5e <__udivmoddi4+0x212>
 8000c46:	ebb3 0208 	subs.w	r2, r3, r8
 8000c4a:	eb61 010e 	sbc.w	r1, r1, lr
 8000c4e:	fa01 f707 	lsl.w	r7, r1, r7
 8000c52:	fa22 f306 	lsr.w	r3, r2, r6
 8000c56:	40f1      	lsrs	r1, r6
 8000c58:	431f      	orrs	r7, r3
 8000c5a:	e9c5 7100 	strd	r7, r1, [r5]
 8000c5e:	2600      	movs	r6, #0
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	f1c2 0320 	rsb	r3, r2, #32
 8000c6a:	40d8      	lsrs	r0, r3
 8000c6c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c70:	fa21 f303 	lsr.w	r3, r1, r3
 8000c74:	4091      	lsls	r1, r2
 8000c76:	4301      	orrs	r1, r0
 8000c78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7c:	fa1f fe8c 	uxth.w	lr, ip
 8000c80:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c84:	fb07 3610 	mls	r6, r7, r0, r3
 8000c88:	0c0b      	lsrs	r3, r1, #16
 8000c8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c8e:	fb00 f60e 	mul.w	r6, r0, lr
 8000c92:	429e      	cmp	r6, r3
 8000c94:	fa04 f402 	lsl.w	r4, r4, r2
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x260>
 8000c9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ca2:	d22f      	bcs.n	8000d04 <__udivmoddi4+0x2b8>
 8000ca4:	429e      	cmp	r6, r3
 8000ca6:	d92d      	bls.n	8000d04 <__udivmoddi4+0x2b8>
 8000ca8:	3802      	subs	r0, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	b289      	uxth	r1, r1
 8000cb0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cb4:	fb07 3316 	mls	r3, r7, r6, r3
 8000cb8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cbc:	fb06 f30e 	mul.w	r3, r6, lr
 8000cc0:	428b      	cmp	r3, r1
 8000cc2:	d908      	bls.n	8000cd6 <__udivmoddi4+0x28a>
 8000cc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000cc8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ccc:	d216      	bcs.n	8000cfc <__udivmoddi4+0x2b0>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d914      	bls.n	8000cfc <__udivmoddi4+0x2b0>
 8000cd2:	3e02      	subs	r6, #2
 8000cd4:	4461      	add	r1, ip
 8000cd6:	1ac9      	subs	r1, r1, r3
 8000cd8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000cdc:	e738      	b.n	8000b50 <__udivmoddi4+0x104>
 8000cde:	462e      	mov	r6, r5
 8000ce0:	4628      	mov	r0, r5
 8000ce2:	e705      	b.n	8000af0 <__udivmoddi4+0xa4>
 8000ce4:	4606      	mov	r6, r0
 8000ce6:	e6e3      	b.n	8000ab0 <__udivmoddi4+0x64>
 8000ce8:	4618      	mov	r0, r3
 8000cea:	e6f8      	b.n	8000ade <__udivmoddi4+0x92>
 8000cec:	454b      	cmp	r3, r9
 8000cee:	d2a9      	bcs.n	8000c44 <__udivmoddi4+0x1f8>
 8000cf0:	ebb9 0802 	subs.w	r8, r9, r2
 8000cf4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000cf8:	3801      	subs	r0, #1
 8000cfa:	e7a3      	b.n	8000c44 <__udivmoddi4+0x1f8>
 8000cfc:	4646      	mov	r6, r8
 8000cfe:	e7ea      	b.n	8000cd6 <__udivmoddi4+0x28a>
 8000d00:	4620      	mov	r0, r4
 8000d02:	e794      	b.n	8000c2e <__udivmoddi4+0x1e2>
 8000d04:	4640      	mov	r0, r8
 8000d06:	e7d1      	b.n	8000cac <__udivmoddi4+0x260>
 8000d08:	46d0      	mov	r8, sl
 8000d0a:	e77b      	b.n	8000c04 <__udivmoddi4+0x1b8>
 8000d0c:	3b02      	subs	r3, #2
 8000d0e:	4461      	add	r1, ip
 8000d10:	e732      	b.n	8000b78 <__udivmoddi4+0x12c>
 8000d12:	4630      	mov	r0, r6
 8000d14:	e709      	b.n	8000b2a <__udivmoddi4+0xde>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	e742      	b.n	8000ba2 <__udivmoddi4+0x156>

08000d1c <__aeabi_idiv0>:
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	2007      	movs	r0, #7
 8000d30:	f000 faae 	bl	8001290 <bno055_writeData>
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	203d      	movs	r0, #61	; 0x3d
 8000d4c:	f000 faa0 	bl	8001290 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d103      	bne.n	8000d5e <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000d56:	2013      	movs	r0, #19
 8000d58:	f000 fa8e 	bl	8001278 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8000d5c:	e002      	b.n	8000d64 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8000d5e:	2007      	movs	r0, #7
 8000d60:	f000 fa8a 	bl	8001278 <bno055_delay>
}
 8000d64:	bf00      	nop
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff ffe3 	bl	8000d3c <bno055_setOperationMode>
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8000d7e:	200c      	movs	r0, #12
 8000d80:	f7ff ffdc 	bl	8000d3c <bno055_setOperationMode>
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8000d8c:	2120      	movs	r1, #32
 8000d8e:	203f      	movs	r0, #63	; 0x3f
 8000d90:	f000 fa7e 	bl	8001290 <bno055_writeData>
  bno055_delay(700);
 8000d94:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000d98:	f000 fa6e 	bl	8001278 <bno055_delay>
}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
  bno055_reset();
 8000da6:	f7ff ffef 	bl	8000d88 <bno055_reset>

  uint8_t id = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	2201      	movs	r2, #1
 8000db2:	4619      	mov	r1, r3
 8000db4:	2000      	movs	r0, #0
 8000db6:	f000 fb57 	bl	8001468 <bno055_readData>
  if (id != BNO055_ID) {
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2ba0      	cmp	r3, #160	; 0xa0
 8000dbe:	d004      	beq.n	8000dca <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4809      	ldr	r0, [pc, #36]	; (8000dec <bno055_setup+0x4c>)
 8000dc6:	f002 fc6d 	bl	80036a4 <iprintf>
  }
  bno055_setPage(0);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff ffa8 	bl	8000d20 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	203f      	movs	r0, #63	; 0x3f
 8000dd4:	f000 fa5c 	bl	8001290 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 8000dd8:	f7ff ffc8 	bl	8000d6c <bno055_setOperationModeConfig>
  bno055_delay(10);
 8000ddc:	200a      	movs	r0, #10
 8000dde:	f000 fa4b 	bl	8001278 <bno055_delay>
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	080046c4 	.word	0x080046c4

08000df0 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8000df0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000df4:	b09e      	sub	sp, #120	; 0x78
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	4603      	mov	r3, r0
 8000dfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f7ff ff8e 	bl	8000d20 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8000e04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e08:	2b20      	cmp	r3, #32
 8000e0a:	d108      	bne.n	8000e1e <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8000e0c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000e10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e14:	2208      	movs	r2, #8
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 fb26 	bl	8001468 <bno055_readData>
 8000e1c:	e007      	b.n	8000e2e <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8000e1e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000e22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e26:	2206      	movs	r2, #6
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 fb1d 	bl	8001468 <bno055_readData>

  double scale = 1;
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	4b8b      	ldr	r3, [pc, #556]	; (8001060 <bno055_getVector+0x270>)
 8000e34:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8000e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e3c:	2b0e      	cmp	r3, #14
 8000e3e:	d109      	bne.n	8000e54 <bno055_getVector+0x64>
    scale = magScale;
 8000e40:	4b88      	ldr	r3, [pc, #544]	; (8001064 <bno055_getVector+0x274>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fb5d 	bl	8000504 <__aeabi_ui2d>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000e52:	e03e      	b.n	8000ed2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8000e54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e58:	2b08      	cmp	r3, #8
 8000e5a:	d007      	beq.n	8000e6c <bno055_getVector+0x7c>
 8000e5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e60:	2b28      	cmp	r3, #40	; 0x28
 8000e62:	d003      	beq.n	8000e6c <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8000e64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e68:	2b2e      	cmp	r3, #46	; 0x2e
 8000e6a:	d109      	bne.n	8000e80 <bno055_getVector+0x90>
    scale = accelScale;
 8000e6c:	4b7e      	ldr	r3, [pc, #504]	; (8001068 <bno055_getVector+0x278>)
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff fb47 	bl	8000504 <__aeabi_ui2d>
 8000e76:	4602      	mov	r2, r0
 8000e78:	460b      	mov	r3, r1
 8000e7a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000e7e:	e028      	b.n	8000ed2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8000e80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e84:	2b14      	cmp	r3, #20
 8000e86:	d109      	bne.n	8000e9c <bno055_getVector+0xac>
    scale = angularRateScale;
 8000e88:	4b78      	ldr	r3, [pc, #480]	; (800106c <bno055_getVector+0x27c>)
 8000e8a:	881b      	ldrh	r3, [r3, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff fb39 	bl	8000504 <__aeabi_ui2d>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000e9a:	e01a      	b.n	8000ed2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 8000e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ea0:	2b1a      	cmp	r3, #26
 8000ea2:	d109      	bne.n	8000eb8 <bno055_getVector+0xc8>
    scale = eulerScale;
 8000ea4:	4b72      	ldr	r3, [pc, #456]	; (8001070 <bno055_getVector+0x280>)
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fb2b 	bl	8000504 <__aeabi_ui2d>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000eb6:	e00c      	b.n	8000ed2 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8000eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ebc:	2b20      	cmp	r3, #32
 8000ebe:	d108      	bne.n	8000ed2 <bno055_getVector+0xe2>
    scale = quaScale;
 8000ec0:	4b6c      	ldr	r3, [pc, #432]	; (8001074 <bno055_getVector+0x284>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff fb1d 	bl	8000504 <__aeabi_ui2d>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8000ed2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ed6:	2220      	movs	r2, #32
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f002 fbda 	bl	8003694 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8000ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ee4:	2b20      	cmp	r3, #32
 8000ee6:	d150      	bne.n	8000f8a <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8000ee8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	b21a      	sxth	r2, r3
 8000ef0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000ef4:	b21b      	sxth	r3, r3
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	b21b      	sxth	r3, r3
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fb12 	bl	8000524 <__aeabi_i2d>
 8000f00:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000f04:	f7ff fca2 	bl	800084c <__aeabi_ddiv>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8000f10:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000f14:	021b      	lsls	r3, r3, #8
 8000f16:	b21a      	sxth	r2, r3
 8000f18:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8000f1c:	b21b      	sxth	r3, r3
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	b21b      	sxth	r3, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff fafe 	bl	8000524 <__aeabi_i2d>
 8000f28:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000f2c:	f7ff fc8e 	bl	800084c <__aeabi_ddiv>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8000f38:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000f3c:	021b      	lsls	r3, r3, #8
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff faea 	bl	8000524 <__aeabi_i2d>
 8000f50:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000f54:	f7ff fc7a 	bl	800084c <__aeabi_ddiv>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8000f60:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000f64:	021b      	lsls	r3, r3, #8
 8000f66:	b21a      	sxth	r2, r3
 8000f68:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000f6c:	b21b      	sxth	r3, r3
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	b21b      	sxth	r3, r3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fad6 	bl	8000524 <__aeabi_i2d>
 8000f78:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000f7c:	f7ff fc66 	bl	800084c <__aeabi_ddiv>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8000f88:	e03b      	b.n	8001002 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8000f8a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8000f8e:	021b      	lsls	r3, r3, #8
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000f96:	b21b      	sxth	r3, r3
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	b21b      	sxth	r3, r3
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fac1 	bl	8000524 <__aeabi_i2d>
 8000fa2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000fa6:	f7ff fc51 	bl	800084c <__aeabi_ddiv>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8000fb2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff faad 	bl	8000524 <__aeabi_i2d>
 8000fca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000fce:	f7ff fc3d 	bl	800084c <__aeabi_ddiv>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8000fda:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	b21a      	sxth	r2, r3
 8000fe2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000fe6:	b21b      	sxth	r3, r3
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fa99 	bl	8000524 <__aeabi_i2d>
 8000ff2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000ff6:	f7ff fc29 	bl	800084c <__aeabi_ddiv>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 8001002:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001006:	f107 0528 	add.w	r5, r7, #40	; 0x28
 800100a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800100c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800100e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001012:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001016:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800101a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800101e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001022:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001026:	ec49 8b14 	vmov	d4, r8, r9
 800102a:	ec45 4b15 	vmov	d5, r4, r5
 800102e:	ec41 0b16 	vmov	d6, r0, r1
 8001032:	ec43 2b17 	vmov	d7, r2, r3
}
 8001036:	eeb0 0a44 	vmov.f32	s0, s8
 800103a:	eef0 0a64 	vmov.f32	s1, s9
 800103e:	eeb0 1a45 	vmov.f32	s2, s10
 8001042:	eef0 1a65 	vmov.f32	s3, s11
 8001046:	eeb0 2a46 	vmov.f32	s4, s12
 800104a:	eef0 2a66 	vmov.f32	s5, s13
 800104e:	eeb0 3a47 	vmov.f32	s6, s14
 8001052:	eef0 3a67 	vmov.f32	s7, s15
 8001056:	3778      	adds	r7, #120	; 0x78
 8001058:	46bd      	mov	sp, r7
 800105a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800105e:	bf00      	nop
 8001060:	3ff00000 	.word	0x3ff00000
 8001064:	20000006 	.word	0x20000006
 8001068:	20000000 	.word	0x20000000
 800106c:	20000002 	.word	0x20000002
 8001070:	20000004 	.word	0x20000004
 8001074:	20000008 	.word	0x20000008

08001078 <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 8001078:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800107c:	b090      	sub	sp, #64	; 0x40
 800107e:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 8001080:	201a      	movs	r0, #26
 8001082:	f7ff feb5 	bl	8000df0 <bno055_getVector>
 8001086:	eeb0 4a40 	vmov.f32	s8, s0
 800108a:	eef0 4a60 	vmov.f32	s9, s1
 800108e:	eeb0 5a41 	vmov.f32	s10, s2
 8001092:	eef0 5a61 	vmov.f32	s11, s3
 8001096:	eeb0 6a42 	vmov.f32	s12, s4
 800109a:	eef0 6a62 	vmov.f32	s13, s5
 800109e:	eeb0 7a43 	vmov.f32	s14, s6
 80010a2:	eef0 7a63 	vmov.f32	s15, s7
 80010a6:	ed87 4b08 	vstr	d4, [r7, #32]
 80010aa:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 80010ae:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 80010b2:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 80010b6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80010ba:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80010be:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80010c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80010c6:	ec49 8b14 	vmov	d4, r8, r9
 80010ca:	ec45 4b15 	vmov	d5, r4, r5
 80010ce:	ec41 0b16 	vmov	d6, r0, r1
 80010d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80010d6:	eeb0 0a44 	vmov.f32	s0, s8
 80010da:	eef0 0a64 	vmov.f32	s1, s9
 80010de:	eeb0 1a45 	vmov.f32	s2, s10
 80010e2:	eef0 1a65 	vmov.f32	s3, s11
 80010e6:	eeb0 2a46 	vmov.f32	s4, s12
 80010ea:	eef0 2a66 	vmov.f32	s5, s13
 80010ee:	eeb0 3a47 	vmov.f32	s6, s14
 80010f2:	eef0 3a67 	vmov.f32	s7, s15
 80010f6:	3740      	adds	r7, #64	; 0x40
 80010f8:	46bd      	mov	sp, r7
 80010fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001100 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	4b17      	ldr	r3, [pc, #92]	; (8001168 <MX_GPIO_Init+0x68>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a16      	ldr	r2, [pc, #88]	; (8001168 <MX_GPIO_Init+0x68>)
 8001110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
 8001116:	4b14      	ldr	r3, [pc, #80]	; (8001168 <MX_GPIO_Init+0x68>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	4b10      	ldr	r3, [pc, #64]	; (8001168 <MX_GPIO_Init+0x68>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	4a0f      	ldr	r2, [pc, #60]	; (8001168 <MX_GPIO_Init+0x68>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6313      	str	r3, [r2, #48]	; 0x30
 8001132:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <MX_GPIO_Init+0x68>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_GPIO_Init+0x68>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4a08      	ldr	r2, [pc, #32]	; (8001168 <MX_GPIO_Init+0x68>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <MX_GPIO_Init+0x68>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]

}
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800

0800116c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <MX_I2C1_Init+0x50>)
 8001172:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <MX_I2C1_Init+0x54>)
 8001174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001176:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_I2C1_Init+0x50>)
 8001178:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <MX_I2C1_Init+0x58>)
 800117a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <MX_I2C1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <MX_I2C1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <MX_I2C1_Init+0x50>)
 800118a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800118e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <MX_I2C1_Init+0x50>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_I2C1_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <MX_I2C1_Init+0x50>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <MX_I2C1_Init+0x50>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <MX_I2C1_Init+0x50>)
 80011aa:	f000 fe55 	bl	8001e58 <HAL_I2C_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011b4:	f000 fa18 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	2000009c 	.word	0x2000009c
 80011c0:	40005400 	.word	0x40005400
 80011c4:	00061a80 	.word	0x00061a80

080011c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	; 0x28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a19      	ldr	r2, [pc, #100]	; (800124c <HAL_I2C_MspInit+0x84>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d12b      	bne.n	8001242 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	4b18      	ldr	r3, [pc, #96]	; (8001250 <HAL_I2C_MspInit+0x88>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a17      	ldr	r2, [pc, #92]	; (8001250 <HAL_I2C_MspInit+0x88>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <HAL_I2C_MspInit+0x88>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001206:	23c0      	movs	r3, #192	; 0xc0
 8001208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120a:	2312      	movs	r3, #18
 800120c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001212:	2303      	movs	r3, #3
 8001214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001216:	2304      	movs	r3, #4
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	480c      	ldr	r0, [pc, #48]	; (8001254 <HAL_I2C_MspInit+0x8c>)
 8001222:	f000 fc95 	bl	8001b50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <HAL_I2C_MspInit+0x88>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	4a08      	ldr	r2, [pc, #32]	; (8001250 <HAL_I2C_MspInit+0x88>)
 8001230:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001234:	6413      	str	r3, [r2, #64]	; 0x40
 8001236:	4b06      	ldr	r3, [pc, #24]	; (8001250 <HAL_I2C_MspInit+0x88>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001242:	bf00      	nop
 8001244:	3728      	adds	r7, #40	; 0x28
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40005400 	.word	0x40005400
 8001250:	40023800 	.word	0x40023800
 8001254:	40020400 	.word	0x40020400

08001258 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8001260:	4a04      	ldr	r2, [pc, #16]	; (8001274 <bno055_assignI2C+0x1c>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6013      	str	r3, [r2, #0]
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	200000f0 	.word	0x200000f0

08001278 <bno055_delay>:

void bno055_delay(int time) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4618      	mov	r0, r3
 8001284:	f000 fb5a 	bl	800193c <HAL_Delay>
#endif
}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af02      	add	r7, sp, #8
 8001296:	4603      	mov	r3, r0
 8001298:	460a      	mov	r2, r1
 800129a:	71fb      	strb	r3, [r7, #7]
 800129c:	4613      	mov	r3, r2
 800129e:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	733b      	strb	r3, [r7, #12]
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 80012a8:	4b5a      	ldr	r3, [pc, #360]	; (8001414 <bno055_writeData+0x184>)
 80012aa:	6818      	ldr	r0, [r3, #0]
 80012ac:	f107 020c 	add.w	r2, r7, #12
 80012b0:	230a      	movs	r3, #10
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	2302      	movs	r3, #2
 80012b6:	2150      	movs	r1, #80	; 0x50
 80012b8:	f000 ff12 	bl	80020e0 <HAL_I2C_Master_Transmit>
 80012bc:	4603      	mov	r3, r0
 80012be:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f000 80a0 	beq.w	8001408 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d103      	bne.n	80012d6 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 80012ce:	4852      	ldr	r0, [pc, #328]	; (8001418 <bno055_writeData+0x188>)
 80012d0:	f002 fa6e 	bl	80037b0 <puts>
 80012d4:	e012      	b.n	80012fc <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
 80012d8:	2b03      	cmp	r3, #3
 80012da:	d103      	bne.n	80012e4 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 80012dc:	484f      	ldr	r0, [pc, #316]	; (800141c <bno055_writeData+0x18c>)
 80012de:	f002 fa67 	bl	80037b0 <puts>
 80012e2:	e00b      	b.n	80012fc <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d103      	bne.n	80012f2 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 80012ea:	484d      	ldr	r0, [pc, #308]	; (8001420 <bno055_writeData+0x190>)
 80012ec:	f002 fa60 	bl	80037b0 <puts>
 80012f0:	e004      	b.n	80012fc <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 80012f2:	7dfb      	ldrb	r3, [r7, #23]
 80012f4:	4619      	mov	r1, r3
 80012f6:	484b      	ldr	r0, [pc, #300]	; (8001424 <bno055_writeData+0x194>)
 80012f8:	f002 f9d4 	bl	80036a4 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 80012fc:	4b45      	ldr	r3, [pc, #276]	; (8001414 <bno055_writeData+0x184>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f001 fa1f 	bl	8002744 <HAL_I2C_GetError>
 8001306:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d07e      	beq.n	800140c <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d103      	bne.n	800131c <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8001314:	4844      	ldr	r0, [pc, #272]	; (8001428 <bno055_writeData+0x198>)
 8001316:	f002 fa4b 	bl	80037b0 <puts>
 800131a:	e021      	b.n	8001360 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	2b02      	cmp	r3, #2
 8001320:	d103      	bne.n	800132a <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8001322:	4842      	ldr	r0, [pc, #264]	; (800142c <bno055_writeData+0x19c>)
 8001324:	f002 fa44 	bl	80037b0 <puts>
 8001328:	e01a      	b.n	8001360 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	2b04      	cmp	r3, #4
 800132e:	d103      	bne.n	8001338 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8001330:	483f      	ldr	r0, [pc, #252]	; (8001430 <bno055_writeData+0x1a0>)
 8001332:	f002 fa3d 	bl	80037b0 <puts>
 8001336:	e013      	b.n	8001360 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	2b08      	cmp	r3, #8
 800133c:	d103      	bne.n	8001346 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 800133e:	483d      	ldr	r0, [pc, #244]	; (8001434 <bno055_writeData+0x1a4>)
 8001340:	f002 fa36 	bl	80037b0 <puts>
 8001344:	e00c      	b.n	8001360 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	2b10      	cmp	r3, #16
 800134a:	d103      	bne.n	8001354 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 800134c:	483a      	ldr	r0, [pc, #232]	; (8001438 <bno055_writeData+0x1a8>)
 800134e:	f002 fa2f 	bl	80037b0 <puts>
 8001352:	e005      	b.n	8001360 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	2b20      	cmp	r3, #32
 8001358:	d102      	bne.n	8001360 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 800135a:	4838      	ldr	r0, [pc, #224]	; (800143c <bno055_writeData+0x1ac>)
 800135c:	f002 fa28 	bl	80037b0 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8001360:	4b2c      	ldr	r3, [pc, #176]	; (8001414 <bno055_writeData+0x184>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f001 f9df 	bl	8002728 <HAL_I2C_GetState>
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d103      	bne.n	800137c <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8001374:	4832      	ldr	r0, [pc, #200]	; (8001440 <bno055_writeData+0x1b0>)
 8001376:	f002 fa1b 	bl	80037b0 <puts>
 800137a:	e048      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2b20      	cmp	r3, #32
 8001380:	d103      	bne.n	800138a <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8001382:	482f      	ldr	r0, [pc, #188]	; (8001440 <bno055_writeData+0x1b0>)
 8001384:	f002 fa14 	bl	80037b0 <puts>
 8001388:	e041      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2b24      	cmp	r3, #36	; 0x24
 800138e:	d103      	bne.n	8001398 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8001390:	482c      	ldr	r0, [pc, #176]	; (8001444 <bno055_writeData+0x1b4>)
 8001392:	f002 fa0d 	bl	80037b0 <puts>
 8001396:	e03a      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	2b21      	cmp	r3, #33	; 0x21
 800139c:	d103      	bne.n	80013a6 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 800139e:	482a      	ldr	r0, [pc, #168]	; (8001448 <bno055_writeData+0x1b8>)
 80013a0:	f002 fa06 	bl	80037b0 <puts>
 80013a4:	e033      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	2b22      	cmp	r3, #34	; 0x22
 80013aa:	d103      	bne.n	80013b4 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 80013ac:	4827      	ldr	r0, [pc, #156]	; (800144c <bno055_writeData+0x1bc>)
 80013ae:	f002 f9ff 	bl	80037b0 <puts>
 80013b2:	e02c      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	2b28      	cmp	r3, #40	; 0x28
 80013b8:	d103      	bne.n	80013c2 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 80013ba:	4825      	ldr	r0, [pc, #148]	; (8001450 <bno055_writeData+0x1c0>)
 80013bc:	f002 f9f8 	bl	80037b0 <puts>
 80013c0:	e025      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	2b29      	cmp	r3, #41	; 0x29
 80013c6:	d103      	bne.n	80013d0 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 80013c8:	4822      	ldr	r0, [pc, #136]	; (8001454 <bno055_writeData+0x1c4>)
 80013ca:	f002 f9f1 	bl	80037b0 <puts>
 80013ce:	e01e      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	2b2a      	cmp	r3, #42	; 0x2a
 80013d4:	d103      	bne.n	80013de <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 80013d6:	4820      	ldr	r0, [pc, #128]	; (8001458 <bno055_writeData+0x1c8>)
 80013d8:	f002 f9ea 	bl	80037b0 <puts>
 80013dc:	e017      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	2b60      	cmp	r3, #96	; 0x60
 80013e2:	d103      	bne.n	80013ec <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 80013e4:	481d      	ldr	r0, [pc, #116]	; (800145c <bno055_writeData+0x1cc>)
 80013e6:	f002 f9e3 	bl	80037b0 <puts>
 80013ea:	e010      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	2ba0      	cmp	r3, #160	; 0xa0
 80013f0:	d103      	bne.n	80013fa <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 80013f2:	481b      	ldr	r0, [pc, #108]	; (8001460 <bno055_writeData+0x1d0>)
 80013f4:	f002 f9dc 	bl	80037b0 <puts>
 80013f8:	e009      	b.n	800140e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	2be0      	cmp	r3, #224	; 0xe0
 80013fe:	d106      	bne.n	800140e <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8001400:	4818      	ldr	r0, [pc, #96]	; (8001464 <bno055_writeData+0x1d4>)
 8001402:	f002 f9d5 	bl	80037b0 <puts>
 8001406:	e002      	b.n	800140e <bno055_writeData+0x17e>
    return;
 8001408:	bf00      	nop
 800140a:	e000      	b.n	800140e <bno055_writeData+0x17e>
    return;
 800140c:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 800140e:	3718      	adds	r7, #24
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200000f0 	.word	0x200000f0
 8001418:	08004700 	.word	0x08004700
 800141c:	08004724 	.word	0x08004724
 8001420:	0800474c 	.word	0x0800474c
 8001424:	08004770 	.word	0x08004770
 8001428:	08004788 	.word	0x08004788
 800142c:	0800479c 	.word	0x0800479c
 8001430:	080047b0 	.word	0x080047b0
 8001434:	080047c4 	.word	0x080047c4
 8001438:	080047d8 	.word	0x080047d8
 800143c:	080047ec 	.word	0x080047ec
 8001440:	08004804 	.word	0x08004804
 8001444:	0800481c 	.word	0x0800481c
 8001448:	08004830 	.word	0x08004830
 800144c:	08004848 	.word	0x08004848
 8001450:	08004860 	.word	0x08004860
 8001454:	08004878 	.word	0x08004878
 8001458:	08004898 	.word	0x08004898
 800145c:	080048b8 	.word	0x080048b8
 8001460:	080048d0 	.word	0x080048d0
 8001464:	080048e8 	.word	0x080048e8

08001468 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af02      	add	r7, sp, #8
 800146e:	4603      	mov	r3, r0
 8001470:	6039      	str	r1, [r7, #0]
 8001472:	71fb      	strb	r3, [r7, #7]
 8001474:	4613      	mov	r3, r2
 8001476:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8001478:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <bno055_readData+0x40>)
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	1dfa      	adds	r2, r7, #7
 800147e:	2364      	movs	r3, #100	; 0x64
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2301      	movs	r3, #1
 8001484:	2150      	movs	r1, #80	; 0x50
 8001486:	f000 fe2b 	bl	80020e0 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 800148a:	4b07      	ldr	r3, [pc, #28]	; (80014a8 <bno055_readData+0x40>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	b29b      	uxth	r3, r3
 8001492:	2264      	movs	r2, #100	; 0x64
 8001494:	9200      	str	r2, [sp, #0]
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	2150      	movs	r1, #80	; 0x50
 800149a:	f000 ff1f 	bl	80022dc <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	200000f0 	.word	0x200000f0

080014ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b0:	f000 f9d2 	bl	8001858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b4:	f000 f82e 	bl	8001514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b8:	f7ff fe22 	bl	8001100 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014bc:	f7ff fe56 	bl	800116c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  bno055_assignI2C(&hi2c1);
 80014c0:	4812      	ldr	r0, [pc, #72]	; (800150c <main+0x60>)
 80014c2:	f7ff fec9 	bl	8001258 <bno055_assignI2C>
  bno055_setup();
 80014c6:	f7ff fc6b 	bl	8000da0 <bno055_setup>
  bno055_setOperationModeNDOF();
 80014ca:	f7ff fc56 	bl	8000d7a <bno055_setOperationModeNDOF>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  v = bno055_getVectorEuler();
 80014ce:	f7ff fdd3 	bl	8001078 <bno055_getVectorEuler>
 80014d2:	eeb0 4a40 	vmov.f32	s8, s0
 80014d6:	eef0 4a60 	vmov.f32	s9, s1
 80014da:	eeb0 5a41 	vmov.f32	s10, s2
 80014de:	eef0 5a61 	vmov.f32	s11, s3
 80014e2:	eeb0 6a42 	vmov.f32	s12, s4
 80014e6:	eef0 6a62 	vmov.f32	s13, s5
 80014ea:	eeb0 7a43 	vmov.f32	s14, s6
 80014ee:	eef0 7a63 	vmov.f32	s15, s7
 80014f2:	4b07      	ldr	r3, [pc, #28]	; (8001510 <main+0x64>)
 80014f4:	ed83 4b00 	vstr	d4, [r3]
 80014f8:	ed83 5b02 	vstr	d5, [r3, #8]
 80014fc:	ed83 6b04 	vstr	d6, [r3, #16]
 8001500:	ed83 7b06 	vstr	d7, [r3, #24]
	  HAL_Delay(10);
 8001504:	200a      	movs	r0, #10
 8001506:	f000 fa19 	bl	800193c <HAL_Delay>
	  v = bno055_getVectorEuler();
 800150a:	e7e0      	b.n	80014ce <main+0x22>
 800150c:	2000009c 	.word	0x2000009c
 8001510:	200000f8 	.word	0x200000f8

08001514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b094      	sub	sp, #80	; 0x50
 8001518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151a:	f107 0320 	add.w	r3, r7, #32
 800151e:	2230      	movs	r2, #48	; 0x30
 8001520:	2100      	movs	r1, #0
 8001522:	4618      	mov	r0, r3
 8001524:	f002 f8b6 	bl	8003694 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001538:	2300      	movs	r3, #0
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <SystemClock_Config+0xcc>)
 800153e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001540:	4a27      	ldr	r2, [pc, #156]	; (80015e0 <SystemClock_Config+0xcc>)
 8001542:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001546:	6413      	str	r3, [r2, #64]	; 0x40
 8001548:	4b25      	ldr	r3, [pc, #148]	; (80015e0 <SystemClock_Config+0xcc>)
 800154a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001554:	2300      	movs	r3, #0
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	4b22      	ldr	r3, [pc, #136]	; (80015e4 <SystemClock_Config+0xd0>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001560:	4a20      	ldr	r2, [pc, #128]	; (80015e4 <SystemClock_Config+0xd0>)
 8001562:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <SystemClock_Config+0xd0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001574:	2301      	movs	r3, #1
 8001576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800157e:	2302      	movs	r3, #2
 8001580:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001582:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001586:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001588:	2319      	movs	r3, #25
 800158a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800158c:	23a8      	movs	r3, #168	; 0xa8
 800158e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001590:	2302      	movs	r3, #2
 8001592:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001594:	2304      	movs	r3, #4
 8001596:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001598:	f107 0320 	add.w	r3, r7, #32
 800159c:	4618      	mov	r0, r3
 800159e:	f001 fc0b 	bl	8002db8 <HAL_RCC_OscConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015a8:	f000 f81e 	bl	80015e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ac:	230f      	movs	r3, #15
 80015ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b0:	2302      	movs	r3, #2
 80015b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015c2:	f107 030c 	add.w	r3, r7, #12
 80015c6:	2102      	movs	r1, #2
 80015c8:	4618      	mov	r0, r3
 80015ca:	f001 fe6d 	bl	80032a8 <HAL_RCC_ClockConfig>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80015d4:	f000 f808 	bl	80015e8 <Error_Handler>
  }
}
 80015d8:	bf00      	nop
 80015da:	3750      	adds	r7, #80	; 0x50
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40007000 	.word	0x40007000

080015e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ec:	b672      	cpsid	i
}
 80015ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <Error_Handler+0x8>
	...

080015f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b10      	ldr	r3, [pc, #64]	; (8001640 <HAL_MspInit+0x4c>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	4a0f      	ldr	r2, [pc, #60]	; (8001640 <HAL_MspInit+0x4c>)
 8001604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001608:	6453      	str	r3, [r2, #68]	; 0x44
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_MspInit+0x4c>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	603b      	str	r3, [r7, #0]
 800161a:	4b09      	ldr	r3, [pc, #36]	; (8001640 <HAL_MspInit+0x4c>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a08      	ldr	r2, [pc, #32]	; (8001640 <HAL_MspInit+0x4c>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_MspInit+0x4c>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800

08001644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001648:	e7fe      	b.n	8001648 <NMI_Handler+0x4>

0800164a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800164e:	e7fe      	b.n	800164e <HardFault_Handler+0x4>

08001650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001654:	e7fe      	b.n	8001654 <MemManage_Handler+0x4>

08001656 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001656:	b480      	push	{r7}
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800165a:	e7fe      	b.n	800165a <BusFault_Handler+0x4>

0800165c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001660:	e7fe      	b.n	8001660 <UsageFault_Handler+0x4>

08001662 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800167e:	b480      	push	{r7}
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001690:	f000 f934 	bl	80018fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}

08001698 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	e00a      	b.n	80016c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016aa:	f3af 8000 	nop.w
 80016ae:	4601      	mov	r1, r0
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	60ba      	str	r2, [r7, #8]
 80016b6:	b2ca      	uxtb	r2, r1
 80016b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	dbf0      	blt.n	80016aa <_read+0x12>
	}

return len;
 80016c8:	687b      	ldr	r3, [r7, #4]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	60f8      	str	r0, [r7, #12]
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	e009      	b.n	80016f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	60ba      	str	r2, [r7, #8]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3301      	adds	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	dbf1      	blt.n	80016e4 <_write+0x12>
	}
	return len;
 8001700:	687b      	ldr	r3, [r7, #4]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <_close>:

int _close(int file)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
	return -1;
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001716:	4618      	mov	r0, r3
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001732:	605a      	str	r2, [r3, #4]
	return 0;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <_isatty>:

int _isatty(int file)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
	return 1;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
	return 0;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
	...

08001774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800177c:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <_sbrk+0x5c>)
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <_sbrk+0x60>)
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001788:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <_sbrk+0x64>)
 8001792:	4a12      	ldr	r2, [pc, #72]	; (80017dc <_sbrk+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <_sbrk+0x64>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d207      	bcs.n	80017b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a4:	f001 ff4c 	bl	8003640 <__errno>
 80017a8:	4603      	mov	r3, r0
 80017aa:	220c      	movs	r2, #12
 80017ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
 80017b2:	e009      	b.n	80017c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ba:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <_sbrk+0x64>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	4a05      	ldr	r2, [pc, #20]	; (80017d8 <_sbrk+0x64>)
 80017c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20010000 	.word	0x20010000
 80017d4:	00000400 	.word	0x00000400
 80017d8:	20000118 	.word	0x20000118
 80017dc:	20000130 	.word	0x20000130

080017e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <SystemInit+0x20>)
 80017e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017ea:	4a05      	ldr	r2, [pc, #20]	; (8001800 <SystemInit+0x20>)
 80017ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800183c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001808:	480d      	ldr	r0, [pc, #52]	; (8001840 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800180a:	490e      	ldr	r1, [pc, #56]	; (8001844 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800180c:	4a0e      	ldr	r2, [pc, #56]	; (8001848 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0b      	ldr	r2, [pc, #44]	; (800184c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001820:	4c0b      	ldr	r4, [pc, #44]	; (8001850 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800182e:	f7ff ffd7 	bl	80017e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001832:	f001 ff0b 	bl	800364c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001836:	f7ff fe39 	bl	80014ac <main>
  bx  lr    
 800183a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800183c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001844:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001848:	080049c0 	.word	0x080049c0
  ldr r2, =_sbss
 800184c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001850:	20000130 	.word	0x20000130

08001854 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001854:	e7fe      	b.n	8001854 <ADC_IRQHandler>
	...

08001858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800185c:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <HAL_Init+0x40>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0d      	ldr	r2, [pc, #52]	; (8001898 <HAL_Init+0x40>)
 8001862:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001868:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <HAL_Init+0x40>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a0a      	ldr	r2, [pc, #40]	; (8001898 <HAL_Init+0x40>)
 800186e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <HAL_Init+0x40>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a07      	ldr	r2, [pc, #28]	; (8001898 <HAL_Init+0x40>)
 800187a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001880:	2003      	movs	r0, #3
 8001882:	f000 f931 	bl	8001ae8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001886:	200f      	movs	r0, #15
 8001888:	f000 f808 	bl	800189c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800188c:	f7ff feb2 	bl	80015f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40023c00 	.word	0x40023c00

0800189c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_InitTick+0x54>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <HAL_InitTick+0x58>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4619      	mov	r1, r3
 80018ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 f93b 	bl	8001b36 <HAL_SYSTICK_Config>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00e      	b.n	80018e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d80a      	bhi.n	80018e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018d0:	2200      	movs	r2, #0
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f000 f911 	bl	8001afe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018dc:	4a06      	ldr	r2, [pc, #24]	; (80018f8 <HAL_InitTick+0x5c>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e000      	b.n	80018e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	2000000c 	.word	0x2000000c
 80018f4:	20000014 	.word	0x20000014
 80018f8:	20000010 	.word	0x20000010

080018fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_IncTick+0x20>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <HAL_IncTick+0x24>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4413      	add	r3, r2
 800190c:	4a04      	ldr	r2, [pc, #16]	; (8001920 <HAL_IncTick+0x24>)
 800190e:	6013      	str	r3, [r2, #0]
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000014 	.word	0x20000014
 8001920:	2000011c 	.word	0x2000011c

08001924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return uwTick;
 8001928:	4b03      	ldr	r3, [pc, #12]	; (8001938 <HAL_GetTick+0x14>)
 800192a:	681b      	ldr	r3, [r3, #0]
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	2000011c 	.word	0x2000011c

0800193c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001944:	f7ff ffee 	bl	8001924 <HAL_GetTick>
 8001948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001954:	d005      	beq.n	8001962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <HAL_Delay+0x44>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4413      	add	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001962:	bf00      	nop
 8001964:	f7ff ffde 	bl	8001924 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	429a      	cmp	r2, r3
 8001972:	d8f7      	bhi.n	8001964 <HAL_Delay+0x28>
  {
  }
}
 8001974:	bf00      	nop
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000014 	.word	0x20000014

08001984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001994:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019a0:	4013      	ands	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019b6:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	60d3      	str	r3, [r2, #12]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <__NVIC_GetPriorityGrouping+0x18>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	0a1b      	lsrs	r3, r3, #8
 80019d6:	f003 0307 	and.w	r3, r3, #7
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	6039      	str	r1, [r7, #0]
 80019f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	db0a      	blt.n	8001a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	490c      	ldr	r1, [pc, #48]	; (8001a34 <__NVIC_SetPriority+0x4c>)
 8001a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a06:	0112      	lsls	r2, r2, #4
 8001a08:	b2d2      	uxtb	r2, r2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a10:	e00a      	b.n	8001a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	4908      	ldr	r1, [pc, #32]	; (8001a38 <__NVIC_SetPriority+0x50>)
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	f003 030f 	and.w	r3, r3, #15
 8001a1e:	3b04      	subs	r3, #4
 8001a20:	0112      	lsls	r2, r2, #4
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	440b      	add	r3, r1
 8001a26:	761a      	strb	r2, [r3, #24]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	e000e100 	.word	0xe000e100
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b089      	sub	sp, #36	; 0x24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	f1c3 0307 	rsb	r3, r3, #7
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	bf28      	it	cs
 8001a5a:	2304      	movcs	r3, #4
 8001a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	3304      	adds	r3, #4
 8001a62:	2b06      	cmp	r3, #6
 8001a64:	d902      	bls.n	8001a6c <NVIC_EncodePriority+0x30>
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	3b03      	subs	r3, #3
 8001a6a:	e000      	b.n	8001a6e <NVIC_EncodePriority+0x32>
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a70:	f04f 32ff 	mov.w	r2, #4294967295
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	401a      	ands	r2, r3
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a84:	f04f 31ff 	mov.w	r1, #4294967295
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8e:	43d9      	mvns	r1, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a94:	4313      	orrs	r3, r2
         );
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3724      	adds	r7, #36	; 0x24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
	...

08001aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ab4:	d301      	bcc.n	8001aba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e00f      	b.n	8001ada <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aba:	4a0a      	ldr	r2, [pc, #40]	; (8001ae4 <SysTick_Config+0x40>)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ac2:	210f      	movs	r1, #15
 8001ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac8:	f7ff ff8e 	bl	80019e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001acc:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <SysTick_Config+0x40>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ad2:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <SysTick_Config+0x40>)
 8001ad4:	2207      	movs	r2, #7
 8001ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	e000e010 	.word	0xe000e010

08001ae8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7ff ff47 	bl	8001984 <__NVIC_SetPriorityGrouping>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b086      	sub	sp, #24
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4603      	mov	r3, r0
 8001b06:	60b9      	str	r1, [r7, #8]
 8001b08:	607a      	str	r2, [r7, #4]
 8001b0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b10:	f7ff ff5c 	bl	80019cc <__NVIC_GetPriorityGrouping>
 8001b14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	68b9      	ldr	r1, [r7, #8]
 8001b1a:	6978      	ldr	r0, [r7, #20]
 8001b1c:	f7ff ff8e 	bl	8001a3c <NVIC_EncodePriority>
 8001b20:	4602      	mov	r2, r0
 8001b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b26:	4611      	mov	r1, r2
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff ff5d 	bl	80019e8 <__NVIC_SetPriority>
}
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b082      	sub	sp, #8
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7ff ffb0 	bl	8001aa4 <SysTick_Config>
 8001b44:	4603      	mov	r3, r0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b089      	sub	sp, #36	; 0x24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b66:	2300      	movs	r3, #0
 8001b68:	61fb      	str	r3, [r7, #28]
 8001b6a:	e159      	b.n	8001e20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	697a      	ldr	r2, [r7, #20]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	f040 8148 	bne.w	8001e1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d005      	beq.n	8001ba2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d130      	bne.n	8001c04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	2203      	movs	r2, #3
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	68da      	ldr	r2, [r3, #12]
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bd8:	2201      	movs	r2, #1
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	091b      	lsrs	r3, r3, #4
 8001bee:	f003 0201 	and.w	r2, r3, #1
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b03      	cmp	r3, #3
 8001c0e:	d017      	beq.n	8001c40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d123      	bne.n	8001c94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	220f      	movs	r2, #15
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	08da      	lsrs	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3208      	adds	r2, #8
 8001c8e:	69b9      	ldr	r1, [r7, #24]
 8001c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 0203 	and.w	r2, r3, #3
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80a2 	beq.w	8001e1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	4b57      	ldr	r3, [pc, #348]	; (8001e38 <HAL_GPIO_Init+0x2e8>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cde:	4a56      	ldr	r2, [pc, #344]	; (8001e38 <HAL_GPIO_Init+0x2e8>)
 8001ce0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ce4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ce6:	4b54      	ldr	r3, [pc, #336]	; (8001e38 <HAL_GPIO_Init+0x2e8>)
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cf2:	4a52      	ldr	r2, [pc, #328]	; (8001e3c <HAL_GPIO_Init+0x2ec>)
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	089b      	lsrs	r3, r3, #2
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	220f      	movs	r2, #15
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4013      	ands	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a49      	ldr	r2, [pc, #292]	; (8001e40 <HAL_GPIO_Init+0x2f0>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d019      	beq.n	8001d52 <HAL_GPIO_Init+0x202>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a48      	ldr	r2, [pc, #288]	; (8001e44 <HAL_GPIO_Init+0x2f4>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d013      	beq.n	8001d4e <HAL_GPIO_Init+0x1fe>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a47      	ldr	r2, [pc, #284]	; (8001e48 <HAL_GPIO_Init+0x2f8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d00d      	beq.n	8001d4a <HAL_GPIO_Init+0x1fa>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a46      	ldr	r2, [pc, #280]	; (8001e4c <HAL_GPIO_Init+0x2fc>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d007      	beq.n	8001d46 <HAL_GPIO_Init+0x1f6>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a45      	ldr	r2, [pc, #276]	; (8001e50 <HAL_GPIO_Init+0x300>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d101      	bne.n	8001d42 <HAL_GPIO_Init+0x1f2>
 8001d3e:	2304      	movs	r3, #4
 8001d40:	e008      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d42:	2307      	movs	r3, #7
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d46:	2303      	movs	r3, #3
 8001d48:	e004      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e002      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_GPIO_Init+0x204>
 8001d52:	2300      	movs	r3, #0
 8001d54:	69fa      	ldr	r2, [r7, #28]
 8001d56:	f002 0203 	and.w	r2, r2, #3
 8001d5a:	0092      	lsls	r2, r2, #2
 8001d5c:	4093      	lsls	r3, r2
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d64:	4935      	ldr	r1, [pc, #212]	; (8001e3c <HAL_GPIO_Init+0x2ec>)
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	089b      	lsrs	r3, r3, #2
 8001d6a:	3302      	adds	r3, #2
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d72:	4b38      	ldr	r3, [pc, #224]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d96:	4a2f      	ldr	r2, [pc, #188]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d9c:	4b2d      	ldr	r3, [pc, #180]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dc0:	4a24      	ldr	r2, [pc, #144]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dc6:	4b23      	ldr	r3, [pc, #140]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dea:	4a1a      	ldr	r2, [pc, #104]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001df0:	4b18      	ldr	r3, [pc, #96]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e14:	4a0f      	ldr	r2, [pc, #60]	; (8001e54 <HAL_GPIO_Init+0x304>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	2b0f      	cmp	r3, #15
 8001e24:	f67f aea2 	bls.w	8001b6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e28:	bf00      	nop
 8001e2a:	bf00      	nop
 8001e2c:	3724      	adds	r7, #36	; 0x24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40013800 	.word	0x40013800
 8001e40:	40020000 	.word	0x40020000
 8001e44:	40020400 	.word	0x40020400
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	40020c00 	.word	0x40020c00
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40013c00 	.word	0x40013c00

08001e58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e12b      	b.n	80020c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d106      	bne.n	8001e84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff f9a2 	bl	80011c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2224      	movs	r2, #36	; 0x24
 8001e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f022 0201 	bic.w	r2, r2, #1
 8001e9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eaa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001eba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ebc:	f001 fbac 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8001ec0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	4a81      	ldr	r2, [pc, #516]	; (80020cc <HAL_I2C_Init+0x274>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d807      	bhi.n	8001edc <HAL_I2C_Init+0x84>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4a80      	ldr	r2, [pc, #512]	; (80020d0 <HAL_I2C_Init+0x278>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	bf94      	ite	ls
 8001ed4:	2301      	movls	r3, #1
 8001ed6:	2300      	movhi	r3, #0
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	e006      	b.n	8001eea <HAL_I2C_Init+0x92>
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	4a7d      	ldr	r2, [pc, #500]	; (80020d4 <HAL_I2C_Init+0x27c>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	bf94      	ite	ls
 8001ee4:	2301      	movls	r3, #1
 8001ee6:	2300      	movhi	r3, #0
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e0e7      	b.n	80020c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4a78      	ldr	r2, [pc, #480]	; (80020d8 <HAL_I2C_Init+0x280>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	0c9b      	lsrs	r3, r3, #18
 8001efc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	4a6a      	ldr	r2, [pc, #424]	; (80020cc <HAL_I2C_Init+0x274>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d802      	bhi.n	8001f2c <HAL_I2C_Init+0xd4>
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	e009      	b.n	8001f40 <HAL_I2C_Init+0xe8>
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f32:	fb02 f303 	mul.w	r3, r2, r3
 8001f36:	4a69      	ldr	r2, [pc, #420]	; (80020dc <HAL_I2C_Init+0x284>)
 8001f38:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3c:	099b      	lsrs	r3, r3, #6
 8001f3e:	3301      	adds	r3, #1
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	430b      	orrs	r3, r1
 8001f46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	495c      	ldr	r1, [pc, #368]	; (80020cc <HAL_I2C_Init+0x274>)
 8001f5c:	428b      	cmp	r3, r1
 8001f5e:	d819      	bhi.n	8001f94 <HAL_I2C_Init+0x13c>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	1e59      	subs	r1, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f6e:	1c59      	adds	r1, r3, #1
 8001f70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f74:	400b      	ands	r3, r1
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00a      	beq.n	8001f90 <HAL_I2C_Init+0x138>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1e59      	subs	r1, r3, #1
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f88:	3301      	adds	r3, #1
 8001f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f8e:	e051      	b.n	8002034 <HAL_I2C_Init+0x1dc>
 8001f90:	2304      	movs	r3, #4
 8001f92:	e04f      	b.n	8002034 <HAL_I2C_Init+0x1dc>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d111      	bne.n	8001fc0 <HAL_I2C_Init+0x168>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	1e58      	subs	r0, r3, #1
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6859      	ldr	r1, [r3, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	440b      	add	r3, r1
 8001faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fae:	3301      	adds	r3, #1
 8001fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	bf0c      	ite	eq
 8001fb8:	2301      	moveq	r3, #1
 8001fba:	2300      	movne	r3, #0
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	e012      	b.n	8001fe6 <HAL_I2C_Init+0x18e>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	1e58      	subs	r0, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6859      	ldr	r1, [r3, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	440b      	add	r3, r1
 8001fce:	0099      	lsls	r1, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bf0c      	ite	eq
 8001fe0:	2301      	moveq	r3, #1
 8001fe2:	2300      	movne	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_I2C_Init+0x196>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e022      	b.n	8002034 <HAL_I2C_Init+0x1dc>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10e      	bne.n	8002014 <HAL_I2C_Init+0x1bc>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	1e58      	subs	r0, r3, #1
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6859      	ldr	r1, [r3, #4]
 8001ffe:	460b      	mov	r3, r1
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	440b      	add	r3, r1
 8002004:	fbb0 f3f3 	udiv	r3, r0, r3
 8002008:	3301      	adds	r3, #1
 800200a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800200e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002012:	e00f      	b.n	8002034 <HAL_I2C_Init+0x1dc>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	1e58      	subs	r0, r3, #1
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6859      	ldr	r1, [r3, #4]
 800201c:	460b      	mov	r3, r1
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	0099      	lsls	r1, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	fbb0 f3f3 	udiv	r3, r0, r3
 800202a:	3301      	adds	r3, #1
 800202c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002030:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002034:	6879      	ldr	r1, [r7, #4]
 8002036:	6809      	ldr	r1, [r1, #0]
 8002038:	4313      	orrs	r3, r2
 800203a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	69da      	ldr	r2, [r3, #28]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	430a      	orrs	r2, r1
 8002056:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002062:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	6911      	ldr	r1, [r2, #16]
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68d2      	ldr	r2, [r2, #12]
 800206e:	4311      	orrs	r1, r2
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	430b      	orrs	r3, r1
 8002076:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695a      	ldr	r2, [r3, #20]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f042 0201 	orr.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2220      	movs	r2, #32
 80020ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	000186a0 	.word	0x000186a0
 80020d0:	001e847f 	.word	0x001e847f
 80020d4:	003d08ff 	.word	0x003d08ff
 80020d8:	431bde83 	.word	0x431bde83
 80020dc:	10624dd3 	.word	0x10624dd3

080020e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af02      	add	r7, sp, #8
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	607a      	str	r2, [r7, #4]
 80020ea:	461a      	mov	r2, r3
 80020ec:	460b      	mov	r3, r1
 80020ee:	817b      	strh	r3, [r7, #10]
 80020f0:	4613      	mov	r3, r2
 80020f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020f4:	f7ff fc16 	bl	8001924 <HAL_GetTick>
 80020f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b20      	cmp	r3, #32
 8002104:	f040 80e0 	bne.w	80022c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	2319      	movs	r3, #25
 800210e:	2201      	movs	r2, #1
 8002110:	4970      	ldr	r1, [pc, #448]	; (80022d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f000 fc72 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800211e:	2302      	movs	r3, #2
 8002120:	e0d3      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002128:	2b01      	cmp	r3, #1
 800212a:	d101      	bne.n	8002130 <HAL_I2C_Master_Transmit+0x50>
 800212c:	2302      	movs	r3, #2
 800212e:	e0cc      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ea>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b01      	cmp	r3, #1
 8002144:	d007      	beq.n	8002156 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f042 0201 	orr.w	r2, r2, #1
 8002154:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002164:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2221      	movs	r2, #33	; 0x21
 800216a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2210      	movs	r2, #16
 8002172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	893a      	ldrh	r2, [r7, #8]
 8002186:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4a50      	ldr	r2, [pc, #320]	; (80022d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002196:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002198:	8979      	ldrh	r1, [r7, #10]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	6a3a      	ldr	r2, [r7, #32]
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f000 fadc 	bl	800275c <I2C_MasterRequestWrite>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e08d      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80021c4:	e066      	b.n	8002294 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	6a39      	ldr	r1, [r7, #32]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 fcec 	bl	8002ba8 <I2C_WaitOnTXEFlagUntilTimeout>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00d      	beq.n	80021f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	2b04      	cmp	r3, #4
 80021dc:	d107      	bne.n	80021ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e06b      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f6:	781a      	ldrb	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002202:	1c5a      	adds	r2, r3, #1
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800220c:	b29b      	uxth	r3, r3
 800220e:	3b01      	subs	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221a:	3b01      	subs	r3, #1
 800221c:	b29a      	uxth	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b04      	cmp	r3, #4
 800222e:	d11b      	bne.n	8002268 <HAL_I2C_Master_Transmit+0x188>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002234:	2b00      	cmp	r3, #0
 8002236:	d017      	beq.n	8002268 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	781a      	ldrb	r2, [r3, #0]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002248:	1c5a      	adds	r2, r3, #1
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002252:	b29b      	uxth	r3, r3
 8002254:	3b01      	subs	r3, #1
 8002256:	b29a      	uxth	r2, r3
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002260:	3b01      	subs	r3, #1
 8002262:	b29a      	uxth	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	6a39      	ldr	r1, [r7, #32]
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f000 fcdc 	bl	8002c2a <I2C_WaitOnBTFFlagUntilTimeout>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00d      	beq.n	8002294 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227c:	2b04      	cmp	r3, #4
 800227e:	d107      	bne.n	8002290 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e01a      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002298:	2b00      	cmp	r3, #0
 800229a:	d194      	bne.n	80021c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2220      	movs	r2, #32
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80022c4:	2300      	movs	r3, #0
 80022c6:	e000      	b.n	80022ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80022c8:	2302      	movs	r3, #2
  }
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	00100002 	.word	0x00100002
 80022d8:	ffff0000 	.word	0xffff0000

080022dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	; 0x30
 80022e0:	af02      	add	r7, sp, #8
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	461a      	mov	r2, r3
 80022e8:	460b      	mov	r3, r1
 80022ea:	817b      	strh	r3, [r7, #10]
 80022ec:	4613      	mov	r3, r2
 80022ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022f0:	f7ff fb18 	bl	8001924 <HAL_GetTick>
 80022f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b20      	cmp	r3, #32
 8002300:	f040 820b 	bne.w	800271a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	2319      	movs	r3, #25
 800230a:	2201      	movs	r2, #1
 800230c:	497c      	ldr	r1, [pc, #496]	; (8002500 <HAL_I2C_Master_Receive+0x224>)
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f000 fb74 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800231a:	2302      	movs	r3, #2
 800231c:	e1fe      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_I2C_Master_Receive+0x50>
 8002328:	2302      	movs	r3, #2
 800232a:	e1f7      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b01      	cmp	r3, #1
 8002340:	d007      	beq.n	8002352 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f042 0201 	orr.w	r2, r2, #1
 8002350:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002360:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2222      	movs	r2, #34	; 0x22
 8002366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2210      	movs	r2, #16
 800236e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	893a      	ldrh	r2, [r7, #8]
 8002382:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	4a5c      	ldr	r2, [pc, #368]	; (8002504 <HAL_I2C_Master_Receive+0x228>)
 8002392:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002394:	8979      	ldrh	r1, [r7, #10]
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f000 fa60 	bl	8002860 <I2C_MasterRequestRead>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e1b8      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d113      	bne.n	80023da <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023b2:	2300      	movs	r3, #0
 80023b4:	623b      	str	r3, [r7, #32]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	623b      	str	r3, [r7, #32]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	623b      	str	r3, [r7, #32]
 80023c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	e18c      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d11b      	bne.n	800241a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	695b      	ldr	r3, [r3, #20]
 80023fc:	61fb      	str	r3, [r7, #28]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	e16c      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800241e:	2b02      	cmp	r3, #2
 8002420:	d11b      	bne.n	800245a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002430:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002440:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	695b      	ldr	r3, [r3, #20]
 800244c:	61bb      	str	r3, [r7, #24]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	61bb      	str	r3, [r7, #24]
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	e14c      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002468:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	695b      	ldr	r3, [r3, #20]
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002480:	e138      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002486:	2b03      	cmp	r3, #3
 8002488:	f200 80f1 	bhi.w	800266e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002490:	2b01      	cmp	r3, #1
 8002492:	d123      	bne.n	80024dc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002496:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002498:	68f8      	ldr	r0, [r7, #12]
 800249a:	f000 fc07 	bl	8002cac <I2C_WaitOnRXNEFlagUntilTimeout>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e139      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	691a      	ldr	r2, [r3, #16]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	b2d2      	uxtb	r2, r2
 80024b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c4:	3b01      	subs	r3, #1
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	3b01      	subs	r3, #1
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024da:	e10b      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d14e      	bne.n	8002582 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ea:	2200      	movs	r2, #0
 80024ec:	4906      	ldr	r1, [pc, #24]	; (8002508 <HAL_I2C_Master_Receive+0x22c>)
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f000 fa84 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d008      	beq.n	800250c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e10e      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
 80024fe:	bf00      	nop
 8002500:	00100002 	.word	0x00100002
 8002504:	ffff0000 	.word	0xffff0000
 8002508:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800251a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	691a      	ldr	r2, [r3, #16]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002538:	3b01      	subs	r3, #1
 800253a:	b29a      	uxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002544:	b29b      	uxth	r3, r3
 8002546:	3b01      	subs	r3, #1
 8002548:	b29a      	uxth	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002560:	1c5a      	adds	r2, r3, #1
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800256a:	3b01      	subs	r3, #1
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002576:	b29b      	uxth	r3, r3
 8002578:	3b01      	subs	r3, #1
 800257a:	b29a      	uxth	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002580:	e0b8      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002588:	2200      	movs	r2, #0
 800258a:	4966      	ldr	r1, [pc, #408]	; (8002724 <HAL_I2C_Master_Receive+0x448>)
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 fa35 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e0bf      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025be:	1c5a      	adds	r2, r3, #1
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	3b01      	subs	r3, #1
 80025d8:	b29a      	uxth	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e4:	2200      	movs	r2, #0
 80025e6:	494f      	ldr	r1, [pc, #316]	; (8002724 <HAL_I2C_Master_Receive+0x448>)
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f000 fa07 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e091      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691a      	ldr	r2, [r3, #16]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	b2d2      	uxtb	r2, r2
 8002614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	1c5a      	adds	r2, r3, #1
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002624:	3b01      	subs	r3, #1
 8002626:	b29a      	uxth	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002630:	b29b      	uxth	r3, r3
 8002632:	3b01      	subs	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	691a      	ldr	r2, [r3, #16]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002656:	3b01      	subs	r3, #1
 8002658:	b29a      	uxth	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002662:	b29b      	uxth	r3, r3
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800266c:	e042      	b.n	80026f4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800266e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002670:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f000 fb1a 	bl	8002cac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e04c      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	691a      	ldr	r2, [r3, #16]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002694:	1c5a      	adds	r2, r3, #1
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800269e:	3b01      	subs	r3, #1
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	f003 0304 	and.w	r3, r3, #4
 80026be:	2b04      	cmp	r3, #4
 80026c0:	d118      	bne.n	80026f4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d4:	1c5a      	adds	r2, r3, #1
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026de:	3b01      	subs	r3, #1
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	3b01      	subs	r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f47f aec2 	bne.w	8002482 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2220      	movs	r2, #32
 8002702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	e000      	b.n	800271c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800271a:	2302      	movs	r3, #2
  }
}
 800271c:	4618      	mov	r0, r3
 800271e:	3728      	adds	r7, #40	; 0x28
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	00010004 	.word	0x00010004

08002728 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002736:	b2db      	uxtb	r3, r3
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af02      	add	r7, sp, #8
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	607a      	str	r2, [r7, #4]
 8002766:	603b      	str	r3, [r7, #0]
 8002768:	460b      	mov	r3, r1
 800276a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2b08      	cmp	r3, #8
 8002776:	d006      	beq.n	8002786 <I2C_MasterRequestWrite+0x2a>
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d003      	beq.n	8002786 <I2C_MasterRequestWrite+0x2a>
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002784:	d108      	bne.n	8002798 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e00b      	b.n	80027b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279c:	2b12      	cmp	r3, #18
 800279e:	d107      	bne.n	80027b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 f91d 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00d      	beq.n	80027e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027d6:	d103      	bne.n	80027e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e035      	b.n	8002850 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027ec:	d108      	bne.n	8002800 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027ee:	897b      	ldrh	r3, [r7, #10]
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027fc:	611a      	str	r2, [r3, #16]
 80027fe:	e01b      	b.n	8002838 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002800:	897b      	ldrh	r3, [r7, #10]
 8002802:	11db      	asrs	r3, r3, #7
 8002804:	b2db      	uxtb	r3, r3
 8002806:	f003 0306 	and.w	r3, r3, #6
 800280a:	b2db      	uxtb	r3, r3
 800280c:	f063 030f 	orn	r3, r3, #15
 8002810:	b2da      	uxtb	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	490e      	ldr	r1, [pc, #56]	; (8002858 <I2C_MasterRequestWrite+0xfc>)
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 f943 	bl	8002aaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e010      	b.n	8002850 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800282e:	897b      	ldrh	r3, [r7, #10]
 8002830:	b2da      	uxtb	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	4907      	ldr	r1, [pc, #28]	; (800285c <I2C_MasterRequestWrite+0x100>)
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 f933 	bl	8002aaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e000      	b.n	8002850 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	00010008 	.word	0x00010008
 800285c:	00010002 	.word	0x00010002

08002860 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b088      	sub	sp, #32
 8002864:	af02      	add	r7, sp, #8
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	460b      	mov	r3, r1
 800286e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002874:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002884:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2b08      	cmp	r3, #8
 800288a:	d006      	beq.n	800289a <I2C_MasterRequestRead+0x3a>
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d003      	beq.n	800289a <I2C_MasterRequestRead+0x3a>
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002898:	d108      	bne.n	80028ac <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	e00b      	b.n	80028c4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b0:	2b11      	cmp	r3, #17
 80028b2:	d107      	bne.n	80028c4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f000 f893 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00d      	beq.n	80028f8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028ea:	d103      	bne.n	80028f4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e079      	b.n	80029ec <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002900:	d108      	bne.n	8002914 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002902:	897b      	ldrh	r3, [r7, #10]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	b2da      	uxtb	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	611a      	str	r2, [r3, #16]
 8002912:	e05f      	b.n	80029d4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002914:	897b      	ldrh	r3, [r7, #10]
 8002916:	11db      	asrs	r3, r3, #7
 8002918:	b2db      	uxtb	r3, r3
 800291a:	f003 0306 	and.w	r3, r3, #6
 800291e:	b2db      	uxtb	r3, r3
 8002920:	f063 030f 	orn	r3, r3, #15
 8002924:	b2da      	uxtb	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	4930      	ldr	r1, [pc, #192]	; (80029f4 <I2C_MasterRequestRead+0x194>)
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 f8b9 	bl	8002aaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e054      	b.n	80029ec <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002942:	897b      	ldrh	r3, [r7, #10]
 8002944:	b2da      	uxtb	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	4929      	ldr	r1, [pc, #164]	; (80029f8 <I2C_MasterRequestRead+0x198>)
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f8a9 	bl	8002aaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e044      	b.n	80029ec <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002986:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 f831 	bl	80029fc <I2C_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00d      	beq.n	80029bc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ae:	d103      	bne.n	80029b8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029b6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e017      	b.n	80029ec <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80029bc:	897b      	ldrh	r3, [r7, #10]
 80029be:	11db      	asrs	r3, r3, #7
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f003 0306 	and.w	r3, r3, #6
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f063 030e 	orn	r3, r3, #14
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	4907      	ldr	r1, [pc, #28]	; (80029f8 <I2C_MasterRequestRead+0x198>)
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f865 	bl	8002aaa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	00010008 	.word	0x00010008
 80029f8:	00010002 	.word	0x00010002

080029fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a0c:	e025      	b.n	8002a5a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a14:	d021      	beq.n	8002a5a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a16:	f7fe ff85 	bl	8001924 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d302      	bcc.n	8002a2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d116      	bne.n	8002a5a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f043 0220 	orr.w	r2, r3, #32
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e023      	b.n	8002aa2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	0c1b      	lsrs	r3, r3, #16
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d10d      	bne.n	8002a80 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	43da      	mvns	r2, r3
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	bf0c      	ite	eq
 8002a76:	2301      	moveq	r3, #1
 8002a78:	2300      	movne	r3, #0
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	e00c      	b.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	43da      	mvns	r2, r3
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	bf0c      	ite	eq
 8002a92:	2301      	moveq	r3, #1
 8002a94:	2300      	movne	r3, #0
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	461a      	mov	r2, r3
 8002a9a:	79fb      	ldrb	r3, [r7, #7]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d0b6      	beq.n	8002a0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ab8:	e051      	b.n	8002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ac8:	d123      	bne.n	8002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ad8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ae2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f043 0204 	orr.w	r2, r3, #4
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e046      	b.n	8002ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d021      	beq.n	8002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1a:	f7fe ff03 	bl	8001924 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d302      	bcc.n	8002b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d116      	bne.n	8002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	f043 0220 	orr.w	r2, r3, #32
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e020      	b.n	8002ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	0c1b      	lsrs	r3, r3, #16
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d10c      	bne.n	8002b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	4013      	ands	r3, r2
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	bf14      	ite	ne
 8002b7a:	2301      	movne	r3, #1
 8002b7c:	2300      	moveq	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	e00b      	b.n	8002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	43da      	mvns	r2, r3
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	bf14      	ite	ne
 8002b94:	2301      	movne	r3, #1
 8002b96:	2300      	moveq	r3, #0
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d18d      	bne.n	8002aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bb4:	e02d      	b.n	8002c12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f000 f8ce 	bl	8002d58 <I2C_IsAcknowledgeFailed>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e02d      	b.n	8002c22 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bcc:	d021      	beq.n	8002c12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bce:	f7fe fea9 	bl	8001924 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d302      	bcc.n	8002be4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d116      	bne.n	8002c12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2220      	movs	r2, #32
 8002bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f043 0220 	orr.w	r2, r3, #32
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e007      	b.n	8002c22 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c1c:	2b80      	cmp	r3, #128	; 0x80
 8002c1e:	d1ca      	bne.n	8002bb6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b084      	sub	sp, #16
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c36:	e02d      	b.n	8002c94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 f88d 	bl	8002d58 <I2C_IsAcknowledgeFailed>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e02d      	b.n	8002ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4e:	d021      	beq.n	8002c94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c50:	f7fe fe68 	bl	8001924 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d302      	bcc.n	8002c66 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d116      	bne.n	8002c94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2220      	movs	r2, #32
 8002c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f043 0220 	orr.w	r2, r3, #32
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e007      	b.n	8002ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d1ca      	bne.n	8002c38 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002cb8:	e042      	b.n	8002d40 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d119      	bne.n	8002cfc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f06f 0210 	mvn.w	r2, #16
 8002cd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e029      	b.n	8002d50 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cfc:	f7fe fe12 	bl	8001924 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	68ba      	ldr	r2, [r7, #8]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d302      	bcc.n	8002d12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d116      	bne.n	8002d40 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2c:	f043 0220 	orr.w	r2, r3, #32
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e007      	b.n	8002d50 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4a:	2b40      	cmp	r3, #64	; 0x40
 8002d4c:	d1b5      	bne.n	8002cba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d6e:	d11b      	bne.n	8002da8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2220      	movs	r2, #32
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	f043 0204 	orr.w	r2, r3, #4
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e000      	b.n	8002daa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e267      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d075      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002dd6:	4b88      	ldr	r3, [pc, #544]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d00c      	beq.n	8002dfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002de2:	4b85      	ldr	r3, [pc, #532]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d112      	bne.n	8002e14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dee:	4b82      	ldr	r3, [pc, #520]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dfa:	d10b      	bne.n	8002e14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dfc:	4b7e      	ldr	r3, [pc, #504]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d05b      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x108>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d157      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e242      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e1c:	d106      	bne.n	8002e2c <HAL_RCC_OscConfig+0x74>
 8002e1e:	4b76      	ldr	r3, [pc, #472]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a75      	ldr	r2, [pc, #468]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e28:	6013      	str	r3, [r2, #0]
 8002e2a:	e01d      	b.n	8002e68 <HAL_RCC_OscConfig+0xb0>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e34:	d10c      	bne.n	8002e50 <HAL_RCC_OscConfig+0x98>
 8002e36:	4b70      	ldr	r3, [pc, #448]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a6f      	ldr	r2, [pc, #444]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	4b6d      	ldr	r3, [pc, #436]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a6c      	ldr	r2, [pc, #432]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e4c:	6013      	str	r3, [r2, #0]
 8002e4e:	e00b      	b.n	8002e68 <HAL_RCC_OscConfig+0xb0>
 8002e50:	4b69      	ldr	r3, [pc, #420]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a68      	ldr	r2, [pc, #416]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e5a:	6013      	str	r3, [r2, #0]
 8002e5c:	4b66      	ldr	r3, [pc, #408]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a65      	ldr	r2, [pc, #404]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d013      	beq.n	8002e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e70:	f7fe fd58 	bl	8001924 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e78:	f7fe fd54 	bl	8001924 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b64      	cmp	r3, #100	; 0x64
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e207      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8a:	4b5b      	ldr	r3, [pc, #364]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0xc0>
 8002e96:	e014      	b.n	8002ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe fd44 	bl	8001924 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ea0:	f7fe fd40 	bl	8001924 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	; 0x64
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e1f3      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eb2:	4b51      	ldr	r3, [pc, #324]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0xe8>
 8002ebe:	e000      	b.n	8002ec2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d063      	beq.n	8002f96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ece:	4b4a      	ldr	r3, [pc, #296]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00b      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eda:	4b47      	ldr	r3, [pc, #284]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ee2:	2b08      	cmp	r3, #8
 8002ee4:	d11c      	bne.n	8002f20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ee6:	4b44      	ldr	r3, [pc, #272]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d116      	bne.n	8002f20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ef2:	4b41      	ldr	r3, [pc, #260]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d005      	beq.n	8002f0a <HAL_RCC_OscConfig+0x152>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d001      	beq.n	8002f0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e1c7      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f0a:	4b3b      	ldr	r3, [pc, #236]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	4937      	ldr	r1, [pc, #220]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f1e:	e03a      	b.n	8002f96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d020      	beq.n	8002f6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f28:	4b34      	ldr	r3, [pc, #208]	; (8002ffc <HAL_RCC_OscConfig+0x244>)
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2e:	f7fe fcf9 	bl	8001924 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f36:	f7fe fcf5 	bl	8001924 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e1a8      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f48:	4b2b      	ldr	r3, [pc, #172]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0f0      	beq.n	8002f36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f54:	4b28      	ldr	r3, [pc, #160]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	4925      	ldr	r1, [pc, #148]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]
 8002f68:	e015      	b.n	8002f96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f6a:	4b24      	ldr	r3, [pc, #144]	; (8002ffc <HAL_RCC_OscConfig+0x244>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f70:	f7fe fcd8 	bl	8001924 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f78:	f7fe fcd4 	bl	8001924 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e187      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f8a:	4b1b      	ldr	r3, [pc, #108]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f0      	bne.n	8002f78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0308 	and.w	r3, r3, #8
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d036      	beq.n	8003010 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d016      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002faa:	4b15      	ldr	r3, [pc, #84]	; (8003000 <HAL_RCC_OscConfig+0x248>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb0:	f7fe fcb8 	bl	8001924 <HAL_GetTick>
 8002fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fb8:	f7fe fcb4 	bl	8001924 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e167      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fca:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0f0      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x200>
 8002fd6:	e01b      	b.n	8003010 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fd8:	4b09      	ldr	r3, [pc, #36]	; (8003000 <HAL_RCC_OscConfig+0x248>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fde:	f7fe fca1 	bl	8001924 <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe4:	e00e      	b.n	8003004 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fe6:	f7fe fc9d 	bl	8001924 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d907      	bls.n	8003004 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e150      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	42470000 	.word	0x42470000
 8003000:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003004:	4b88      	ldr	r3, [pc, #544]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003006:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1ea      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 8097 	beq.w	800314c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800301e:	2300      	movs	r3, #0
 8003020:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003022:	4b81      	ldr	r3, [pc, #516]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10f      	bne.n	800304e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	60bb      	str	r3, [r7, #8]
 8003032:	4b7d      	ldr	r3, [pc, #500]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	4a7c      	ldr	r2, [pc, #496]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800303c:	6413      	str	r3, [r2, #64]	; 0x40
 800303e:	4b7a      	ldr	r3, [pc, #488]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003046:	60bb      	str	r3, [r7, #8]
 8003048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800304a:	2301      	movs	r3, #1
 800304c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304e:	4b77      	ldr	r3, [pc, #476]	; (800322c <HAL_RCC_OscConfig+0x474>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d118      	bne.n	800308c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800305a:	4b74      	ldr	r3, [pc, #464]	; (800322c <HAL_RCC_OscConfig+0x474>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a73      	ldr	r2, [pc, #460]	; (800322c <HAL_RCC_OscConfig+0x474>)
 8003060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003066:	f7fe fc5d 	bl	8001924 <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800306e:	f7fe fc59 	bl	8001924 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e10c      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003080:	4b6a      	ldr	r3, [pc, #424]	; (800322c <HAL_RCC_OscConfig+0x474>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0f0      	beq.n	800306e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d106      	bne.n	80030a2 <HAL_RCC_OscConfig+0x2ea>
 8003094:	4b64      	ldr	r3, [pc, #400]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003098:	4a63      	ldr	r2, [pc, #396]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 800309a:	f043 0301 	orr.w	r3, r3, #1
 800309e:	6713      	str	r3, [r2, #112]	; 0x70
 80030a0:	e01c      	b.n	80030dc <HAL_RCC_OscConfig+0x324>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b05      	cmp	r3, #5
 80030a8:	d10c      	bne.n	80030c4 <HAL_RCC_OscConfig+0x30c>
 80030aa:	4b5f      	ldr	r3, [pc, #380]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ae:	4a5e      	ldr	r2, [pc, #376]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030b0:	f043 0304 	orr.w	r3, r3, #4
 80030b4:	6713      	str	r3, [r2, #112]	; 0x70
 80030b6:	4b5c      	ldr	r3, [pc, #368]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ba:	4a5b      	ldr	r2, [pc, #364]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030bc:	f043 0301 	orr.w	r3, r3, #1
 80030c0:	6713      	str	r3, [r2, #112]	; 0x70
 80030c2:	e00b      	b.n	80030dc <HAL_RCC_OscConfig+0x324>
 80030c4:	4b58      	ldr	r3, [pc, #352]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c8:	4a57      	ldr	r2, [pc, #348]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030ca:	f023 0301 	bic.w	r3, r3, #1
 80030ce:	6713      	str	r3, [r2, #112]	; 0x70
 80030d0:	4b55      	ldr	r3, [pc, #340]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d4:	4a54      	ldr	r2, [pc, #336]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80030d6:	f023 0304 	bic.w	r3, r3, #4
 80030da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d015      	beq.n	8003110 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e4:	f7fe fc1e 	bl	8001924 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ea:	e00a      	b.n	8003102 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ec:	f7fe fc1a 	bl	8001924 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e0cb      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003102:	4b49      	ldr	r3, [pc, #292]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0ee      	beq.n	80030ec <HAL_RCC_OscConfig+0x334>
 800310e:	e014      	b.n	800313a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003110:	f7fe fc08 	bl	8001924 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003116:	e00a      	b.n	800312e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003118:	f7fe fc04 	bl	8001924 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	f241 3288 	movw	r2, #5000	; 0x1388
 8003126:	4293      	cmp	r3, r2
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e0b5      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800312e:	4b3e      	ldr	r3, [pc, #248]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1ee      	bne.n	8003118 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800313a:	7dfb      	ldrb	r3, [r7, #23]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d105      	bne.n	800314c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003140:	4b39      	ldr	r3, [pc, #228]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003144:	4a38      	ldr	r2, [pc, #224]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003146:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800314a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 80a1 	beq.w	8003298 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003156:	4b34      	ldr	r3, [pc, #208]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
 800315e:	2b08      	cmp	r3, #8
 8003160:	d05c      	beq.n	800321c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d141      	bne.n	80031ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316a:	4b31      	ldr	r3, [pc, #196]	; (8003230 <HAL_RCC_OscConfig+0x478>)
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003170:	f7fe fbd8 	bl	8001924 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003178:	f7fe fbd4 	bl	8001924 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e087      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800318a:	4b27      	ldr	r3, [pc, #156]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f0      	bne.n	8003178 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69da      	ldr	r2, [r3, #28]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	019b      	lsls	r3, r3, #6
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ac:	085b      	lsrs	r3, r3, #1
 80031ae:	3b01      	subs	r3, #1
 80031b0:	041b      	lsls	r3, r3, #16
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	061b      	lsls	r3, r3, #24
 80031ba:	491b      	ldr	r1, [pc, #108]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031c0:	4b1b      	ldr	r3, [pc, #108]	; (8003230 <HAL_RCC_OscConfig+0x478>)
 80031c2:	2201      	movs	r2, #1
 80031c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c6:	f7fe fbad 	bl	8001924 <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ce:	f7fe fba9 	bl	8001924 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e05c      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031e0:	4b11      	ldr	r3, [pc, #68]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0f0      	beq.n	80031ce <HAL_RCC_OscConfig+0x416>
 80031ec:	e054      	b.n	8003298 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ee:	4b10      	ldr	r3, [pc, #64]	; (8003230 <HAL_RCC_OscConfig+0x478>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7fe fb96 	bl	8001924 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031fc:	f7fe fb92 	bl	8001924 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e045      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800320e:	4b06      	ldr	r3, [pc, #24]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f0      	bne.n	80031fc <HAL_RCC_OscConfig+0x444>
 800321a:	e03d      	b.n	8003298 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d107      	bne.n	8003234 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e038      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
 8003228:	40023800 	.word	0x40023800
 800322c:	40007000 	.word	0x40007000
 8003230:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003234:	4b1b      	ldr	r3, [pc, #108]	; (80032a4 <HAL_RCC_OscConfig+0x4ec>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d028      	beq.n	8003294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800324c:	429a      	cmp	r2, r3
 800324e:	d121      	bne.n	8003294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800325a:	429a      	cmp	r2, r3
 800325c:	d11a      	bne.n	8003294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003264:	4013      	ands	r3, r2
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800326a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800326c:	4293      	cmp	r3, r2
 800326e:	d111      	bne.n	8003294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	085b      	lsrs	r3, r3, #1
 800327c:	3b01      	subs	r3, #1
 800327e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003280:	429a      	cmp	r2, r3
 8003282:	d107      	bne.n	8003294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003290:	429a      	cmp	r2, r3
 8003292:	d001      	beq.n	8003298 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40023800 	.word	0x40023800

080032a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0cc      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032bc:	4b68      	ldr	r3, [pc, #416]	; (8003460 <HAL_RCC_ClockConfig+0x1b8>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d90c      	bls.n	80032e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ca:	4b65      	ldr	r3, [pc, #404]	; (8003460 <HAL_RCC_ClockConfig+0x1b8>)
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032d2:	4b63      	ldr	r3, [pc, #396]	; (8003460 <HAL_RCC_ClockConfig+0x1b8>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0b8      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d020      	beq.n	8003332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d005      	beq.n	8003308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032fc:	4b59      	ldr	r3, [pc, #356]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	4a58      	ldr	r2, [pc, #352]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003302:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003306:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0308 	and.w	r3, r3, #8
 8003310:	2b00      	cmp	r3, #0
 8003312:	d005      	beq.n	8003320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003314:	4b53      	ldr	r3, [pc, #332]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	4a52      	ldr	r2, [pc, #328]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 800331a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800331e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003320:	4b50      	ldr	r3, [pc, #320]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	494d      	ldr	r1, [pc, #308]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 800332e:	4313      	orrs	r3, r2
 8003330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d044      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d107      	bne.n	8003356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003346:	4b47      	ldr	r3, [pc, #284]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d119      	bne.n	8003386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e07f      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d003      	beq.n	8003366 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003362:	2b03      	cmp	r3, #3
 8003364:	d107      	bne.n	8003376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003366:	4b3f      	ldr	r3, [pc, #252]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d109      	bne.n	8003386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e06f      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003376:	4b3b      	ldr	r3, [pc, #236]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e067      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003386:	4b37      	ldr	r3, [pc, #220]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f023 0203 	bic.w	r2, r3, #3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	4934      	ldr	r1, [pc, #208]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003394:	4313      	orrs	r3, r2
 8003396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003398:	f7fe fac4 	bl	8001924 <HAL_GetTick>
 800339c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800339e:	e00a      	b.n	80033b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a0:	f7fe fac0 	bl	8001924 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e04f      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b6:	4b2b      	ldr	r3, [pc, #172]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f003 020c 	and.w	r2, r3, #12
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d1eb      	bne.n	80033a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033c8:	4b25      	ldr	r3, [pc, #148]	; (8003460 <HAL_RCC_ClockConfig+0x1b8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d20c      	bcs.n	80033f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d6:	4b22      	ldr	r3, [pc, #136]	; (8003460 <HAL_RCC_ClockConfig+0x1b8>)
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033de:	4b20      	ldr	r3, [pc, #128]	; (8003460 <HAL_RCC_ClockConfig+0x1b8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d001      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e032      	b.n	8003456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d008      	beq.n	800340e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033fc:	4b19      	ldr	r3, [pc, #100]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4916      	ldr	r1, [pc, #88]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 800340a:	4313      	orrs	r3, r2
 800340c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0308 	and.w	r3, r3, #8
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800341a:	4b12      	ldr	r3, [pc, #72]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	490e      	ldr	r1, [pc, #56]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	4313      	orrs	r3, r2
 800342c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800342e:	f000 f821 	bl	8003474 <HAL_RCC_GetSysClockFreq>
 8003432:	4602      	mov	r2, r0
 8003434:	4b0b      	ldr	r3, [pc, #44]	; (8003464 <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	091b      	lsrs	r3, r3, #4
 800343a:	f003 030f 	and.w	r3, r3, #15
 800343e:	490a      	ldr	r1, [pc, #40]	; (8003468 <HAL_RCC_ClockConfig+0x1c0>)
 8003440:	5ccb      	ldrb	r3, [r1, r3]
 8003442:	fa22 f303 	lsr.w	r3, r2, r3
 8003446:	4a09      	ldr	r2, [pc, #36]	; (800346c <HAL_RCC_ClockConfig+0x1c4>)
 8003448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800344a:	4b09      	ldr	r3, [pc, #36]	; (8003470 <HAL_RCC_ClockConfig+0x1c8>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f7fe fa24 	bl	800189c <HAL_InitTick>

  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40023c00 	.word	0x40023c00
 8003464:	40023800 	.word	0x40023800
 8003468:	08004900 	.word	0x08004900
 800346c:	2000000c 	.word	0x2000000c
 8003470:	20000010 	.word	0x20000010

08003474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003478:	b090      	sub	sp, #64	; 0x40
 800347a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	637b      	str	r3, [r7, #52]	; 0x34
 8003480:	2300      	movs	r3, #0
 8003482:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003484:	2300      	movs	r3, #0
 8003486:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003488:	2300      	movs	r3, #0
 800348a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800348c:	4b59      	ldr	r3, [pc, #356]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 030c 	and.w	r3, r3, #12
 8003494:	2b08      	cmp	r3, #8
 8003496:	d00d      	beq.n	80034b4 <HAL_RCC_GetSysClockFreq+0x40>
 8003498:	2b08      	cmp	r3, #8
 800349a:	f200 80a1 	bhi.w	80035e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d002      	beq.n	80034a8 <HAL_RCC_GetSysClockFreq+0x34>
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d003      	beq.n	80034ae <HAL_RCC_GetSysClockFreq+0x3a>
 80034a6:	e09b      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034a8:	4b53      	ldr	r3, [pc, #332]	; (80035f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80034aa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80034ac:	e09b      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034ae:	4b53      	ldr	r3, [pc, #332]	; (80035fc <HAL_RCC_GetSysClockFreq+0x188>)
 80034b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80034b2:	e098      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034b4:	4b4f      	ldr	r3, [pc, #316]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034bc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034be:	4b4d      	ldr	r3, [pc, #308]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d028      	beq.n	800351c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034ca:	4b4a      	ldr	r3, [pc, #296]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	099b      	lsrs	r3, r3, #6
 80034d0:	2200      	movs	r2, #0
 80034d2:	623b      	str	r3, [r7, #32]
 80034d4:	627a      	str	r2, [r7, #36]	; 0x24
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80034dc:	2100      	movs	r1, #0
 80034de:	4b47      	ldr	r3, [pc, #284]	; (80035fc <HAL_RCC_GetSysClockFreq+0x188>)
 80034e0:	fb03 f201 	mul.w	r2, r3, r1
 80034e4:	2300      	movs	r3, #0
 80034e6:	fb00 f303 	mul.w	r3, r0, r3
 80034ea:	4413      	add	r3, r2
 80034ec:	4a43      	ldr	r2, [pc, #268]	; (80035fc <HAL_RCC_GetSysClockFreq+0x188>)
 80034ee:	fba0 1202 	umull	r1, r2, r0, r2
 80034f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034f4:	460a      	mov	r2, r1
 80034f6:	62ba      	str	r2, [r7, #40]	; 0x28
 80034f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034fa:	4413      	add	r3, r2
 80034fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003500:	2200      	movs	r2, #0
 8003502:	61bb      	str	r3, [r7, #24]
 8003504:	61fa      	str	r2, [r7, #28]
 8003506:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800350a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800350e:	f7fd fa85 	bl	8000a1c <__aeabi_uldivmod>
 8003512:	4602      	mov	r2, r0
 8003514:	460b      	mov	r3, r1
 8003516:	4613      	mov	r3, r2
 8003518:	63fb      	str	r3, [r7, #60]	; 0x3c
 800351a:	e053      	b.n	80035c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800351c:	4b35      	ldr	r3, [pc, #212]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	099b      	lsrs	r3, r3, #6
 8003522:	2200      	movs	r2, #0
 8003524:	613b      	str	r3, [r7, #16]
 8003526:	617a      	str	r2, [r7, #20]
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800352e:	f04f 0b00 	mov.w	fp, #0
 8003532:	4652      	mov	r2, sl
 8003534:	465b      	mov	r3, fp
 8003536:	f04f 0000 	mov.w	r0, #0
 800353a:	f04f 0100 	mov.w	r1, #0
 800353e:	0159      	lsls	r1, r3, #5
 8003540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003544:	0150      	lsls	r0, r2, #5
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	ebb2 080a 	subs.w	r8, r2, sl
 800354e:	eb63 090b 	sbc.w	r9, r3, fp
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	f04f 0300 	mov.w	r3, #0
 800355a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800355e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003562:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003566:	ebb2 0408 	subs.w	r4, r2, r8
 800356a:	eb63 0509 	sbc.w	r5, r3, r9
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	f04f 0300 	mov.w	r3, #0
 8003576:	00eb      	lsls	r3, r5, #3
 8003578:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800357c:	00e2      	lsls	r2, r4, #3
 800357e:	4614      	mov	r4, r2
 8003580:	461d      	mov	r5, r3
 8003582:	eb14 030a 	adds.w	r3, r4, sl
 8003586:	603b      	str	r3, [r7, #0]
 8003588:	eb45 030b 	adc.w	r3, r5, fp
 800358c:	607b      	str	r3, [r7, #4]
 800358e:	f04f 0200 	mov.w	r2, #0
 8003592:	f04f 0300 	mov.w	r3, #0
 8003596:	e9d7 4500 	ldrd	r4, r5, [r7]
 800359a:	4629      	mov	r1, r5
 800359c:	028b      	lsls	r3, r1, #10
 800359e:	4621      	mov	r1, r4
 80035a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035a4:	4621      	mov	r1, r4
 80035a6:	028a      	lsls	r2, r1, #10
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ae:	2200      	movs	r2, #0
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	60fa      	str	r2, [r7, #12]
 80035b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035b8:	f7fd fa30 	bl	8000a1c <__aeabi_uldivmod>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4613      	mov	r3, r2
 80035c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	0c1b      	lsrs	r3, r3, #16
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	3301      	adds	r3, #1
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80035d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80035d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035dc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80035de:	e002      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035e0:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80035e2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80035e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3740      	adds	r7, #64	; 0x40
 80035ec:	46bd      	mov	sp, r7
 80035ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035f2:	bf00      	nop
 80035f4:	40023800 	.word	0x40023800
 80035f8:	00f42400 	.word	0x00f42400
 80035fc:	017d7840 	.word	0x017d7840

08003600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <HAL_RCC_GetHCLKFreq+0x14>)
 8003606:	681b      	ldr	r3, [r3, #0]
}
 8003608:	4618      	mov	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	2000000c 	.word	0x2000000c

08003618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800361c:	f7ff fff0 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8003620:	4602      	mov	r2, r0
 8003622:	4b05      	ldr	r3, [pc, #20]	; (8003638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	0a9b      	lsrs	r3, r3, #10
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	4903      	ldr	r1, [pc, #12]	; (800363c <HAL_RCC_GetPCLK1Freq+0x24>)
 800362e:	5ccb      	ldrb	r3, [r1, r3]
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003634:	4618      	mov	r0, r3
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40023800 	.word	0x40023800
 800363c:	08004910 	.word	0x08004910

08003640 <__errno>:
 8003640:	4b01      	ldr	r3, [pc, #4]	; (8003648 <__errno+0x8>)
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000018 	.word	0x20000018

0800364c <__libc_init_array>:
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	4d0d      	ldr	r5, [pc, #52]	; (8003684 <__libc_init_array+0x38>)
 8003650:	4c0d      	ldr	r4, [pc, #52]	; (8003688 <__libc_init_array+0x3c>)
 8003652:	1b64      	subs	r4, r4, r5
 8003654:	10a4      	asrs	r4, r4, #2
 8003656:	2600      	movs	r6, #0
 8003658:	42a6      	cmp	r6, r4
 800365a:	d109      	bne.n	8003670 <__libc_init_array+0x24>
 800365c:	4d0b      	ldr	r5, [pc, #44]	; (800368c <__libc_init_array+0x40>)
 800365e:	4c0c      	ldr	r4, [pc, #48]	; (8003690 <__libc_init_array+0x44>)
 8003660:	f001 f824 	bl	80046ac <_init>
 8003664:	1b64      	subs	r4, r4, r5
 8003666:	10a4      	asrs	r4, r4, #2
 8003668:	2600      	movs	r6, #0
 800366a:	42a6      	cmp	r6, r4
 800366c:	d105      	bne.n	800367a <__libc_init_array+0x2e>
 800366e:	bd70      	pop	{r4, r5, r6, pc}
 8003670:	f855 3b04 	ldr.w	r3, [r5], #4
 8003674:	4798      	blx	r3
 8003676:	3601      	adds	r6, #1
 8003678:	e7ee      	b.n	8003658 <__libc_init_array+0xc>
 800367a:	f855 3b04 	ldr.w	r3, [r5], #4
 800367e:	4798      	blx	r3
 8003680:	3601      	adds	r6, #1
 8003682:	e7f2      	b.n	800366a <__libc_init_array+0x1e>
 8003684:	080049b8 	.word	0x080049b8
 8003688:	080049b8 	.word	0x080049b8
 800368c:	080049b8 	.word	0x080049b8
 8003690:	080049bc 	.word	0x080049bc

08003694 <memset>:
 8003694:	4402      	add	r2, r0
 8003696:	4603      	mov	r3, r0
 8003698:	4293      	cmp	r3, r2
 800369a:	d100      	bne.n	800369e <memset+0xa>
 800369c:	4770      	bx	lr
 800369e:	f803 1b01 	strb.w	r1, [r3], #1
 80036a2:	e7f9      	b.n	8003698 <memset+0x4>

080036a4 <iprintf>:
 80036a4:	b40f      	push	{r0, r1, r2, r3}
 80036a6:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <iprintf+0x2c>)
 80036a8:	b513      	push	{r0, r1, r4, lr}
 80036aa:	681c      	ldr	r4, [r3, #0]
 80036ac:	b124      	cbz	r4, 80036b8 <iprintf+0x14>
 80036ae:	69a3      	ldr	r3, [r4, #24]
 80036b0:	b913      	cbnz	r3, 80036b8 <iprintf+0x14>
 80036b2:	4620      	mov	r0, r4
 80036b4:	f000 fa5e 	bl	8003b74 <__sinit>
 80036b8:	ab05      	add	r3, sp, #20
 80036ba:	9a04      	ldr	r2, [sp, #16]
 80036bc:	68a1      	ldr	r1, [r4, #8]
 80036be:	9301      	str	r3, [sp, #4]
 80036c0:	4620      	mov	r0, r4
 80036c2:	f000 fc67 	bl	8003f94 <_vfiprintf_r>
 80036c6:	b002      	add	sp, #8
 80036c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036cc:	b004      	add	sp, #16
 80036ce:	4770      	bx	lr
 80036d0:	20000018 	.word	0x20000018

080036d4 <_puts_r>:
 80036d4:	b570      	push	{r4, r5, r6, lr}
 80036d6:	460e      	mov	r6, r1
 80036d8:	4605      	mov	r5, r0
 80036da:	b118      	cbz	r0, 80036e4 <_puts_r+0x10>
 80036dc:	6983      	ldr	r3, [r0, #24]
 80036de:	b90b      	cbnz	r3, 80036e4 <_puts_r+0x10>
 80036e0:	f000 fa48 	bl	8003b74 <__sinit>
 80036e4:	69ab      	ldr	r3, [r5, #24]
 80036e6:	68ac      	ldr	r4, [r5, #8]
 80036e8:	b913      	cbnz	r3, 80036f0 <_puts_r+0x1c>
 80036ea:	4628      	mov	r0, r5
 80036ec:	f000 fa42 	bl	8003b74 <__sinit>
 80036f0:	4b2c      	ldr	r3, [pc, #176]	; (80037a4 <_puts_r+0xd0>)
 80036f2:	429c      	cmp	r4, r3
 80036f4:	d120      	bne.n	8003738 <_puts_r+0x64>
 80036f6:	686c      	ldr	r4, [r5, #4]
 80036f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80036fa:	07db      	lsls	r3, r3, #31
 80036fc:	d405      	bmi.n	800370a <_puts_r+0x36>
 80036fe:	89a3      	ldrh	r3, [r4, #12]
 8003700:	0598      	lsls	r0, r3, #22
 8003702:	d402      	bmi.n	800370a <_puts_r+0x36>
 8003704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003706:	f000 fad3 	bl	8003cb0 <__retarget_lock_acquire_recursive>
 800370a:	89a3      	ldrh	r3, [r4, #12]
 800370c:	0719      	lsls	r1, r3, #28
 800370e:	d51d      	bpl.n	800374c <_puts_r+0x78>
 8003710:	6923      	ldr	r3, [r4, #16]
 8003712:	b1db      	cbz	r3, 800374c <_puts_r+0x78>
 8003714:	3e01      	subs	r6, #1
 8003716:	68a3      	ldr	r3, [r4, #8]
 8003718:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800371c:	3b01      	subs	r3, #1
 800371e:	60a3      	str	r3, [r4, #8]
 8003720:	bb39      	cbnz	r1, 8003772 <_puts_r+0x9e>
 8003722:	2b00      	cmp	r3, #0
 8003724:	da38      	bge.n	8003798 <_puts_r+0xc4>
 8003726:	4622      	mov	r2, r4
 8003728:	210a      	movs	r1, #10
 800372a:	4628      	mov	r0, r5
 800372c:	f000 f848 	bl	80037c0 <__swbuf_r>
 8003730:	3001      	adds	r0, #1
 8003732:	d011      	beq.n	8003758 <_puts_r+0x84>
 8003734:	250a      	movs	r5, #10
 8003736:	e011      	b.n	800375c <_puts_r+0x88>
 8003738:	4b1b      	ldr	r3, [pc, #108]	; (80037a8 <_puts_r+0xd4>)
 800373a:	429c      	cmp	r4, r3
 800373c:	d101      	bne.n	8003742 <_puts_r+0x6e>
 800373e:	68ac      	ldr	r4, [r5, #8]
 8003740:	e7da      	b.n	80036f8 <_puts_r+0x24>
 8003742:	4b1a      	ldr	r3, [pc, #104]	; (80037ac <_puts_r+0xd8>)
 8003744:	429c      	cmp	r4, r3
 8003746:	bf08      	it	eq
 8003748:	68ec      	ldreq	r4, [r5, #12]
 800374a:	e7d5      	b.n	80036f8 <_puts_r+0x24>
 800374c:	4621      	mov	r1, r4
 800374e:	4628      	mov	r0, r5
 8003750:	f000 f888 	bl	8003864 <__swsetup_r>
 8003754:	2800      	cmp	r0, #0
 8003756:	d0dd      	beq.n	8003714 <_puts_r+0x40>
 8003758:	f04f 35ff 	mov.w	r5, #4294967295
 800375c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800375e:	07da      	lsls	r2, r3, #31
 8003760:	d405      	bmi.n	800376e <_puts_r+0x9a>
 8003762:	89a3      	ldrh	r3, [r4, #12]
 8003764:	059b      	lsls	r3, r3, #22
 8003766:	d402      	bmi.n	800376e <_puts_r+0x9a>
 8003768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800376a:	f000 faa2 	bl	8003cb2 <__retarget_lock_release_recursive>
 800376e:	4628      	mov	r0, r5
 8003770:	bd70      	pop	{r4, r5, r6, pc}
 8003772:	2b00      	cmp	r3, #0
 8003774:	da04      	bge.n	8003780 <_puts_r+0xac>
 8003776:	69a2      	ldr	r2, [r4, #24]
 8003778:	429a      	cmp	r2, r3
 800377a:	dc06      	bgt.n	800378a <_puts_r+0xb6>
 800377c:	290a      	cmp	r1, #10
 800377e:	d004      	beq.n	800378a <_puts_r+0xb6>
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	1c5a      	adds	r2, r3, #1
 8003784:	6022      	str	r2, [r4, #0]
 8003786:	7019      	strb	r1, [r3, #0]
 8003788:	e7c5      	b.n	8003716 <_puts_r+0x42>
 800378a:	4622      	mov	r2, r4
 800378c:	4628      	mov	r0, r5
 800378e:	f000 f817 	bl	80037c0 <__swbuf_r>
 8003792:	3001      	adds	r0, #1
 8003794:	d1bf      	bne.n	8003716 <_puts_r+0x42>
 8003796:	e7df      	b.n	8003758 <_puts_r+0x84>
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	250a      	movs	r5, #10
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	6022      	str	r2, [r4, #0]
 80037a0:	701d      	strb	r5, [r3, #0]
 80037a2:	e7db      	b.n	800375c <_puts_r+0x88>
 80037a4:	0800493c 	.word	0x0800493c
 80037a8:	0800495c 	.word	0x0800495c
 80037ac:	0800491c 	.word	0x0800491c

080037b0 <puts>:
 80037b0:	4b02      	ldr	r3, [pc, #8]	; (80037bc <puts+0xc>)
 80037b2:	4601      	mov	r1, r0
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	f7ff bf8d 	b.w	80036d4 <_puts_r>
 80037ba:	bf00      	nop
 80037bc:	20000018 	.word	0x20000018

080037c0 <__swbuf_r>:
 80037c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037c2:	460e      	mov	r6, r1
 80037c4:	4614      	mov	r4, r2
 80037c6:	4605      	mov	r5, r0
 80037c8:	b118      	cbz	r0, 80037d2 <__swbuf_r+0x12>
 80037ca:	6983      	ldr	r3, [r0, #24]
 80037cc:	b90b      	cbnz	r3, 80037d2 <__swbuf_r+0x12>
 80037ce:	f000 f9d1 	bl	8003b74 <__sinit>
 80037d2:	4b21      	ldr	r3, [pc, #132]	; (8003858 <__swbuf_r+0x98>)
 80037d4:	429c      	cmp	r4, r3
 80037d6:	d12b      	bne.n	8003830 <__swbuf_r+0x70>
 80037d8:	686c      	ldr	r4, [r5, #4]
 80037da:	69a3      	ldr	r3, [r4, #24]
 80037dc:	60a3      	str	r3, [r4, #8]
 80037de:	89a3      	ldrh	r3, [r4, #12]
 80037e0:	071a      	lsls	r2, r3, #28
 80037e2:	d52f      	bpl.n	8003844 <__swbuf_r+0x84>
 80037e4:	6923      	ldr	r3, [r4, #16]
 80037e6:	b36b      	cbz	r3, 8003844 <__swbuf_r+0x84>
 80037e8:	6923      	ldr	r3, [r4, #16]
 80037ea:	6820      	ldr	r0, [r4, #0]
 80037ec:	1ac0      	subs	r0, r0, r3
 80037ee:	6963      	ldr	r3, [r4, #20]
 80037f0:	b2f6      	uxtb	r6, r6
 80037f2:	4283      	cmp	r3, r0
 80037f4:	4637      	mov	r7, r6
 80037f6:	dc04      	bgt.n	8003802 <__swbuf_r+0x42>
 80037f8:	4621      	mov	r1, r4
 80037fa:	4628      	mov	r0, r5
 80037fc:	f000 f926 	bl	8003a4c <_fflush_r>
 8003800:	bb30      	cbnz	r0, 8003850 <__swbuf_r+0x90>
 8003802:	68a3      	ldr	r3, [r4, #8]
 8003804:	3b01      	subs	r3, #1
 8003806:	60a3      	str	r3, [r4, #8]
 8003808:	6823      	ldr	r3, [r4, #0]
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	6022      	str	r2, [r4, #0]
 800380e:	701e      	strb	r6, [r3, #0]
 8003810:	6963      	ldr	r3, [r4, #20]
 8003812:	3001      	adds	r0, #1
 8003814:	4283      	cmp	r3, r0
 8003816:	d004      	beq.n	8003822 <__swbuf_r+0x62>
 8003818:	89a3      	ldrh	r3, [r4, #12]
 800381a:	07db      	lsls	r3, r3, #31
 800381c:	d506      	bpl.n	800382c <__swbuf_r+0x6c>
 800381e:	2e0a      	cmp	r6, #10
 8003820:	d104      	bne.n	800382c <__swbuf_r+0x6c>
 8003822:	4621      	mov	r1, r4
 8003824:	4628      	mov	r0, r5
 8003826:	f000 f911 	bl	8003a4c <_fflush_r>
 800382a:	b988      	cbnz	r0, 8003850 <__swbuf_r+0x90>
 800382c:	4638      	mov	r0, r7
 800382e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003830:	4b0a      	ldr	r3, [pc, #40]	; (800385c <__swbuf_r+0x9c>)
 8003832:	429c      	cmp	r4, r3
 8003834:	d101      	bne.n	800383a <__swbuf_r+0x7a>
 8003836:	68ac      	ldr	r4, [r5, #8]
 8003838:	e7cf      	b.n	80037da <__swbuf_r+0x1a>
 800383a:	4b09      	ldr	r3, [pc, #36]	; (8003860 <__swbuf_r+0xa0>)
 800383c:	429c      	cmp	r4, r3
 800383e:	bf08      	it	eq
 8003840:	68ec      	ldreq	r4, [r5, #12]
 8003842:	e7ca      	b.n	80037da <__swbuf_r+0x1a>
 8003844:	4621      	mov	r1, r4
 8003846:	4628      	mov	r0, r5
 8003848:	f000 f80c 	bl	8003864 <__swsetup_r>
 800384c:	2800      	cmp	r0, #0
 800384e:	d0cb      	beq.n	80037e8 <__swbuf_r+0x28>
 8003850:	f04f 37ff 	mov.w	r7, #4294967295
 8003854:	e7ea      	b.n	800382c <__swbuf_r+0x6c>
 8003856:	bf00      	nop
 8003858:	0800493c 	.word	0x0800493c
 800385c:	0800495c 	.word	0x0800495c
 8003860:	0800491c 	.word	0x0800491c

08003864 <__swsetup_r>:
 8003864:	4b32      	ldr	r3, [pc, #200]	; (8003930 <__swsetup_r+0xcc>)
 8003866:	b570      	push	{r4, r5, r6, lr}
 8003868:	681d      	ldr	r5, [r3, #0]
 800386a:	4606      	mov	r6, r0
 800386c:	460c      	mov	r4, r1
 800386e:	b125      	cbz	r5, 800387a <__swsetup_r+0x16>
 8003870:	69ab      	ldr	r3, [r5, #24]
 8003872:	b913      	cbnz	r3, 800387a <__swsetup_r+0x16>
 8003874:	4628      	mov	r0, r5
 8003876:	f000 f97d 	bl	8003b74 <__sinit>
 800387a:	4b2e      	ldr	r3, [pc, #184]	; (8003934 <__swsetup_r+0xd0>)
 800387c:	429c      	cmp	r4, r3
 800387e:	d10f      	bne.n	80038a0 <__swsetup_r+0x3c>
 8003880:	686c      	ldr	r4, [r5, #4]
 8003882:	89a3      	ldrh	r3, [r4, #12]
 8003884:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003888:	0719      	lsls	r1, r3, #28
 800388a:	d42c      	bmi.n	80038e6 <__swsetup_r+0x82>
 800388c:	06dd      	lsls	r5, r3, #27
 800388e:	d411      	bmi.n	80038b4 <__swsetup_r+0x50>
 8003890:	2309      	movs	r3, #9
 8003892:	6033      	str	r3, [r6, #0]
 8003894:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003898:	81a3      	strh	r3, [r4, #12]
 800389a:	f04f 30ff 	mov.w	r0, #4294967295
 800389e:	e03e      	b.n	800391e <__swsetup_r+0xba>
 80038a0:	4b25      	ldr	r3, [pc, #148]	; (8003938 <__swsetup_r+0xd4>)
 80038a2:	429c      	cmp	r4, r3
 80038a4:	d101      	bne.n	80038aa <__swsetup_r+0x46>
 80038a6:	68ac      	ldr	r4, [r5, #8]
 80038a8:	e7eb      	b.n	8003882 <__swsetup_r+0x1e>
 80038aa:	4b24      	ldr	r3, [pc, #144]	; (800393c <__swsetup_r+0xd8>)
 80038ac:	429c      	cmp	r4, r3
 80038ae:	bf08      	it	eq
 80038b0:	68ec      	ldreq	r4, [r5, #12]
 80038b2:	e7e6      	b.n	8003882 <__swsetup_r+0x1e>
 80038b4:	0758      	lsls	r0, r3, #29
 80038b6:	d512      	bpl.n	80038de <__swsetup_r+0x7a>
 80038b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038ba:	b141      	cbz	r1, 80038ce <__swsetup_r+0x6a>
 80038bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038c0:	4299      	cmp	r1, r3
 80038c2:	d002      	beq.n	80038ca <__swsetup_r+0x66>
 80038c4:	4630      	mov	r0, r6
 80038c6:	f000 fa5b 	bl	8003d80 <_free_r>
 80038ca:	2300      	movs	r3, #0
 80038cc:	6363      	str	r3, [r4, #52]	; 0x34
 80038ce:	89a3      	ldrh	r3, [r4, #12]
 80038d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80038d4:	81a3      	strh	r3, [r4, #12]
 80038d6:	2300      	movs	r3, #0
 80038d8:	6063      	str	r3, [r4, #4]
 80038da:	6923      	ldr	r3, [r4, #16]
 80038dc:	6023      	str	r3, [r4, #0]
 80038de:	89a3      	ldrh	r3, [r4, #12]
 80038e0:	f043 0308 	orr.w	r3, r3, #8
 80038e4:	81a3      	strh	r3, [r4, #12]
 80038e6:	6923      	ldr	r3, [r4, #16]
 80038e8:	b94b      	cbnz	r3, 80038fe <__swsetup_r+0x9a>
 80038ea:	89a3      	ldrh	r3, [r4, #12]
 80038ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80038f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038f4:	d003      	beq.n	80038fe <__swsetup_r+0x9a>
 80038f6:	4621      	mov	r1, r4
 80038f8:	4630      	mov	r0, r6
 80038fa:	f000 fa01 	bl	8003d00 <__smakebuf_r>
 80038fe:	89a0      	ldrh	r0, [r4, #12]
 8003900:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003904:	f010 0301 	ands.w	r3, r0, #1
 8003908:	d00a      	beq.n	8003920 <__swsetup_r+0xbc>
 800390a:	2300      	movs	r3, #0
 800390c:	60a3      	str	r3, [r4, #8]
 800390e:	6963      	ldr	r3, [r4, #20]
 8003910:	425b      	negs	r3, r3
 8003912:	61a3      	str	r3, [r4, #24]
 8003914:	6923      	ldr	r3, [r4, #16]
 8003916:	b943      	cbnz	r3, 800392a <__swsetup_r+0xc6>
 8003918:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800391c:	d1ba      	bne.n	8003894 <__swsetup_r+0x30>
 800391e:	bd70      	pop	{r4, r5, r6, pc}
 8003920:	0781      	lsls	r1, r0, #30
 8003922:	bf58      	it	pl
 8003924:	6963      	ldrpl	r3, [r4, #20]
 8003926:	60a3      	str	r3, [r4, #8]
 8003928:	e7f4      	b.n	8003914 <__swsetup_r+0xb0>
 800392a:	2000      	movs	r0, #0
 800392c:	e7f7      	b.n	800391e <__swsetup_r+0xba>
 800392e:	bf00      	nop
 8003930:	20000018 	.word	0x20000018
 8003934:	0800493c 	.word	0x0800493c
 8003938:	0800495c 	.word	0x0800495c
 800393c:	0800491c 	.word	0x0800491c

08003940 <__sflush_r>:
 8003940:	898a      	ldrh	r2, [r1, #12]
 8003942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003946:	4605      	mov	r5, r0
 8003948:	0710      	lsls	r0, r2, #28
 800394a:	460c      	mov	r4, r1
 800394c:	d458      	bmi.n	8003a00 <__sflush_r+0xc0>
 800394e:	684b      	ldr	r3, [r1, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	dc05      	bgt.n	8003960 <__sflush_r+0x20>
 8003954:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003956:	2b00      	cmp	r3, #0
 8003958:	dc02      	bgt.n	8003960 <__sflush_r+0x20>
 800395a:	2000      	movs	r0, #0
 800395c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003962:	2e00      	cmp	r6, #0
 8003964:	d0f9      	beq.n	800395a <__sflush_r+0x1a>
 8003966:	2300      	movs	r3, #0
 8003968:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800396c:	682f      	ldr	r7, [r5, #0]
 800396e:	602b      	str	r3, [r5, #0]
 8003970:	d032      	beq.n	80039d8 <__sflush_r+0x98>
 8003972:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003974:	89a3      	ldrh	r3, [r4, #12]
 8003976:	075a      	lsls	r2, r3, #29
 8003978:	d505      	bpl.n	8003986 <__sflush_r+0x46>
 800397a:	6863      	ldr	r3, [r4, #4]
 800397c:	1ac0      	subs	r0, r0, r3
 800397e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003980:	b10b      	cbz	r3, 8003986 <__sflush_r+0x46>
 8003982:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003984:	1ac0      	subs	r0, r0, r3
 8003986:	2300      	movs	r3, #0
 8003988:	4602      	mov	r2, r0
 800398a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800398c:	6a21      	ldr	r1, [r4, #32]
 800398e:	4628      	mov	r0, r5
 8003990:	47b0      	blx	r6
 8003992:	1c43      	adds	r3, r0, #1
 8003994:	89a3      	ldrh	r3, [r4, #12]
 8003996:	d106      	bne.n	80039a6 <__sflush_r+0x66>
 8003998:	6829      	ldr	r1, [r5, #0]
 800399a:	291d      	cmp	r1, #29
 800399c:	d82c      	bhi.n	80039f8 <__sflush_r+0xb8>
 800399e:	4a2a      	ldr	r2, [pc, #168]	; (8003a48 <__sflush_r+0x108>)
 80039a0:	40ca      	lsrs	r2, r1
 80039a2:	07d6      	lsls	r6, r2, #31
 80039a4:	d528      	bpl.n	80039f8 <__sflush_r+0xb8>
 80039a6:	2200      	movs	r2, #0
 80039a8:	6062      	str	r2, [r4, #4]
 80039aa:	04d9      	lsls	r1, r3, #19
 80039ac:	6922      	ldr	r2, [r4, #16]
 80039ae:	6022      	str	r2, [r4, #0]
 80039b0:	d504      	bpl.n	80039bc <__sflush_r+0x7c>
 80039b2:	1c42      	adds	r2, r0, #1
 80039b4:	d101      	bne.n	80039ba <__sflush_r+0x7a>
 80039b6:	682b      	ldr	r3, [r5, #0]
 80039b8:	b903      	cbnz	r3, 80039bc <__sflush_r+0x7c>
 80039ba:	6560      	str	r0, [r4, #84]	; 0x54
 80039bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039be:	602f      	str	r7, [r5, #0]
 80039c0:	2900      	cmp	r1, #0
 80039c2:	d0ca      	beq.n	800395a <__sflush_r+0x1a>
 80039c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039c8:	4299      	cmp	r1, r3
 80039ca:	d002      	beq.n	80039d2 <__sflush_r+0x92>
 80039cc:	4628      	mov	r0, r5
 80039ce:	f000 f9d7 	bl	8003d80 <_free_r>
 80039d2:	2000      	movs	r0, #0
 80039d4:	6360      	str	r0, [r4, #52]	; 0x34
 80039d6:	e7c1      	b.n	800395c <__sflush_r+0x1c>
 80039d8:	6a21      	ldr	r1, [r4, #32]
 80039da:	2301      	movs	r3, #1
 80039dc:	4628      	mov	r0, r5
 80039de:	47b0      	blx	r6
 80039e0:	1c41      	adds	r1, r0, #1
 80039e2:	d1c7      	bne.n	8003974 <__sflush_r+0x34>
 80039e4:	682b      	ldr	r3, [r5, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0c4      	beq.n	8003974 <__sflush_r+0x34>
 80039ea:	2b1d      	cmp	r3, #29
 80039ec:	d001      	beq.n	80039f2 <__sflush_r+0xb2>
 80039ee:	2b16      	cmp	r3, #22
 80039f0:	d101      	bne.n	80039f6 <__sflush_r+0xb6>
 80039f2:	602f      	str	r7, [r5, #0]
 80039f4:	e7b1      	b.n	800395a <__sflush_r+0x1a>
 80039f6:	89a3      	ldrh	r3, [r4, #12]
 80039f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039fc:	81a3      	strh	r3, [r4, #12]
 80039fe:	e7ad      	b.n	800395c <__sflush_r+0x1c>
 8003a00:	690f      	ldr	r7, [r1, #16]
 8003a02:	2f00      	cmp	r7, #0
 8003a04:	d0a9      	beq.n	800395a <__sflush_r+0x1a>
 8003a06:	0793      	lsls	r3, r2, #30
 8003a08:	680e      	ldr	r6, [r1, #0]
 8003a0a:	bf08      	it	eq
 8003a0c:	694b      	ldreq	r3, [r1, #20]
 8003a0e:	600f      	str	r7, [r1, #0]
 8003a10:	bf18      	it	ne
 8003a12:	2300      	movne	r3, #0
 8003a14:	eba6 0807 	sub.w	r8, r6, r7
 8003a18:	608b      	str	r3, [r1, #8]
 8003a1a:	f1b8 0f00 	cmp.w	r8, #0
 8003a1e:	dd9c      	ble.n	800395a <__sflush_r+0x1a>
 8003a20:	6a21      	ldr	r1, [r4, #32]
 8003a22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a24:	4643      	mov	r3, r8
 8003a26:	463a      	mov	r2, r7
 8003a28:	4628      	mov	r0, r5
 8003a2a:	47b0      	blx	r6
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	dc06      	bgt.n	8003a3e <__sflush_r+0xfe>
 8003a30:	89a3      	ldrh	r3, [r4, #12]
 8003a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a36:	81a3      	strh	r3, [r4, #12]
 8003a38:	f04f 30ff 	mov.w	r0, #4294967295
 8003a3c:	e78e      	b.n	800395c <__sflush_r+0x1c>
 8003a3e:	4407      	add	r7, r0
 8003a40:	eba8 0800 	sub.w	r8, r8, r0
 8003a44:	e7e9      	b.n	8003a1a <__sflush_r+0xda>
 8003a46:	bf00      	nop
 8003a48:	20400001 	.word	0x20400001

08003a4c <_fflush_r>:
 8003a4c:	b538      	push	{r3, r4, r5, lr}
 8003a4e:	690b      	ldr	r3, [r1, #16]
 8003a50:	4605      	mov	r5, r0
 8003a52:	460c      	mov	r4, r1
 8003a54:	b913      	cbnz	r3, 8003a5c <_fflush_r+0x10>
 8003a56:	2500      	movs	r5, #0
 8003a58:	4628      	mov	r0, r5
 8003a5a:	bd38      	pop	{r3, r4, r5, pc}
 8003a5c:	b118      	cbz	r0, 8003a66 <_fflush_r+0x1a>
 8003a5e:	6983      	ldr	r3, [r0, #24]
 8003a60:	b90b      	cbnz	r3, 8003a66 <_fflush_r+0x1a>
 8003a62:	f000 f887 	bl	8003b74 <__sinit>
 8003a66:	4b14      	ldr	r3, [pc, #80]	; (8003ab8 <_fflush_r+0x6c>)
 8003a68:	429c      	cmp	r4, r3
 8003a6a:	d11b      	bne.n	8003aa4 <_fflush_r+0x58>
 8003a6c:	686c      	ldr	r4, [r5, #4]
 8003a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0ef      	beq.n	8003a56 <_fflush_r+0xa>
 8003a76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a78:	07d0      	lsls	r0, r2, #31
 8003a7a:	d404      	bmi.n	8003a86 <_fflush_r+0x3a>
 8003a7c:	0599      	lsls	r1, r3, #22
 8003a7e:	d402      	bmi.n	8003a86 <_fflush_r+0x3a>
 8003a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a82:	f000 f915 	bl	8003cb0 <__retarget_lock_acquire_recursive>
 8003a86:	4628      	mov	r0, r5
 8003a88:	4621      	mov	r1, r4
 8003a8a:	f7ff ff59 	bl	8003940 <__sflush_r>
 8003a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a90:	07da      	lsls	r2, r3, #31
 8003a92:	4605      	mov	r5, r0
 8003a94:	d4e0      	bmi.n	8003a58 <_fflush_r+0xc>
 8003a96:	89a3      	ldrh	r3, [r4, #12]
 8003a98:	059b      	lsls	r3, r3, #22
 8003a9a:	d4dd      	bmi.n	8003a58 <_fflush_r+0xc>
 8003a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a9e:	f000 f908 	bl	8003cb2 <__retarget_lock_release_recursive>
 8003aa2:	e7d9      	b.n	8003a58 <_fflush_r+0xc>
 8003aa4:	4b05      	ldr	r3, [pc, #20]	; (8003abc <_fflush_r+0x70>)
 8003aa6:	429c      	cmp	r4, r3
 8003aa8:	d101      	bne.n	8003aae <_fflush_r+0x62>
 8003aaa:	68ac      	ldr	r4, [r5, #8]
 8003aac:	e7df      	b.n	8003a6e <_fflush_r+0x22>
 8003aae:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <_fflush_r+0x74>)
 8003ab0:	429c      	cmp	r4, r3
 8003ab2:	bf08      	it	eq
 8003ab4:	68ec      	ldreq	r4, [r5, #12]
 8003ab6:	e7da      	b.n	8003a6e <_fflush_r+0x22>
 8003ab8:	0800493c 	.word	0x0800493c
 8003abc:	0800495c 	.word	0x0800495c
 8003ac0:	0800491c 	.word	0x0800491c

08003ac4 <std>:
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	b510      	push	{r4, lr}
 8003ac8:	4604      	mov	r4, r0
 8003aca:	e9c0 3300 	strd	r3, r3, [r0]
 8003ace:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ad2:	6083      	str	r3, [r0, #8]
 8003ad4:	8181      	strh	r1, [r0, #12]
 8003ad6:	6643      	str	r3, [r0, #100]	; 0x64
 8003ad8:	81c2      	strh	r2, [r0, #14]
 8003ada:	6183      	str	r3, [r0, #24]
 8003adc:	4619      	mov	r1, r3
 8003ade:	2208      	movs	r2, #8
 8003ae0:	305c      	adds	r0, #92	; 0x5c
 8003ae2:	f7ff fdd7 	bl	8003694 <memset>
 8003ae6:	4b05      	ldr	r3, [pc, #20]	; (8003afc <std+0x38>)
 8003ae8:	6263      	str	r3, [r4, #36]	; 0x24
 8003aea:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <std+0x3c>)
 8003aec:	62a3      	str	r3, [r4, #40]	; 0x28
 8003aee:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <std+0x40>)
 8003af0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003af2:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <std+0x44>)
 8003af4:	6224      	str	r4, [r4, #32]
 8003af6:	6323      	str	r3, [r4, #48]	; 0x30
 8003af8:	bd10      	pop	{r4, pc}
 8003afa:	bf00      	nop
 8003afc:	0800453d 	.word	0x0800453d
 8003b00:	0800455f 	.word	0x0800455f
 8003b04:	08004597 	.word	0x08004597
 8003b08:	080045bb 	.word	0x080045bb

08003b0c <_cleanup_r>:
 8003b0c:	4901      	ldr	r1, [pc, #4]	; (8003b14 <_cleanup_r+0x8>)
 8003b0e:	f000 b8af 	b.w	8003c70 <_fwalk_reent>
 8003b12:	bf00      	nop
 8003b14:	08003a4d 	.word	0x08003a4d

08003b18 <__sfmoreglue>:
 8003b18:	b570      	push	{r4, r5, r6, lr}
 8003b1a:	2268      	movs	r2, #104	; 0x68
 8003b1c:	1e4d      	subs	r5, r1, #1
 8003b1e:	4355      	muls	r5, r2
 8003b20:	460e      	mov	r6, r1
 8003b22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003b26:	f000 f997 	bl	8003e58 <_malloc_r>
 8003b2a:	4604      	mov	r4, r0
 8003b2c:	b140      	cbz	r0, 8003b40 <__sfmoreglue+0x28>
 8003b2e:	2100      	movs	r1, #0
 8003b30:	e9c0 1600 	strd	r1, r6, [r0]
 8003b34:	300c      	adds	r0, #12
 8003b36:	60a0      	str	r0, [r4, #8]
 8003b38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003b3c:	f7ff fdaa 	bl	8003694 <memset>
 8003b40:	4620      	mov	r0, r4
 8003b42:	bd70      	pop	{r4, r5, r6, pc}

08003b44 <__sfp_lock_acquire>:
 8003b44:	4801      	ldr	r0, [pc, #4]	; (8003b4c <__sfp_lock_acquire+0x8>)
 8003b46:	f000 b8b3 	b.w	8003cb0 <__retarget_lock_acquire_recursive>
 8003b4a:	bf00      	nop
 8003b4c:	20000121 	.word	0x20000121

08003b50 <__sfp_lock_release>:
 8003b50:	4801      	ldr	r0, [pc, #4]	; (8003b58 <__sfp_lock_release+0x8>)
 8003b52:	f000 b8ae 	b.w	8003cb2 <__retarget_lock_release_recursive>
 8003b56:	bf00      	nop
 8003b58:	20000121 	.word	0x20000121

08003b5c <__sinit_lock_acquire>:
 8003b5c:	4801      	ldr	r0, [pc, #4]	; (8003b64 <__sinit_lock_acquire+0x8>)
 8003b5e:	f000 b8a7 	b.w	8003cb0 <__retarget_lock_acquire_recursive>
 8003b62:	bf00      	nop
 8003b64:	20000122 	.word	0x20000122

08003b68 <__sinit_lock_release>:
 8003b68:	4801      	ldr	r0, [pc, #4]	; (8003b70 <__sinit_lock_release+0x8>)
 8003b6a:	f000 b8a2 	b.w	8003cb2 <__retarget_lock_release_recursive>
 8003b6e:	bf00      	nop
 8003b70:	20000122 	.word	0x20000122

08003b74 <__sinit>:
 8003b74:	b510      	push	{r4, lr}
 8003b76:	4604      	mov	r4, r0
 8003b78:	f7ff fff0 	bl	8003b5c <__sinit_lock_acquire>
 8003b7c:	69a3      	ldr	r3, [r4, #24]
 8003b7e:	b11b      	cbz	r3, 8003b88 <__sinit+0x14>
 8003b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b84:	f7ff bff0 	b.w	8003b68 <__sinit_lock_release>
 8003b88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003b8c:	6523      	str	r3, [r4, #80]	; 0x50
 8003b8e:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <__sinit+0x68>)
 8003b90:	4a13      	ldr	r2, [pc, #76]	; (8003be0 <__sinit+0x6c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	62a2      	str	r2, [r4, #40]	; 0x28
 8003b96:	42a3      	cmp	r3, r4
 8003b98:	bf04      	itt	eq
 8003b9a:	2301      	moveq	r3, #1
 8003b9c:	61a3      	streq	r3, [r4, #24]
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	f000 f820 	bl	8003be4 <__sfp>
 8003ba4:	6060      	str	r0, [r4, #4]
 8003ba6:	4620      	mov	r0, r4
 8003ba8:	f000 f81c 	bl	8003be4 <__sfp>
 8003bac:	60a0      	str	r0, [r4, #8]
 8003bae:	4620      	mov	r0, r4
 8003bb0:	f000 f818 	bl	8003be4 <__sfp>
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	60e0      	str	r0, [r4, #12]
 8003bb8:	2104      	movs	r1, #4
 8003bba:	6860      	ldr	r0, [r4, #4]
 8003bbc:	f7ff ff82 	bl	8003ac4 <std>
 8003bc0:	68a0      	ldr	r0, [r4, #8]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	2109      	movs	r1, #9
 8003bc6:	f7ff ff7d 	bl	8003ac4 <std>
 8003bca:	68e0      	ldr	r0, [r4, #12]
 8003bcc:	2202      	movs	r2, #2
 8003bce:	2112      	movs	r1, #18
 8003bd0:	f7ff ff78 	bl	8003ac4 <std>
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	61a3      	str	r3, [r4, #24]
 8003bd8:	e7d2      	b.n	8003b80 <__sinit+0xc>
 8003bda:	bf00      	nop
 8003bdc:	08004918 	.word	0x08004918
 8003be0:	08003b0d 	.word	0x08003b0d

08003be4 <__sfp>:
 8003be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be6:	4607      	mov	r7, r0
 8003be8:	f7ff ffac 	bl	8003b44 <__sfp_lock_acquire>
 8003bec:	4b1e      	ldr	r3, [pc, #120]	; (8003c68 <__sfp+0x84>)
 8003bee:	681e      	ldr	r6, [r3, #0]
 8003bf0:	69b3      	ldr	r3, [r6, #24]
 8003bf2:	b913      	cbnz	r3, 8003bfa <__sfp+0x16>
 8003bf4:	4630      	mov	r0, r6
 8003bf6:	f7ff ffbd 	bl	8003b74 <__sinit>
 8003bfa:	3648      	adds	r6, #72	; 0x48
 8003bfc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003c00:	3b01      	subs	r3, #1
 8003c02:	d503      	bpl.n	8003c0c <__sfp+0x28>
 8003c04:	6833      	ldr	r3, [r6, #0]
 8003c06:	b30b      	cbz	r3, 8003c4c <__sfp+0x68>
 8003c08:	6836      	ldr	r6, [r6, #0]
 8003c0a:	e7f7      	b.n	8003bfc <__sfp+0x18>
 8003c0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003c10:	b9d5      	cbnz	r5, 8003c48 <__sfp+0x64>
 8003c12:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <__sfp+0x88>)
 8003c14:	60e3      	str	r3, [r4, #12]
 8003c16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003c1a:	6665      	str	r5, [r4, #100]	; 0x64
 8003c1c:	f000 f847 	bl	8003cae <__retarget_lock_init_recursive>
 8003c20:	f7ff ff96 	bl	8003b50 <__sfp_lock_release>
 8003c24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003c28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003c2c:	6025      	str	r5, [r4, #0]
 8003c2e:	61a5      	str	r5, [r4, #24]
 8003c30:	2208      	movs	r2, #8
 8003c32:	4629      	mov	r1, r5
 8003c34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003c38:	f7ff fd2c 	bl	8003694 <memset>
 8003c3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003c40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003c44:	4620      	mov	r0, r4
 8003c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c48:	3468      	adds	r4, #104	; 0x68
 8003c4a:	e7d9      	b.n	8003c00 <__sfp+0x1c>
 8003c4c:	2104      	movs	r1, #4
 8003c4e:	4638      	mov	r0, r7
 8003c50:	f7ff ff62 	bl	8003b18 <__sfmoreglue>
 8003c54:	4604      	mov	r4, r0
 8003c56:	6030      	str	r0, [r6, #0]
 8003c58:	2800      	cmp	r0, #0
 8003c5a:	d1d5      	bne.n	8003c08 <__sfp+0x24>
 8003c5c:	f7ff ff78 	bl	8003b50 <__sfp_lock_release>
 8003c60:	230c      	movs	r3, #12
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	e7ee      	b.n	8003c44 <__sfp+0x60>
 8003c66:	bf00      	nop
 8003c68:	08004918 	.word	0x08004918
 8003c6c:	ffff0001 	.word	0xffff0001

08003c70 <_fwalk_reent>:
 8003c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c74:	4606      	mov	r6, r0
 8003c76:	4688      	mov	r8, r1
 8003c78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003c7c:	2700      	movs	r7, #0
 8003c7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c82:	f1b9 0901 	subs.w	r9, r9, #1
 8003c86:	d505      	bpl.n	8003c94 <_fwalk_reent+0x24>
 8003c88:	6824      	ldr	r4, [r4, #0]
 8003c8a:	2c00      	cmp	r4, #0
 8003c8c:	d1f7      	bne.n	8003c7e <_fwalk_reent+0xe>
 8003c8e:	4638      	mov	r0, r7
 8003c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c94:	89ab      	ldrh	r3, [r5, #12]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d907      	bls.n	8003caa <_fwalk_reent+0x3a>
 8003c9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	d003      	beq.n	8003caa <_fwalk_reent+0x3a>
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	4630      	mov	r0, r6
 8003ca6:	47c0      	blx	r8
 8003ca8:	4307      	orrs	r7, r0
 8003caa:	3568      	adds	r5, #104	; 0x68
 8003cac:	e7e9      	b.n	8003c82 <_fwalk_reent+0x12>

08003cae <__retarget_lock_init_recursive>:
 8003cae:	4770      	bx	lr

08003cb0 <__retarget_lock_acquire_recursive>:
 8003cb0:	4770      	bx	lr

08003cb2 <__retarget_lock_release_recursive>:
 8003cb2:	4770      	bx	lr

08003cb4 <__swhatbuf_r>:
 8003cb4:	b570      	push	{r4, r5, r6, lr}
 8003cb6:	460e      	mov	r6, r1
 8003cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cbc:	2900      	cmp	r1, #0
 8003cbe:	b096      	sub	sp, #88	; 0x58
 8003cc0:	4614      	mov	r4, r2
 8003cc2:	461d      	mov	r5, r3
 8003cc4:	da08      	bge.n	8003cd8 <__swhatbuf_r+0x24>
 8003cc6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	602a      	str	r2, [r5, #0]
 8003cce:	061a      	lsls	r2, r3, #24
 8003cd0:	d410      	bmi.n	8003cf4 <__swhatbuf_r+0x40>
 8003cd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cd6:	e00e      	b.n	8003cf6 <__swhatbuf_r+0x42>
 8003cd8:	466a      	mov	r2, sp
 8003cda:	f000 fc95 	bl	8004608 <_fstat_r>
 8003cde:	2800      	cmp	r0, #0
 8003ce0:	dbf1      	blt.n	8003cc6 <__swhatbuf_r+0x12>
 8003ce2:	9a01      	ldr	r2, [sp, #4]
 8003ce4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003ce8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003cec:	425a      	negs	r2, r3
 8003cee:	415a      	adcs	r2, r3
 8003cf0:	602a      	str	r2, [r5, #0]
 8003cf2:	e7ee      	b.n	8003cd2 <__swhatbuf_r+0x1e>
 8003cf4:	2340      	movs	r3, #64	; 0x40
 8003cf6:	2000      	movs	r0, #0
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	b016      	add	sp, #88	; 0x58
 8003cfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08003d00 <__smakebuf_r>:
 8003d00:	898b      	ldrh	r3, [r1, #12]
 8003d02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d04:	079d      	lsls	r5, r3, #30
 8003d06:	4606      	mov	r6, r0
 8003d08:	460c      	mov	r4, r1
 8003d0a:	d507      	bpl.n	8003d1c <__smakebuf_r+0x1c>
 8003d0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d10:	6023      	str	r3, [r4, #0]
 8003d12:	6123      	str	r3, [r4, #16]
 8003d14:	2301      	movs	r3, #1
 8003d16:	6163      	str	r3, [r4, #20]
 8003d18:	b002      	add	sp, #8
 8003d1a:	bd70      	pop	{r4, r5, r6, pc}
 8003d1c:	ab01      	add	r3, sp, #4
 8003d1e:	466a      	mov	r2, sp
 8003d20:	f7ff ffc8 	bl	8003cb4 <__swhatbuf_r>
 8003d24:	9900      	ldr	r1, [sp, #0]
 8003d26:	4605      	mov	r5, r0
 8003d28:	4630      	mov	r0, r6
 8003d2a:	f000 f895 	bl	8003e58 <_malloc_r>
 8003d2e:	b948      	cbnz	r0, 8003d44 <__smakebuf_r+0x44>
 8003d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d34:	059a      	lsls	r2, r3, #22
 8003d36:	d4ef      	bmi.n	8003d18 <__smakebuf_r+0x18>
 8003d38:	f023 0303 	bic.w	r3, r3, #3
 8003d3c:	f043 0302 	orr.w	r3, r3, #2
 8003d40:	81a3      	strh	r3, [r4, #12]
 8003d42:	e7e3      	b.n	8003d0c <__smakebuf_r+0xc>
 8003d44:	4b0d      	ldr	r3, [pc, #52]	; (8003d7c <__smakebuf_r+0x7c>)
 8003d46:	62b3      	str	r3, [r6, #40]	; 0x28
 8003d48:	89a3      	ldrh	r3, [r4, #12]
 8003d4a:	6020      	str	r0, [r4, #0]
 8003d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d50:	81a3      	strh	r3, [r4, #12]
 8003d52:	9b00      	ldr	r3, [sp, #0]
 8003d54:	6163      	str	r3, [r4, #20]
 8003d56:	9b01      	ldr	r3, [sp, #4]
 8003d58:	6120      	str	r0, [r4, #16]
 8003d5a:	b15b      	cbz	r3, 8003d74 <__smakebuf_r+0x74>
 8003d5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d60:	4630      	mov	r0, r6
 8003d62:	f000 fc63 	bl	800462c <_isatty_r>
 8003d66:	b128      	cbz	r0, 8003d74 <__smakebuf_r+0x74>
 8003d68:	89a3      	ldrh	r3, [r4, #12]
 8003d6a:	f023 0303 	bic.w	r3, r3, #3
 8003d6e:	f043 0301 	orr.w	r3, r3, #1
 8003d72:	81a3      	strh	r3, [r4, #12]
 8003d74:	89a0      	ldrh	r0, [r4, #12]
 8003d76:	4305      	orrs	r5, r0
 8003d78:	81a5      	strh	r5, [r4, #12]
 8003d7a:	e7cd      	b.n	8003d18 <__smakebuf_r+0x18>
 8003d7c:	08003b0d 	.word	0x08003b0d

08003d80 <_free_r>:
 8003d80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d82:	2900      	cmp	r1, #0
 8003d84:	d044      	beq.n	8003e10 <_free_r+0x90>
 8003d86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d8a:	9001      	str	r0, [sp, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f1a1 0404 	sub.w	r4, r1, #4
 8003d92:	bfb8      	it	lt
 8003d94:	18e4      	addlt	r4, r4, r3
 8003d96:	f000 fc6b 	bl	8004670 <__malloc_lock>
 8003d9a:	4a1e      	ldr	r2, [pc, #120]	; (8003e14 <_free_r+0x94>)
 8003d9c:	9801      	ldr	r0, [sp, #4]
 8003d9e:	6813      	ldr	r3, [r2, #0]
 8003da0:	b933      	cbnz	r3, 8003db0 <_free_r+0x30>
 8003da2:	6063      	str	r3, [r4, #4]
 8003da4:	6014      	str	r4, [r2, #0]
 8003da6:	b003      	add	sp, #12
 8003da8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003dac:	f000 bc66 	b.w	800467c <__malloc_unlock>
 8003db0:	42a3      	cmp	r3, r4
 8003db2:	d908      	bls.n	8003dc6 <_free_r+0x46>
 8003db4:	6825      	ldr	r5, [r4, #0]
 8003db6:	1961      	adds	r1, r4, r5
 8003db8:	428b      	cmp	r3, r1
 8003dba:	bf01      	itttt	eq
 8003dbc:	6819      	ldreq	r1, [r3, #0]
 8003dbe:	685b      	ldreq	r3, [r3, #4]
 8003dc0:	1949      	addeq	r1, r1, r5
 8003dc2:	6021      	streq	r1, [r4, #0]
 8003dc4:	e7ed      	b.n	8003da2 <_free_r+0x22>
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	b10b      	cbz	r3, 8003dd0 <_free_r+0x50>
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	d9fa      	bls.n	8003dc6 <_free_r+0x46>
 8003dd0:	6811      	ldr	r1, [r2, #0]
 8003dd2:	1855      	adds	r5, r2, r1
 8003dd4:	42a5      	cmp	r5, r4
 8003dd6:	d10b      	bne.n	8003df0 <_free_r+0x70>
 8003dd8:	6824      	ldr	r4, [r4, #0]
 8003dda:	4421      	add	r1, r4
 8003ddc:	1854      	adds	r4, r2, r1
 8003dde:	42a3      	cmp	r3, r4
 8003de0:	6011      	str	r1, [r2, #0]
 8003de2:	d1e0      	bne.n	8003da6 <_free_r+0x26>
 8003de4:	681c      	ldr	r4, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	6053      	str	r3, [r2, #4]
 8003dea:	4421      	add	r1, r4
 8003dec:	6011      	str	r1, [r2, #0]
 8003dee:	e7da      	b.n	8003da6 <_free_r+0x26>
 8003df0:	d902      	bls.n	8003df8 <_free_r+0x78>
 8003df2:	230c      	movs	r3, #12
 8003df4:	6003      	str	r3, [r0, #0]
 8003df6:	e7d6      	b.n	8003da6 <_free_r+0x26>
 8003df8:	6825      	ldr	r5, [r4, #0]
 8003dfa:	1961      	adds	r1, r4, r5
 8003dfc:	428b      	cmp	r3, r1
 8003dfe:	bf04      	itt	eq
 8003e00:	6819      	ldreq	r1, [r3, #0]
 8003e02:	685b      	ldreq	r3, [r3, #4]
 8003e04:	6063      	str	r3, [r4, #4]
 8003e06:	bf04      	itt	eq
 8003e08:	1949      	addeq	r1, r1, r5
 8003e0a:	6021      	streq	r1, [r4, #0]
 8003e0c:	6054      	str	r4, [r2, #4]
 8003e0e:	e7ca      	b.n	8003da6 <_free_r+0x26>
 8003e10:	b003      	add	sp, #12
 8003e12:	bd30      	pop	{r4, r5, pc}
 8003e14:	20000124 	.word	0x20000124

08003e18 <sbrk_aligned>:
 8003e18:	b570      	push	{r4, r5, r6, lr}
 8003e1a:	4e0e      	ldr	r6, [pc, #56]	; (8003e54 <sbrk_aligned+0x3c>)
 8003e1c:	460c      	mov	r4, r1
 8003e1e:	6831      	ldr	r1, [r6, #0]
 8003e20:	4605      	mov	r5, r0
 8003e22:	b911      	cbnz	r1, 8003e2a <sbrk_aligned+0x12>
 8003e24:	f000 fb7a 	bl	800451c <_sbrk_r>
 8003e28:	6030      	str	r0, [r6, #0]
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	f000 fb75 	bl	800451c <_sbrk_r>
 8003e32:	1c43      	adds	r3, r0, #1
 8003e34:	d00a      	beq.n	8003e4c <sbrk_aligned+0x34>
 8003e36:	1cc4      	adds	r4, r0, #3
 8003e38:	f024 0403 	bic.w	r4, r4, #3
 8003e3c:	42a0      	cmp	r0, r4
 8003e3e:	d007      	beq.n	8003e50 <sbrk_aligned+0x38>
 8003e40:	1a21      	subs	r1, r4, r0
 8003e42:	4628      	mov	r0, r5
 8003e44:	f000 fb6a 	bl	800451c <_sbrk_r>
 8003e48:	3001      	adds	r0, #1
 8003e4a:	d101      	bne.n	8003e50 <sbrk_aligned+0x38>
 8003e4c:	f04f 34ff 	mov.w	r4, #4294967295
 8003e50:	4620      	mov	r0, r4
 8003e52:	bd70      	pop	{r4, r5, r6, pc}
 8003e54:	20000128 	.word	0x20000128

08003e58 <_malloc_r>:
 8003e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e5c:	1ccd      	adds	r5, r1, #3
 8003e5e:	f025 0503 	bic.w	r5, r5, #3
 8003e62:	3508      	adds	r5, #8
 8003e64:	2d0c      	cmp	r5, #12
 8003e66:	bf38      	it	cc
 8003e68:	250c      	movcc	r5, #12
 8003e6a:	2d00      	cmp	r5, #0
 8003e6c:	4607      	mov	r7, r0
 8003e6e:	db01      	blt.n	8003e74 <_malloc_r+0x1c>
 8003e70:	42a9      	cmp	r1, r5
 8003e72:	d905      	bls.n	8003e80 <_malloc_r+0x28>
 8003e74:	230c      	movs	r3, #12
 8003e76:	603b      	str	r3, [r7, #0]
 8003e78:	2600      	movs	r6, #0
 8003e7a:	4630      	mov	r0, r6
 8003e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e80:	4e2e      	ldr	r6, [pc, #184]	; (8003f3c <_malloc_r+0xe4>)
 8003e82:	f000 fbf5 	bl	8004670 <__malloc_lock>
 8003e86:	6833      	ldr	r3, [r6, #0]
 8003e88:	461c      	mov	r4, r3
 8003e8a:	bb34      	cbnz	r4, 8003eda <_malloc_r+0x82>
 8003e8c:	4629      	mov	r1, r5
 8003e8e:	4638      	mov	r0, r7
 8003e90:	f7ff ffc2 	bl	8003e18 <sbrk_aligned>
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	4604      	mov	r4, r0
 8003e98:	d14d      	bne.n	8003f36 <_malloc_r+0xde>
 8003e9a:	6834      	ldr	r4, [r6, #0]
 8003e9c:	4626      	mov	r6, r4
 8003e9e:	2e00      	cmp	r6, #0
 8003ea0:	d140      	bne.n	8003f24 <_malloc_r+0xcc>
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	4631      	mov	r1, r6
 8003ea6:	4638      	mov	r0, r7
 8003ea8:	eb04 0803 	add.w	r8, r4, r3
 8003eac:	f000 fb36 	bl	800451c <_sbrk_r>
 8003eb0:	4580      	cmp	r8, r0
 8003eb2:	d13a      	bne.n	8003f2a <_malloc_r+0xd2>
 8003eb4:	6821      	ldr	r1, [r4, #0]
 8003eb6:	3503      	adds	r5, #3
 8003eb8:	1a6d      	subs	r5, r5, r1
 8003eba:	f025 0503 	bic.w	r5, r5, #3
 8003ebe:	3508      	adds	r5, #8
 8003ec0:	2d0c      	cmp	r5, #12
 8003ec2:	bf38      	it	cc
 8003ec4:	250c      	movcc	r5, #12
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	4638      	mov	r0, r7
 8003eca:	f7ff ffa5 	bl	8003e18 <sbrk_aligned>
 8003ece:	3001      	adds	r0, #1
 8003ed0:	d02b      	beq.n	8003f2a <_malloc_r+0xd2>
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	442b      	add	r3, r5
 8003ed6:	6023      	str	r3, [r4, #0]
 8003ed8:	e00e      	b.n	8003ef8 <_malloc_r+0xa0>
 8003eda:	6822      	ldr	r2, [r4, #0]
 8003edc:	1b52      	subs	r2, r2, r5
 8003ede:	d41e      	bmi.n	8003f1e <_malloc_r+0xc6>
 8003ee0:	2a0b      	cmp	r2, #11
 8003ee2:	d916      	bls.n	8003f12 <_malloc_r+0xba>
 8003ee4:	1961      	adds	r1, r4, r5
 8003ee6:	42a3      	cmp	r3, r4
 8003ee8:	6025      	str	r5, [r4, #0]
 8003eea:	bf18      	it	ne
 8003eec:	6059      	strne	r1, [r3, #4]
 8003eee:	6863      	ldr	r3, [r4, #4]
 8003ef0:	bf08      	it	eq
 8003ef2:	6031      	streq	r1, [r6, #0]
 8003ef4:	5162      	str	r2, [r4, r5]
 8003ef6:	604b      	str	r3, [r1, #4]
 8003ef8:	4638      	mov	r0, r7
 8003efa:	f104 060b 	add.w	r6, r4, #11
 8003efe:	f000 fbbd 	bl	800467c <__malloc_unlock>
 8003f02:	f026 0607 	bic.w	r6, r6, #7
 8003f06:	1d23      	adds	r3, r4, #4
 8003f08:	1af2      	subs	r2, r6, r3
 8003f0a:	d0b6      	beq.n	8003e7a <_malloc_r+0x22>
 8003f0c:	1b9b      	subs	r3, r3, r6
 8003f0e:	50a3      	str	r3, [r4, r2]
 8003f10:	e7b3      	b.n	8003e7a <_malloc_r+0x22>
 8003f12:	6862      	ldr	r2, [r4, #4]
 8003f14:	42a3      	cmp	r3, r4
 8003f16:	bf0c      	ite	eq
 8003f18:	6032      	streq	r2, [r6, #0]
 8003f1a:	605a      	strne	r2, [r3, #4]
 8003f1c:	e7ec      	b.n	8003ef8 <_malloc_r+0xa0>
 8003f1e:	4623      	mov	r3, r4
 8003f20:	6864      	ldr	r4, [r4, #4]
 8003f22:	e7b2      	b.n	8003e8a <_malloc_r+0x32>
 8003f24:	4634      	mov	r4, r6
 8003f26:	6876      	ldr	r6, [r6, #4]
 8003f28:	e7b9      	b.n	8003e9e <_malloc_r+0x46>
 8003f2a:	230c      	movs	r3, #12
 8003f2c:	603b      	str	r3, [r7, #0]
 8003f2e:	4638      	mov	r0, r7
 8003f30:	f000 fba4 	bl	800467c <__malloc_unlock>
 8003f34:	e7a1      	b.n	8003e7a <_malloc_r+0x22>
 8003f36:	6025      	str	r5, [r4, #0]
 8003f38:	e7de      	b.n	8003ef8 <_malloc_r+0xa0>
 8003f3a:	bf00      	nop
 8003f3c:	20000124 	.word	0x20000124

08003f40 <__sfputc_r>:
 8003f40:	6893      	ldr	r3, [r2, #8]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	b410      	push	{r4}
 8003f48:	6093      	str	r3, [r2, #8]
 8003f4a:	da08      	bge.n	8003f5e <__sfputc_r+0x1e>
 8003f4c:	6994      	ldr	r4, [r2, #24]
 8003f4e:	42a3      	cmp	r3, r4
 8003f50:	db01      	blt.n	8003f56 <__sfputc_r+0x16>
 8003f52:	290a      	cmp	r1, #10
 8003f54:	d103      	bne.n	8003f5e <__sfputc_r+0x1e>
 8003f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f5a:	f7ff bc31 	b.w	80037c0 <__swbuf_r>
 8003f5e:	6813      	ldr	r3, [r2, #0]
 8003f60:	1c58      	adds	r0, r3, #1
 8003f62:	6010      	str	r0, [r2, #0]
 8003f64:	7019      	strb	r1, [r3, #0]
 8003f66:	4608      	mov	r0, r1
 8003f68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <__sfputs_r>:
 8003f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f70:	4606      	mov	r6, r0
 8003f72:	460f      	mov	r7, r1
 8003f74:	4614      	mov	r4, r2
 8003f76:	18d5      	adds	r5, r2, r3
 8003f78:	42ac      	cmp	r4, r5
 8003f7a:	d101      	bne.n	8003f80 <__sfputs_r+0x12>
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	e007      	b.n	8003f90 <__sfputs_r+0x22>
 8003f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f84:	463a      	mov	r2, r7
 8003f86:	4630      	mov	r0, r6
 8003f88:	f7ff ffda 	bl	8003f40 <__sfputc_r>
 8003f8c:	1c43      	adds	r3, r0, #1
 8003f8e:	d1f3      	bne.n	8003f78 <__sfputs_r+0xa>
 8003f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f94 <_vfiprintf_r>:
 8003f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f98:	460d      	mov	r5, r1
 8003f9a:	b09d      	sub	sp, #116	; 0x74
 8003f9c:	4614      	mov	r4, r2
 8003f9e:	4698      	mov	r8, r3
 8003fa0:	4606      	mov	r6, r0
 8003fa2:	b118      	cbz	r0, 8003fac <_vfiprintf_r+0x18>
 8003fa4:	6983      	ldr	r3, [r0, #24]
 8003fa6:	b90b      	cbnz	r3, 8003fac <_vfiprintf_r+0x18>
 8003fa8:	f7ff fde4 	bl	8003b74 <__sinit>
 8003fac:	4b89      	ldr	r3, [pc, #548]	; (80041d4 <_vfiprintf_r+0x240>)
 8003fae:	429d      	cmp	r5, r3
 8003fb0:	d11b      	bne.n	8003fea <_vfiprintf_r+0x56>
 8003fb2:	6875      	ldr	r5, [r6, #4]
 8003fb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003fb6:	07d9      	lsls	r1, r3, #31
 8003fb8:	d405      	bmi.n	8003fc6 <_vfiprintf_r+0x32>
 8003fba:	89ab      	ldrh	r3, [r5, #12]
 8003fbc:	059a      	lsls	r2, r3, #22
 8003fbe:	d402      	bmi.n	8003fc6 <_vfiprintf_r+0x32>
 8003fc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003fc2:	f7ff fe75 	bl	8003cb0 <__retarget_lock_acquire_recursive>
 8003fc6:	89ab      	ldrh	r3, [r5, #12]
 8003fc8:	071b      	lsls	r3, r3, #28
 8003fca:	d501      	bpl.n	8003fd0 <_vfiprintf_r+0x3c>
 8003fcc:	692b      	ldr	r3, [r5, #16]
 8003fce:	b9eb      	cbnz	r3, 800400c <_vfiprintf_r+0x78>
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	4630      	mov	r0, r6
 8003fd4:	f7ff fc46 	bl	8003864 <__swsetup_r>
 8003fd8:	b1c0      	cbz	r0, 800400c <_vfiprintf_r+0x78>
 8003fda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003fdc:	07dc      	lsls	r4, r3, #31
 8003fde:	d50e      	bpl.n	8003ffe <_vfiprintf_r+0x6a>
 8003fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe4:	b01d      	add	sp, #116	; 0x74
 8003fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fea:	4b7b      	ldr	r3, [pc, #492]	; (80041d8 <_vfiprintf_r+0x244>)
 8003fec:	429d      	cmp	r5, r3
 8003fee:	d101      	bne.n	8003ff4 <_vfiprintf_r+0x60>
 8003ff0:	68b5      	ldr	r5, [r6, #8]
 8003ff2:	e7df      	b.n	8003fb4 <_vfiprintf_r+0x20>
 8003ff4:	4b79      	ldr	r3, [pc, #484]	; (80041dc <_vfiprintf_r+0x248>)
 8003ff6:	429d      	cmp	r5, r3
 8003ff8:	bf08      	it	eq
 8003ffa:	68f5      	ldreq	r5, [r6, #12]
 8003ffc:	e7da      	b.n	8003fb4 <_vfiprintf_r+0x20>
 8003ffe:	89ab      	ldrh	r3, [r5, #12]
 8004000:	0598      	lsls	r0, r3, #22
 8004002:	d4ed      	bmi.n	8003fe0 <_vfiprintf_r+0x4c>
 8004004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004006:	f7ff fe54 	bl	8003cb2 <__retarget_lock_release_recursive>
 800400a:	e7e9      	b.n	8003fe0 <_vfiprintf_r+0x4c>
 800400c:	2300      	movs	r3, #0
 800400e:	9309      	str	r3, [sp, #36]	; 0x24
 8004010:	2320      	movs	r3, #32
 8004012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004016:	f8cd 800c 	str.w	r8, [sp, #12]
 800401a:	2330      	movs	r3, #48	; 0x30
 800401c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80041e0 <_vfiprintf_r+0x24c>
 8004020:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004024:	f04f 0901 	mov.w	r9, #1
 8004028:	4623      	mov	r3, r4
 800402a:	469a      	mov	sl, r3
 800402c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004030:	b10a      	cbz	r2, 8004036 <_vfiprintf_r+0xa2>
 8004032:	2a25      	cmp	r2, #37	; 0x25
 8004034:	d1f9      	bne.n	800402a <_vfiprintf_r+0x96>
 8004036:	ebba 0b04 	subs.w	fp, sl, r4
 800403a:	d00b      	beq.n	8004054 <_vfiprintf_r+0xc0>
 800403c:	465b      	mov	r3, fp
 800403e:	4622      	mov	r2, r4
 8004040:	4629      	mov	r1, r5
 8004042:	4630      	mov	r0, r6
 8004044:	f7ff ff93 	bl	8003f6e <__sfputs_r>
 8004048:	3001      	adds	r0, #1
 800404a:	f000 80aa 	beq.w	80041a2 <_vfiprintf_r+0x20e>
 800404e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004050:	445a      	add	r2, fp
 8004052:	9209      	str	r2, [sp, #36]	; 0x24
 8004054:	f89a 3000 	ldrb.w	r3, [sl]
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 80a2 	beq.w	80041a2 <_vfiprintf_r+0x20e>
 800405e:	2300      	movs	r3, #0
 8004060:	f04f 32ff 	mov.w	r2, #4294967295
 8004064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004068:	f10a 0a01 	add.w	sl, sl, #1
 800406c:	9304      	str	r3, [sp, #16]
 800406e:	9307      	str	r3, [sp, #28]
 8004070:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004074:	931a      	str	r3, [sp, #104]	; 0x68
 8004076:	4654      	mov	r4, sl
 8004078:	2205      	movs	r2, #5
 800407a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800407e:	4858      	ldr	r0, [pc, #352]	; (80041e0 <_vfiprintf_r+0x24c>)
 8004080:	f7fc f8ae 	bl	80001e0 <memchr>
 8004084:	9a04      	ldr	r2, [sp, #16]
 8004086:	b9d8      	cbnz	r0, 80040c0 <_vfiprintf_r+0x12c>
 8004088:	06d1      	lsls	r1, r2, #27
 800408a:	bf44      	itt	mi
 800408c:	2320      	movmi	r3, #32
 800408e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004092:	0713      	lsls	r3, r2, #28
 8004094:	bf44      	itt	mi
 8004096:	232b      	movmi	r3, #43	; 0x2b
 8004098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800409c:	f89a 3000 	ldrb.w	r3, [sl]
 80040a0:	2b2a      	cmp	r3, #42	; 0x2a
 80040a2:	d015      	beq.n	80040d0 <_vfiprintf_r+0x13c>
 80040a4:	9a07      	ldr	r2, [sp, #28]
 80040a6:	4654      	mov	r4, sl
 80040a8:	2000      	movs	r0, #0
 80040aa:	f04f 0c0a 	mov.w	ip, #10
 80040ae:	4621      	mov	r1, r4
 80040b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040b4:	3b30      	subs	r3, #48	; 0x30
 80040b6:	2b09      	cmp	r3, #9
 80040b8:	d94e      	bls.n	8004158 <_vfiprintf_r+0x1c4>
 80040ba:	b1b0      	cbz	r0, 80040ea <_vfiprintf_r+0x156>
 80040bc:	9207      	str	r2, [sp, #28]
 80040be:	e014      	b.n	80040ea <_vfiprintf_r+0x156>
 80040c0:	eba0 0308 	sub.w	r3, r0, r8
 80040c4:	fa09 f303 	lsl.w	r3, r9, r3
 80040c8:	4313      	orrs	r3, r2
 80040ca:	9304      	str	r3, [sp, #16]
 80040cc:	46a2      	mov	sl, r4
 80040ce:	e7d2      	b.n	8004076 <_vfiprintf_r+0xe2>
 80040d0:	9b03      	ldr	r3, [sp, #12]
 80040d2:	1d19      	adds	r1, r3, #4
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	9103      	str	r1, [sp, #12]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	bfbb      	ittet	lt
 80040dc:	425b      	neglt	r3, r3
 80040de:	f042 0202 	orrlt.w	r2, r2, #2
 80040e2:	9307      	strge	r3, [sp, #28]
 80040e4:	9307      	strlt	r3, [sp, #28]
 80040e6:	bfb8      	it	lt
 80040e8:	9204      	strlt	r2, [sp, #16]
 80040ea:	7823      	ldrb	r3, [r4, #0]
 80040ec:	2b2e      	cmp	r3, #46	; 0x2e
 80040ee:	d10c      	bne.n	800410a <_vfiprintf_r+0x176>
 80040f0:	7863      	ldrb	r3, [r4, #1]
 80040f2:	2b2a      	cmp	r3, #42	; 0x2a
 80040f4:	d135      	bne.n	8004162 <_vfiprintf_r+0x1ce>
 80040f6:	9b03      	ldr	r3, [sp, #12]
 80040f8:	1d1a      	adds	r2, r3, #4
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	9203      	str	r2, [sp, #12]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bfb8      	it	lt
 8004102:	f04f 33ff 	movlt.w	r3, #4294967295
 8004106:	3402      	adds	r4, #2
 8004108:	9305      	str	r3, [sp, #20]
 800410a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80041f0 <_vfiprintf_r+0x25c>
 800410e:	7821      	ldrb	r1, [r4, #0]
 8004110:	2203      	movs	r2, #3
 8004112:	4650      	mov	r0, sl
 8004114:	f7fc f864 	bl	80001e0 <memchr>
 8004118:	b140      	cbz	r0, 800412c <_vfiprintf_r+0x198>
 800411a:	2340      	movs	r3, #64	; 0x40
 800411c:	eba0 000a 	sub.w	r0, r0, sl
 8004120:	fa03 f000 	lsl.w	r0, r3, r0
 8004124:	9b04      	ldr	r3, [sp, #16]
 8004126:	4303      	orrs	r3, r0
 8004128:	3401      	adds	r4, #1
 800412a:	9304      	str	r3, [sp, #16]
 800412c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004130:	482c      	ldr	r0, [pc, #176]	; (80041e4 <_vfiprintf_r+0x250>)
 8004132:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004136:	2206      	movs	r2, #6
 8004138:	f7fc f852 	bl	80001e0 <memchr>
 800413c:	2800      	cmp	r0, #0
 800413e:	d03f      	beq.n	80041c0 <_vfiprintf_r+0x22c>
 8004140:	4b29      	ldr	r3, [pc, #164]	; (80041e8 <_vfiprintf_r+0x254>)
 8004142:	bb1b      	cbnz	r3, 800418c <_vfiprintf_r+0x1f8>
 8004144:	9b03      	ldr	r3, [sp, #12]
 8004146:	3307      	adds	r3, #7
 8004148:	f023 0307 	bic.w	r3, r3, #7
 800414c:	3308      	adds	r3, #8
 800414e:	9303      	str	r3, [sp, #12]
 8004150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004152:	443b      	add	r3, r7
 8004154:	9309      	str	r3, [sp, #36]	; 0x24
 8004156:	e767      	b.n	8004028 <_vfiprintf_r+0x94>
 8004158:	fb0c 3202 	mla	r2, ip, r2, r3
 800415c:	460c      	mov	r4, r1
 800415e:	2001      	movs	r0, #1
 8004160:	e7a5      	b.n	80040ae <_vfiprintf_r+0x11a>
 8004162:	2300      	movs	r3, #0
 8004164:	3401      	adds	r4, #1
 8004166:	9305      	str	r3, [sp, #20]
 8004168:	4619      	mov	r1, r3
 800416a:	f04f 0c0a 	mov.w	ip, #10
 800416e:	4620      	mov	r0, r4
 8004170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004174:	3a30      	subs	r2, #48	; 0x30
 8004176:	2a09      	cmp	r2, #9
 8004178:	d903      	bls.n	8004182 <_vfiprintf_r+0x1ee>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0c5      	beq.n	800410a <_vfiprintf_r+0x176>
 800417e:	9105      	str	r1, [sp, #20]
 8004180:	e7c3      	b.n	800410a <_vfiprintf_r+0x176>
 8004182:	fb0c 2101 	mla	r1, ip, r1, r2
 8004186:	4604      	mov	r4, r0
 8004188:	2301      	movs	r3, #1
 800418a:	e7f0      	b.n	800416e <_vfiprintf_r+0x1da>
 800418c:	ab03      	add	r3, sp, #12
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	462a      	mov	r2, r5
 8004192:	4b16      	ldr	r3, [pc, #88]	; (80041ec <_vfiprintf_r+0x258>)
 8004194:	a904      	add	r1, sp, #16
 8004196:	4630      	mov	r0, r6
 8004198:	f3af 8000 	nop.w
 800419c:	4607      	mov	r7, r0
 800419e:	1c78      	adds	r0, r7, #1
 80041a0:	d1d6      	bne.n	8004150 <_vfiprintf_r+0x1bc>
 80041a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041a4:	07d9      	lsls	r1, r3, #31
 80041a6:	d405      	bmi.n	80041b4 <_vfiprintf_r+0x220>
 80041a8:	89ab      	ldrh	r3, [r5, #12]
 80041aa:	059a      	lsls	r2, r3, #22
 80041ac:	d402      	bmi.n	80041b4 <_vfiprintf_r+0x220>
 80041ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041b0:	f7ff fd7f 	bl	8003cb2 <__retarget_lock_release_recursive>
 80041b4:	89ab      	ldrh	r3, [r5, #12]
 80041b6:	065b      	lsls	r3, r3, #25
 80041b8:	f53f af12 	bmi.w	8003fe0 <_vfiprintf_r+0x4c>
 80041bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80041be:	e711      	b.n	8003fe4 <_vfiprintf_r+0x50>
 80041c0:	ab03      	add	r3, sp, #12
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	462a      	mov	r2, r5
 80041c6:	4b09      	ldr	r3, [pc, #36]	; (80041ec <_vfiprintf_r+0x258>)
 80041c8:	a904      	add	r1, sp, #16
 80041ca:	4630      	mov	r0, r6
 80041cc:	f000 f880 	bl	80042d0 <_printf_i>
 80041d0:	e7e4      	b.n	800419c <_vfiprintf_r+0x208>
 80041d2:	bf00      	nop
 80041d4:	0800493c 	.word	0x0800493c
 80041d8:	0800495c 	.word	0x0800495c
 80041dc:	0800491c 	.word	0x0800491c
 80041e0:	0800497c 	.word	0x0800497c
 80041e4:	08004986 	.word	0x08004986
 80041e8:	00000000 	.word	0x00000000
 80041ec:	08003f6f 	.word	0x08003f6f
 80041f0:	08004982 	.word	0x08004982

080041f4 <_printf_common>:
 80041f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f8:	4616      	mov	r6, r2
 80041fa:	4699      	mov	r9, r3
 80041fc:	688a      	ldr	r2, [r1, #8]
 80041fe:	690b      	ldr	r3, [r1, #16]
 8004200:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004204:	4293      	cmp	r3, r2
 8004206:	bfb8      	it	lt
 8004208:	4613      	movlt	r3, r2
 800420a:	6033      	str	r3, [r6, #0]
 800420c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004210:	4607      	mov	r7, r0
 8004212:	460c      	mov	r4, r1
 8004214:	b10a      	cbz	r2, 800421a <_printf_common+0x26>
 8004216:	3301      	adds	r3, #1
 8004218:	6033      	str	r3, [r6, #0]
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	0699      	lsls	r1, r3, #26
 800421e:	bf42      	ittt	mi
 8004220:	6833      	ldrmi	r3, [r6, #0]
 8004222:	3302      	addmi	r3, #2
 8004224:	6033      	strmi	r3, [r6, #0]
 8004226:	6825      	ldr	r5, [r4, #0]
 8004228:	f015 0506 	ands.w	r5, r5, #6
 800422c:	d106      	bne.n	800423c <_printf_common+0x48>
 800422e:	f104 0a19 	add.w	sl, r4, #25
 8004232:	68e3      	ldr	r3, [r4, #12]
 8004234:	6832      	ldr	r2, [r6, #0]
 8004236:	1a9b      	subs	r3, r3, r2
 8004238:	42ab      	cmp	r3, r5
 800423a:	dc26      	bgt.n	800428a <_printf_common+0x96>
 800423c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004240:	1e13      	subs	r3, r2, #0
 8004242:	6822      	ldr	r2, [r4, #0]
 8004244:	bf18      	it	ne
 8004246:	2301      	movne	r3, #1
 8004248:	0692      	lsls	r2, r2, #26
 800424a:	d42b      	bmi.n	80042a4 <_printf_common+0xb0>
 800424c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004250:	4649      	mov	r1, r9
 8004252:	4638      	mov	r0, r7
 8004254:	47c0      	blx	r8
 8004256:	3001      	adds	r0, #1
 8004258:	d01e      	beq.n	8004298 <_printf_common+0xa4>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	68e5      	ldr	r5, [r4, #12]
 800425e:	6832      	ldr	r2, [r6, #0]
 8004260:	f003 0306 	and.w	r3, r3, #6
 8004264:	2b04      	cmp	r3, #4
 8004266:	bf08      	it	eq
 8004268:	1aad      	subeq	r5, r5, r2
 800426a:	68a3      	ldr	r3, [r4, #8]
 800426c:	6922      	ldr	r2, [r4, #16]
 800426e:	bf0c      	ite	eq
 8004270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004274:	2500      	movne	r5, #0
 8004276:	4293      	cmp	r3, r2
 8004278:	bfc4      	itt	gt
 800427a:	1a9b      	subgt	r3, r3, r2
 800427c:	18ed      	addgt	r5, r5, r3
 800427e:	2600      	movs	r6, #0
 8004280:	341a      	adds	r4, #26
 8004282:	42b5      	cmp	r5, r6
 8004284:	d11a      	bne.n	80042bc <_printf_common+0xc8>
 8004286:	2000      	movs	r0, #0
 8004288:	e008      	b.n	800429c <_printf_common+0xa8>
 800428a:	2301      	movs	r3, #1
 800428c:	4652      	mov	r2, sl
 800428e:	4649      	mov	r1, r9
 8004290:	4638      	mov	r0, r7
 8004292:	47c0      	blx	r8
 8004294:	3001      	adds	r0, #1
 8004296:	d103      	bne.n	80042a0 <_printf_common+0xac>
 8004298:	f04f 30ff 	mov.w	r0, #4294967295
 800429c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042a0:	3501      	adds	r5, #1
 80042a2:	e7c6      	b.n	8004232 <_printf_common+0x3e>
 80042a4:	18e1      	adds	r1, r4, r3
 80042a6:	1c5a      	adds	r2, r3, #1
 80042a8:	2030      	movs	r0, #48	; 0x30
 80042aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042ae:	4422      	add	r2, r4
 80042b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042b8:	3302      	adds	r3, #2
 80042ba:	e7c7      	b.n	800424c <_printf_common+0x58>
 80042bc:	2301      	movs	r3, #1
 80042be:	4622      	mov	r2, r4
 80042c0:	4649      	mov	r1, r9
 80042c2:	4638      	mov	r0, r7
 80042c4:	47c0      	blx	r8
 80042c6:	3001      	adds	r0, #1
 80042c8:	d0e6      	beq.n	8004298 <_printf_common+0xa4>
 80042ca:	3601      	adds	r6, #1
 80042cc:	e7d9      	b.n	8004282 <_printf_common+0x8e>
	...

080042d0 <_printf_i>:
 80042d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042d4:	7e0f      	ldrb	r7, [r1, #24]
 80042d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80042d8:	2f78      	cmp	r7, #120	; 0x78
 80042da:	4691      	mov	r9, r2
 80042dc:	4680      	mov	r8, r0
 80042de:	460c      	mov	r4, r1
 80042e0:	469a      	mov	sl, r3
 80042e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80042e6:	d807      	bhi.n	80042f8 <_printf_i+0x28>
 80042e8:	2f62      	cmp	r7, #98	; 0x62
 80042ea:	d80a      	bhi.n	8004302 <_printf_i+0x32>
 80042ec:	2f00      	cmp	r7, #0
 80042ee:	f000 80d8 	beq.w	80044a2 <_printf_i+0x1d2>
 80042f2:	2f58      	cmp	r7, #88	; 0x58
 80042f4:	f000 80a3 	beq.w	800443e <_printf_i+0x16e>
 80042f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004300:	e03a      	b.n	8004378 <_printf_i+0xa8>
 8004302:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004306:	2b15      	cmp	r3, #21
 8004308:	d8f6      	bhi.n	80042f8 <_printf_i+0x28>
 800430a:	a101      	add	r1, pc, #4	; (adr r1, 8004310 <_printf_i+0x40>)
 800430c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004310:	08004369 	.word	0x08004369
 8004314:	0800437d 	.word	0x0800437d
 8004318:	080042f9 	.word	0x080042f9
 800431c:	080042f9 	.word	0x080042f9
 8004320:	080042f9 	.word	0x080042f9
 8004324:	080042f9 	.word	0x080042f9
 8004328:	0800437d 	.word	0x0800437d
 800432c:	080042f9 	.word	0x080042f9
 8004330:	080042f9 	.word	0x080042f9
 8004334:	080042f9 	.word	0x080042f9
 8004338:	080042f9 	.word	0x080042f9
 800433c:	08004489 	.word	0x08004489
 8004340:	080043ad 	.word	0x080043ad
 8004344:	0800446b 	.word	0x0800446b
 8004348:	080042f9 	.word	0x080042f9
 800434c:	080042f9 	.word	0x080042f9
 8004350:	080044ab 	.word	0x080044ab
 8004354:	080042f9 	.word	0x080042f9
 8004358:	080043ad 	.word	0x080043ad
 800435c:	080042f9 	.word	0x080042f9
 8004360:	080042f9 	.word	0x080042f9
 8004364:	08004473 	.word	0x08004473
 8004368:	682b      	ldr	r3, [r5, #0]
 800436a:	1d1a      	adds	r2, r3, #4
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	602a      	str	r2, [r5, #0]
 8004370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004374:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004378:	2301      	movs	r3, #1
 800437a:	e0a3      	b.n	80044c4 <_printf_i+0x1f4>
 800437c:	6820      	ldr	r0, [r4, #0]
 800437e:	6829      	ldr	r1, [r5, #0]
 8004380:	0606      	lsls	r6, r0, #24
 8004382:	f101 0304 	add.w	r3, r1, #4
 8004386:	d50a      	bpl.n	800439e <_printf_i+0xce>
 8004388:	680e      	ldr	r6, [r1, #0]
 800438a:	602b      	str	r3, [r5, #0]
 800438c:	2e00      	cmp	r6, #0
 800438e:	da03      	bge.n	8004398 <_printf_i+0xc8>
 8004390:	232d      	movs	r3, #45	; 0x2d
 8004392:	4276      	negs	r6, r6
 8004394:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004398:	485e      	ldr	r0, [pc, #376]	; (8004514 <_printf_i+0x244>)
 800439a:	230a      	movs	r3, #10
 800439c:	e019      	b.n	80043d2 <_printf_i+0x102>
 800439e:	680e      	ldr	r6, [r1, #0]
 80043a0:	602b      	str	r3, [r5, #0]
 80043a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80043a6:	bf18      	it	ne
 80043a8:	b236      	sxthne	r6, r6
 80043aa:	e7ef      	b.n	800438c <_printf_i+0xbc>
 80043ac:	682b      	ldr	r3, [r5, #0]
 80043ae:	6820      	ldr	r0, [r4, #0]
 80043b0:	1d19      	adds	r1, r3, #4
 80043b2:	6029      	str	r1, [r5, #0]
 80043b4:	0601      	lsls	r1, r0, #24
 80043b6:	d501      	bpl.n	80043bc <_printf_i+0xec>
 80043b8:	681e      	ldr	r6, [r3, #0]
 80043ba:	e002      	b.n	80043c2 <_printf_i+0xf2>
 80043bc:	0646      	lsls	r6, r0, #25
 80043be:	d5fb      	bpl.n	80043b8 <_printf_i+0xe8>
 80043c0:	881e      	ldrh	r6, [r3, #0]
 80043c2:	4854      	ldr	r0, [pc, #336]	; (8004514 <_printf_i+0x244>)
 80043c4:	2f6f      	cmp	r7, #111	; 0x6f
 80043c6:	bf0c      	ite	eq
 80043c8:	2308      	moveq	r3, #8
 80043ca:	230a      	movne	r3, #10
 80043cc:	2100      	movs	r1, #0
 80043ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80043d2:	6865      	ldr	r5, [r4, #4]
 80043d4:	60a5      	str	r5, [r4, #8]
 80043d6:	2d00      	cmp	r5, #0
 80043d8:	bfa2      	ittt	ge
 80043da:	6821      	ldrge	r1, [r4, #0]
 80043dc:	f021 0104 	bicge.w	r1, r1, #4
 80043e0:	6021      	strge	r1, [r4, #0]
 80043e2:	b90e      	cbnz	r6, 80043e8 <_printf_i+0x118>
 80043e4:	2d00      	cmp	r5, #0
 80043e6:	d04d      	beq.n	8004484 <_printf_i+0x1b4>
 80043e8:	4615      	mov	r5, r2
 80043ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80043ee:	fb03 6711 	mls	r7, r3, r1, r6
 80043f2:	5dc7      	ldrb	r7, [r0, r7]
 80043f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80043f8:	4637      	mov	r7, r6
 80043fa:	42bb      	cmp	r3, r7
 80043fc:	460e      	mov	r6, r1
 80043fe:	d9f4      	bls.n	80043ea <_printf_i+0x11a>
 8004400:	2b08      	cmp	r3, #8
 8004402:	d10b      	bne.n	800441c <_printf_i+0x14c>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	07de      	lsls	r6, r3, #31
 8004408:	d508      	bpl.n	800441c <_printf_i+0x14c>
 800440a:	6923      	ldr	r3, [r4, #16]
 800440c:	6861      	ldr	r1, [r4, #4]
 800440e:	4299      	cmp	r1, r3
 8004410:	bfde      	ittt	le
 8004412:	2330      	movle	r3, #48	; 0x30
 8004414:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004418:	f105 35ff 	addle.w	r5, r5, #4294967295
 800441c:	1b52      	subs	r2, r2, r5
 800441e:	6122      	str	r2, [r4, #16]
 8004420:	f8cd a000 	str.w	sl, [sp]
 8004424:	464b      	mov	r3, r9
 8004426:	aa03      	add	r2, sp, #12
 8004428:	4621      	mov	r1, r4
 800442a:	4640      	mov	r0, r8
 800442c:	f7ff fee2 	bl	80041f4 <_printf_common>
 8004430:	3001      	adds	r0, #1
 8004432:	d14c      	bne.n	80044ce <_printf_i+0x1fe>
 8004434:	f04f 30ff 	mov.w	r0, #4294967295
 8004438:	b004      	add	sp, #16
 800443a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800443e:	4835      	ldr	r0, [pc, #212]	; (8004514 <_printf_i+0x244>)
 8004440:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004444:	6829      	ldr	r1, [r5, #0]
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	f851 6b04 	ldr.w	r6, [r1], #4
 800444c:	6029      	str	r1, [r5, #0]
 800444e:	061d      	lsls	r5, r3, #24
 8004450:	d514      	bpl.n	800447c <_printf_i+0x1ac>
 8004452:	07df      	lsls	r7, r3, #31
 8004454:	bf44      	itt	mi
 8004456:	f043 0320 	orrmi.w	r3, r3, #32
 800445a:	6023      	strmi	r3, [r4, #0]
 800445c:	b91e      	cbnz	r6, 8004466 <_printf_i+0x196>
 800445e:	6823      	ldr	r3, [r4, #0]
 8004460:	f023 0320 	bic.w	r3, r3, #32
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	2310      	movs	r3, #16
 8004468:	e7b0      	b.n	80043cc <_printf_i+0xfc>
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	f043 0320 	orr.w	r3, r3, #32
 8004470:	6023      	str	r3, [r4, #0]
 8004472:	2378      	movs	r3, #120	; 0x78
 8004474:	4828      	ldr	r0, [pc, #160]	; (8004518 <_printf_i+0x248>)
 8004476:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800447a:	e7e3      	b.n	8004444 <_printf_i+0x174>
 800447c:	0659      	lsls	r1, r3, #25
 800447e:	bf48      	it	mi
 8004480:	b2b6      	uxthmi	r6, r6
 8004482:	e7e6      	b.n	8004452 <_printf_i+0x182>
 8004484:	4615      	mov	r5, r2
 8004486:	e7bb      	b.n	8004400 <_printf_i+0x130>
 8004488:	682b      	ldr	r3, [r5, #0]
 800448a:	6826      	ldr	r6, [r4, #0]
 800448c:	6961      	ldr	r1, [r4, #20]
 800448e:	1d18      	adds	r0, r3, #4
 8004490:	6028      	str	r0, [r5, #0]
 8004492:	0635      	lsls	r5, r6, #24
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	d501      	bpl.n	800449c <_printf_i+0x1cc>
 8004498:	6019      	str	r1, [r3, #0]
 800449a:	e002      	b.n	80044a2 <_printf_i+0x1d2>
 800449c:	0670      	lsls	r0, r6, #25
 800449e:	d5fb      	bpl.n	8004498 <_printf_i+0x1c8>
 80044a0:	8019      	strh	r1, [r3, #0]
 80044a2:	2300      	movs	r3, #0
 80044a4:	6123      	str	r3, [r4, #16]
 80044a6:	4615      	mov	r5, r2
 80044a8:	e7ba      	b.n	8004420 <_printf_i+0x150>
 80044aa:	682b      	ldr	r3, [r5, #0]
 80044ac:	1d1a      	adds	r2, r3, #4
 80044ae:	602a      	str	r2, [r5, #0]
 80044b0:	681d      	ldr	r5, [r3, #0]
 80044b2:	6862      	ldr	r2, [r4, #4]
 80044b4:	2100      	movs	r1, #0
 80044b6:	4628      	mov	r0, r5
 80044b8:	f7fb fe92 	bl	80001e0 <memchr>
 80044bc:	b108      	cbz	r0, 80044c2 <_printf_i+0x1f2>
 80044be:	1b40      	subs	r0, r0, r5
 80044c0:	6060      	str	r0, [r4, #4]
 80044c2:	6863      	ldr	r3, [r4, #4]
 80044c4:	6123      	str	r3, [r4, #16]
 80044c6:	2300      	movs	r3, #0
 80044c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044cc:	e7a8      	b.n	8004420 <_printf_i+0x150>
 80044ce:	6923      	ldr	r3, [r4, #16]
 80044d0:	462a      	mov	r2, r5
 80044d2:	4649      	mov	r1, r9
 80044d4:	4640      	mov	r0, r8
 80044d6:	47d0      	blx	sl
 80044d8:	3001      	adds	r0, #1
 80044da:	d0ab      	beq.n	8004434 <_printf_i+0x164>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	079b      	lsls	r3, r3, #30
 80044e0:	d413      	bmi.n	800450a <_printf_i+0x23a>
 80044e2:	68e0      	ldr	r0, [r4, #12]
 80044e4:	9b03      	ldr	r3, [sp, #12]
 80044e6:	4298      	cmp	r0, r3
 80044e8:	bfb8      	it	lt
 80044ea:	4618      	movlt	r0, r3
 80044ec:	e7a4      	b.n	8004438 <_printf_i+0x168>
 80044ee:	2301      	movs	r3, #1
 80044f0:	4632      	mov	r2, r6
 80044f2:	4649      	mov	r1, r9
 80044f4:	4640      	mov	r0, r8
 80044f6:	47d0      	blx	sl
 80044f8:	3001      	adds	r0, #1
 80044fa:	d09b      	beq.n	8004434 <_printf_i+0x164>
 80044fc:	3501      	adds	r5, #1
 80044fe:	68e3      	ldr	r3, [r4, #12]
 8004500:	9903      	ldr	r1, [sp, #12]
 8004502:	1a5b      	subs	r3, r3, r1
 8004504:	42ab      	cmp	r3, r5
 8004506:	dcf2      	bgt.n	80044ee <_printf_i+0x21e>
 8004508:	e7eb      	b.n	80044e2 <_printf_i+0x212>
 800450a:	2500      	movs	r5, #0
 800450c:	f104 0619 	add.w	r6, r4, #25
 8004510:	e7f5      	b.n	80044fe <_printf_i+0x22e>
 8004512:	bf00      	nop
 8004514:	0800498d 	.word	0x0800498d
 8004518:	0800499e 	.word	0x0800499e

0800451c <_sbrk_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	4d06      	ldr	r5, [pc, #24]	; (8004538 <_sbrk_r+0x1c>)
 8004520:	2300      	movs	r3, #0
 8004522:	4604      	mov	r4, r0
 8004524:	4608      	mov	r0, r1
 8004526:	602b      	str	r3, [r5, #0]
 8004528:	f7fd f924 	bl	8001774 <_sbrk>
 800452c:	1c43      	adds	r3, r0, #1
 800452e:	d102      	bne.n	8004536 <_sbrk_r+0x1a>
 8004530:	682b      	ldr	r3, [r5, #0]
 8004532:	b103      	cbz	r3, 8004536 <_sbrk_r+0x1a>
 8004534:	6023      	str	r3, [r4, #0]
 8004536:	bd38      	pop	{r3, r4, r5, pc}
 8004538:	2000012c 	.word	0x2000012c

0800453c <__sread>:
 800453c:	b510      	push	{r4, lr}
 800453e:	460c      	mov	r4, r1
 8004540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004544:	f000 f8a0 	bl	8004688 <_read_r>
 8004548:	2800      	cmp	r0, #0
 800454a:	bfab      	itete	ge
 800454c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800454e:	89a3      	ldrhlt	r3, [r4, #12]
 8004550:	181b      	addge	r3, r3, r0
 8004552:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004556:	bfac      	ite	ge
 8004558:	6563      	strge	r3, [r4, #84]	; 0x54
 800455a:	81a3      	strhlt	r3, [r4, #12]
 800455c:	bd10      	pop	{r4, pc}

0800455e <__swrite>:
 800455e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004562:	461f      	mov	r7, r3
 8004564:	898b      	ldrh	r3, [r1, #12]
 8004566:	05db      	lsls	r3, r3, #23
 8004568:	4605      	mov	r5, r0
 800456a:	460c      	mov	r4, r1
 800456c:	4616      	mov	r6, r2
 800456e:	d505      	bpl.n	800457c <__swrite+0x1e>
 8004570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004574:	2302      	movs	r3, #2
 8004576:	2200      	movs	r2, #0
 8004578:	f000 f868 	bl	800464c <_lseek_r>
 800457c:	89a3      	ldrh	r3, [r4, #12]
 800457e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004586:	81a3      	strh	r3, [r4, #12]
 8004588:	4632      	mov	r2, r6
 800458a:	463b      	mov	r3, r7
 800458c:	4628      	mov	r0, r5
 800458e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004592:	f000 b817 	b.w	80045c4 <_write_r>

08004596 <__sseek>:
 8004596:	b510      	push	{r4, lr}
 8004598:	460c      	mov	r4, r1
 800459a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800459e:	f000 f855 	bl	800464c <_lseek_r>
 80045a2:	1c43      	adds	r3, r0, #1
 80045a4:	89a3      	ldrh	r3, [r4, #12]
 80045a6:	bf15      	itete	ne
 80045a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80045aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80045b2:	81a3      	strheq	r3, [r4, #12]
 80045b4:	bf18      	it	ne
 80045b6:	81a3      	strhne	r3, [r4, #12]
 80045b8:	bd10      	pop	{r4, pc}

080045ba <__sclose>:
 80045ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045be:	f000 b813 	b.w	80045e8 <_close_r>
	...

080045c4 <_write_r>:
 80045c4:	b538      	push	{r3, r4, r5, lr}
 80045c6:	4d07      	ldr	r5, [pc, #28]	; (80045e4 <_write_r+0x20>)
 80045c8:	4604      	mov	r4, r0
 80045ca:	4608      	mov	r0, r1
 80045cc:	4611      	mov	r1, r2
 80045ce:	2200      	movs	r2, #0
 80045d0:	602a      	str	r2, [r5, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	f7fd f87d 	bl	80016d2 <_write>
 80045d8:	1c43      	adds	r3, r0, #1
 80045da:	d102      	bne.n	80045e2 <_write_r+0x1e>
 80045dc:	682b      	ldr	r3, [r5, #0]
 80045de:	b103      	cbz	r3, 80045e2 <_write_r+0x1e>
 80045e0:	6023      	str	r3, [r4, #0]
 80045e2:	bd38      	pop	{r3, r4, r5, pc}
 80045e4:	2000012c 	.word	0x2000012c

080045e8 <_close_r>:
 80045e8:	b538      	push	{r3, r4, r5, lr}
 80045ea:	4d06      	ldr	r5, [pc, #24]	; (8004604 <_close_r+0x1c>)
 80045ec:	2300      	movs	r3, #0
 80045ee:	4604      	mov	r4, r0
 80045f0:	4608      	mov	r0, r1
 80045f2:	602b      	str	r3, [r5, #0]
 80045f4:	f7fd f889 	bl	800170a <_close>
 80045f8:	1c43      	adds	r3, r0, #1
 80045fa:	d102      	bne.n	8004602 <_close_r+0x1a>
 80045fc:	682b      	ldr	r3, [r5, #0]
 80045fe:	b103      	cbz	r3, 8004602 <_close_r+0x1a>
 8004600:	6023      	str	r3, [r4, #0]
 8004602:	bd38      	pop	{r3, r4, r5, pc}
 8004604:	2000012c 	.word	0x2000012c

08004608 <_fstat_r>:
 8004608:	b538      	push	{r3, r4, r5, lr}
 800460a:	4d07      	ldr	r5, [pc, #28]	; (8004628 <_fstat_r+0x20>)
 800460c:	2300      	movs	r3, #0
 800460e:	4604      	mov	r4, r0
 8004610:	4608      	mov	r0, r1
 8004612:	4611      	mov	r1, r2
 8004614:	602b      	str	r3, [r5, #0]
 8004616:	f7fd f884 	bl	8001722 <_fstat>
 800461a:	1c43      	adds	r3, r0, #1
 800461c:	d102      	bne.n	8004624 <_fstat_r+0x1c>
 800461e:	682b      	ldr	r3, [r5, #0]
 8004620:	b103      	cbz	r3, 8004624 <_fstat_r+0x1c>
 8004622:	6023      	str	r3, [r4, #0]
 8004624:	bd38      	pop	{r3, r4, r5, pc}
 8004626:	bf00      	nop
 8004628:	2000012c 	.word	0x2000012c

0800462c <_isatty_r>:
 800462c:	b538      	push	{r3, r4, r5, lr}
 800462e:	4d06      	ldr	r5, [pc, #24]	; (8004648 <_isatty_r+0x1c>)
 8004630:	2300      	movs	r3, #0
 8004632:	4604      	mov	r4, r0
 8004634:	4608      	mov	r0, r1
 8004636:	602b      	str	r3, [r5, #0]
 8004638:	f7fd f883 	bl	8001742 <_isatty>
 800463c:	1c43      	adds	r3, r0, #1
 800463e:	d102      	bne.n	8004646 <_isatty_r+0x1a>
 8004640:	682b      	ldr	r3, [r5, #0]
 8004642:	b103      	cbz	r3, 8004646 <_isatty_r+0x1a>
 8004644:	6023      	str	r3, [r4, #0]
 8004646:	bd38      	pop	{r3, r4, r5, pc}
 8004648:	2000012c 	.word	0x2000012c

0800464c <_lseek_r>:
 800464c:	b538      	push	{r3, r4, r5, lr}
 800464e:	4d07      	ldr	r5, [pc, #28]	; (800466c <_lseek_r+0x20>)
 8004650:	4604      	mov	r4, r0
 8004652:	4608      	mov	r0, r1
 8004654:	4611      	mov	r1, r2
 8004656:	2200      	movs	r2, #0
 8004658:	602a      	str	r2, [r5, #0]
 800465a:	461a      	mov	r2, r3
 800465c:	f7fd f87c 	bl	8001758 <_lseek>
 8004660:	1c43      	adds	r3, r0, #1
 8004662:	d102      	bne.n	800466a <_lseek_r+0x1e>
 8004664:	682b      	ldr	r3, [r5, #0]
 8004666:	b103      	cbz	r3, 800466a <_lseek_r+0x1e>
 8004668:	6023      	str	r3, [r4, #0]
 800466a:	bd38      	pop	{r3, r4, r5, pc}
 800466c:	2000012c 	.word	0x2000012c

08004670 <__malloc_lock>:
 8004670:	4801      	ldr	r0, [pc, #4]	; (8004678 <__malloc_lock+0x8>)
 8004672:	f7ff bb1d 	b.w	8003cb0 <__retarget_lock_acquire_recursive>
 8004676:	bf00      	nop
 8004678:	20000120 	.word	0x20000120

0800467c <__malloc_unlock>:
 800467c:	4801      	ldr	r0, [pc, #4]	; (8004684 <__malloc_unlock+0x8>)
 800467e:	f7ff bb18 	b.w	8003cb2 <__retarget_lock_release_recursive>
 8004682:	bf00      	nop
 8004684:	20000120 	.word	0x20000120

08004688 <_read_r>:
 8004688:	b538      	push	{r3, r4, r5, lr}
 800468a:	4d07      	ldr	r5, [pc, #28]	; (80046a8 <_read_r+0x20>)
 800468c:	4604      	mov	r4, r0
 800468e:	4608      	mov	r0, r1
 8004690:	4611      	mov	r1, r2
 8004692:	2200      	movs	r2, #0
 8004694:	602a      	str	r2, [r5, #0]
 8004696:	461a      	mov	r2, r3
 8004698:	f7fc fffe 	bl	8001698 <_read>
 800469c:	1c43      	adds	r3, r0, #1
 800469e:	d102      	bne.n	80046a6 <_read_r+0x1e>
 80046a0:	682b      	ldr	r3, [r5, #0]
 80046a2:	b103      	cbz	r3, 80046a6 <_read_r+0x1e>
 80046a4:	6023      	str	r3, [r4, #0]
 80046a6:	bd38      	pop	{r3, r4, r5, pc}
 80046a8:	2000012c 	.word	0x2000012c

080046ac <_init>:
 80046ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ae:	bf00      	nop
 80046b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046b2:	bc08      	pop	{r3}
 80046b4:	469e      	mov	lr, r3
 80046b6:	4770      	bx	lr

080046b8 <_fini>:
 80046b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ba:	bf00      	nop
 80046bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046be:	bc08      	pop	{r3}
 80046c0:	469e      	mov	lr, r3
 80046c2:	4770      	bx	lr
