|MoveOrDieServer
clk100M => VGA640480:visual.CLK_100MHz
clk100M => ClkDivider:u000.clkin
clk100M => ClkDivider:u00.clkin
clk25M => ~NO_FANOUT~
rst => rst_1.DATAIN
rst => rst_2.DATAIN
rst => rst_3.DATAIN
rst => rst_4.DATAIN
clkControl_1 <= ClkDivider:u00.clkout
clkControl_2 <= ClkDivider:u00.clkout
clkControl_3 <= ClkDivider:u00.clkout
clkControl_4 <= ClkDivider:u00.clkout
receive_1 => connector:net_1.receive
receive_2 => connector:net_2.receive
receive_3 => connector:net_3.receive
receive_4 => connector:net_4.receive
send_1 <= connector:net_1.send
send_2 <= connector:net_2.send
send_3 <= connector:net_3.send
send_4 <= connector:net_4.send
rst_1 <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_2 <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_3 <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_4 <= rst.DB_MAX_OUTPUT_PORT_TYPE
vga_HSYNC <= VGA640480:visual.HSYNC
vga_VSYNC <= VGA640480:visual.VSYNC
vga_r[0] <= VGA640480:visual.r[0]
vga_r[1] <= VGA640480:visual.r[1]
vga_r[2] <= VGA640480:visual.r[2]
vga_g[0] <= VGA640480:visual.g[0]
vga_g[1] <= VGA640480:visual.g[1]
vga_g[2] <= VGA640480:visual.g[2]
vga_b[0] <= VGA640480:visual.b[0]
vga_b[1] <= VGA640480:visual.b[1]
vga_b[2] <= VGA640480:visual.b[2]
Receiveview <= connector:net_1.EReceive
dataview[0] <= connector:net_1.dataReceive[15]
dataview[1] <= connector:net_1.dataReceive[16]
dataview[2] <= connector:net_1.dataReceive[17]
dataview[3] <= connector:net_1.dataReceive[18]
dataview[4] <= connector:net_1.dataReceive[19]
dataview[5] <= connector:net_1.dataReceive[20]
dataview[6] <= connector:net_1.dataReceive[21]
clkview <= ClkDivider:u00.clkout


|MoveOrDieServer|ClkDivider:u00
clkin => l_reCnt[5].CLK
clkin => l_reCnt[4].CLK
clkin => l_reCnt[3].CLK
clkin => l_reCnt[2].CLK
clkin => l_reCnt[1].CLK
clkin => l_reCnt[0].CLK
clkin => l_clkout.CLK
clkout <= l_clkout.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|ClkDivider:u000
clkin => l_reCnt[21].CLK
clkin => l_reCnt[20].CLK
clkin => l_reCnt[19].CLK
clkin => l_reCnt[18].CLK
clkin => l_reCnt[17].CLK
clkin => l_reCnt[16].CLK
clkin => l_reCnt[15].CLK
clkin => l_reCnt[14].CLK
clkin => l_reCnt[13].CLK
clkin => l_reCnt[12].CLK
clkin => l_reCnt[11].CLK
clkin => l_reCnt[10].CLK
clkin => l_reCnt[9].CLK
clkin => l_reCnt[8].CLK
clkin => l_reCnt[7].CLK
clkin => l_reCnt[6].CLK
clkin => l_reCnt[5].CLK
clkin => l_reCnt[4].CLK
clkin => l_reCnt[3].CLK
clkin => l_reCnt[2].CLK
clkin => l_reCnt[1].CLK
clkin => l_reCnt[0].CLK
clkin => l_clkout.CLK
clkout <= l_clkout.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_1
receive => receiver:u0.input
clk => sender:u1.clk
clk => receiver:u0.clk
dataToSend[0] => sender:u1.data[0]
dataToSend[1] => sender:u1.data[1]
dataToSend[2] => sender:u1.data[2]
dataToSend[3] => sender:u1.data[3]
dataToSend[4] => sender:u1.data[4]
dataToSend[5] => sender:u1.data[5]
dataToSend[6] => sender:u1.data[6]
dataToSend[7] => sender:u1.data[7]
dataToSend[8] => sender:u1.data[8]
dataToSend[9] => sender:u1.data[9]
dataToSend[10] => sender:u1.data[10]
dataToSend[11] => sender:u1.data[11]
dataToSend[12] => sender:u1.data[12]
dataToSend[13] => sender:u1.data[13]
dataToSend[14] => sender:u1.data[14]
dataToSend[15] => sender:u1.data[15]
dataToSend[16] => sender:u1.data[16]
dataToSend[17] => sender:u1.data[17]
dataToSend[18] => sender:u1.data[18]
dataToSend[19] => sender:u1.data[19]
dataToSend[20] => sender:u1.data[20]
dataToSend[21] => sender:u1.data[21]
dataToSend[22] => sender:u1.data[22]
dataToSend[23] => sender:u1.data[23]
dataToSend[24] => sender:u1.data[24]
dataToSend[25] => sender:u1.data[25]
dataToSend[26] => sender:u1.data[26]
dataToSend[27] => sender:u1.data[27]
dataToSend[28] => sender:u1.data[28]
dataToSend[29] => sender:u1.data[29]
dataToSend[30] => sender:u1.data[30]
dataToSend[31] => sender:u1.data[31]
dataToSend[32] => sender:u1.data[32]
dataToSend[33] => sender:u1.data[33]
dataToSend[34] => sender:u1.data[34]
dataToSend[35] => sender:u1.data[35]
dataToSend[36] => sender:u1.data[36]
dataToSend[37] => sender:u1.data[37]
dataToSend[38] => sender:u1.data[38]
dataToSend[39] => sender:u1.data[39]
dataToSend[40] => sender:u1.data[40]
dataToSend[41] => sender:u1.data[41]
dataToSend[42] => sender:u1.data[42]
dataToSend[43] => sender:u1.data[43]
dataToSend[44] => sender:u1.data[44]
dataToSend[45] => sender:u1.data[45]
dataToSend[46] => sender:u1.data[46]
dataToSend[47] => sender:u1.data[47]
dataToSend[48] => sender:u1.data[48]
dataToSend[49] => sender:u1.data[49]
dataToSend[50] => sender:u1.data[50]
dataToSend[51] => sender:u1.data[51]
dataToSend[52] => sender:u1.data[52]
dataToSend[53] => sender:u1.data[53]
dataToSend[54] => sender:u1.data[54]
dataToSend[55] => sender:u1.data[55]
dataToSend[56] => sender:u1.data[56]
dataToSend[57] => sender:u1.data[57]
dataToSend[58] => sender:u1.data[58]
dataToSend[59] => sender:u1.data[59]
dataToSend[60] => sender:u1.data[60]
dataToSend[61] => sender:u1.data[61]
dataToSend[62] => sender:u1.data[62]
dataToSend[63] => sender:u1.data[63]
dataToSend[64] => sender:u1.data[64]
dataToSend[65] => sender:u1.data[65]
dataToSend[66] => sender:u1.data[66]
dataToSend[67] => sender:u1.data[67]
dataToSend[68] => sender:u1.data[68]
dataToSend[69] => sender:u1.data[69]
dataToSend[70] => sender:u1.data[70]
dataToSend[71] => sender:u1.data[71]
dataToSend[72] => sender:u1.data[72]
dataToSend[73] => sender:u1.data[73]
dataToSend[74] => sender:u1.data[74]
dataToSend[75] => sender:u1.data[75]
dataToSend[76] => sender:u1.data[76]
dataToSend[77] => sender:u1.data[77]
dataToSend[78] => sender:u1.data[78]
dataToSend[79] => sender:u1.data[79]
dataToSend[80] => sender:u1.data[80]
dataToSend[81] => sender:u1.data[81]
dataToSend[82] => sender:u1.data[82]
dataToSend[83] => sender:u1.data[83]
dataToSend[84] => sender:u1.data[84]
dataToSend[85] => sender:u1.data[85]
dataToSend[86] => sender:u1.data[86]
dataToSend[87] => sender:u1.data[87]
ESend => sender:u1.ESend
send <= sender:u1.output
dataReceive[0] <= receiver:u0.data[0]
dataReceive[1] <= receiver:u0.data[1]
dataReceive[2] <= receiver:u0.data[2]
dataReceive[3] <= receiver:u0.data[3]
dataReceive[4] <= receiver:u0.data[4]
dataReceive[5] <= receiver:u0.data[5]
dataReceive[6] <= receiver:u0.data[6]
dataReceive[7] <= receiver:u0.data[7]
dataReceive[8] <= receiver:u0.data[8]
dataReceive[9] <= receiver:u0.data[9]
dataReceive[10] <= receiver:u0.data[10]
dataReceive[11] <= receiver:u0.data[11]
dataReceive[12] <= receiver:u0.data[12]
dataReceive[13] <= receiver:u0.data[13]
dataReceive[14] <= receiver:u0.data[14]
dataReceive[15] <= receiver:u0.data[15]
dataReceive[16] <= receiver:u0.data[16]
dataReceive[17] <= receiver:u0.data[17]
dataReceive[18] <= receiver:u0.data[18]
dataReceive[19] <= receiver:u0.data[19]
dataReceive[20] <= receiver:u0.data[20]
dataReceive[21] <= receiver:u0.data[21]
EReceive <= receiver:u0.Eout


|MoveOrDieServer|connector:net_1|receiver:u0
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => Etemp.CLK
clk => check.CLK
clk => datatemp[21].CLK
clk => datatemp[20].CLK
clk => datatemp[19].CLK
clk => datatemp[18].CLK
clk => datatemp[17].CLK
clk => datatemp[16].CLK
clk => datatemp[15].CLK
clk => datatemp[14].CLK
clk => datatemp[13].CLK
clk => datatemp[12].CLK
clk => datatemp[11].CLK
clk => datatemp[10].CLK
clk => datatemp[9].CLK
clk => datatemp[8].CLK
clk => datatemp[7].CLK
clk => datatemp[6].CLK
clk => datatemp[5].CLK
clk => datatemp[4].CLK
clk => datatemp[3].CLK
clk => datatemp[2].CLK
clk => datatemp[1].CLK
clk => datatemp[0].CLK
clk => data[21]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[0]~reg0.CLK
input => process_0~0.IN1
input => check~1.IN1
input => datatemp~21.DATAB
input => datatemp~20.DATAB
input => datatemp~19.DATAB
input => datatemp~18.DATAB
input => datatemp~17.DATAB
input => datatemp~16.DATAB
input => datatemp~15.DATAB
input => datatemp~14.DATAB
input => datatemp~13.DATAB
input => datatemp~12.DATAB
input => datatemp~11.DATAB
input => datatemp~10.DATAB
input => datatemp~9.DATAB
input => datatemp~8.DATAB
input => datatemp~7.DATAB
input => datatemp~6.DATAB
input => datatemp~5.DATAB
input => datatemp~4.DATAB
input => datatemp~3.DATAB
input => datatemp~2.DATAB
input => datatemp~1.DATAB
input => datatemp~0.DATAB
input => check~0.OUTPUTSELECT
input => Etemp~0.OUTPUTSELECT
input => cnt~31.OUTPUTSELECT
input => cnt~30.OUTPUTSELECT
input => cnt~29.OUTPUTSELECT
input => cnt~28.OUTPUTSELECT
input => cnt~27.OUTPUTSELECT
input => cnt~26.OUTPUTSELECT
input => cnt~25.OUTPUTSELECT
input => cnt~24.OUTPUTSELECT
input => cnt~23.OUTPUTSELECT
input => cnt~22.OUTPUTSELECT
input => cnt~21.OUTPUTSELECT
input => cnt~20.OUTPUTSELECT
input => cnt~19.OUTPUTSELECT
input => cnt~18.OUTPUTSELECT
input => cnt~17.OUTPUTSELECT
input => cnt~16.OUTPUTSELECT
input => cnt~15.OUTPUTSELECT
input => cnt~14.OUTPUTSELECT
input => cnt~13.OUTPUTSELECT
input => cnt~12.OUTPUTSELECT
input => cnt~11.OUTPUTSELECT
input => cnt~10.OUTPUTSELECT
input => cnt~9.OUTPUTSELECT
input => cnt~8.OUTPUTSELECT
input => cnt~7.OUTPUTSELECT
input => cnt~6.OUTPUTSELECT
input => cnt~5.OUTPUTSELECT
input => cnt~4.OUTPUTSELECT
input => cnt~3.OUTPUTSELECT
input => cnt~2.OUTPUTSELECT
input => cnt~1.OUTPUTSELECT
input => cnt~0.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout <= Etemp.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_1|sender:u1
clk => output~reg0.CLK
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => check.CLK
clk => last.CLK
ESend => E.CLK
data[0] => Mux0.IN134
data[1] => Mux0.IN133
data[2] => Mux0.IN132
data[3] => Mux0.IN131
data[4] => Mux0.IN130
data[5] => Mux0.IN129
data[6] => Mux0.IN128
data[7] => Mux0.IN127
data[8] => Mux0.IN126
data[9] => Mux0.IN125
data[10] => Mux0.IN124
data[11] => Mux0.IN123
data[12] => Mux0.IN122
data[13] => Mux0.IN121
data[14] => Mux0.IN120
data[15] => Mux0.IN119
data[16] => Mux0.IN118
data[17] => Mux0.IN117
data[18] => Mux0.IN116
data[19] => Mux0.IN115
data[20] => Mux0.IN114
data[21] => Mux0.IN113
data[22] => Mux0.IN112
data[23] => Mux0.IN111
data[24] => Mux0.IN110
data[25] => Mux0.IN109
data[26] => Mux0.IN108
data[27] => Mux0.IN107
data[28] => Mux0.IN106
data[29] => Mux0.IN105
data[30] => Mux0.IN104
data[31] => Mux0.IN103
data[32] => Mux0.IN102
data[33] => Mux0.IN101
data[34] => Mux0.IN100
data[35] => Mux0.IN99
data[36] => Mux0.IN98
data[37] => Mux0.IN97
data[38] => Mux0.IN96
data[39] => Mux0.IN95
data[40] => Mux0.IN94
data[41] => Mux0.IN93
data[42] => Mux0.IN92
data[43] => Mux0.IN91
data[44] => Mux0.IN90
data[45] => Mux0.IN89
data[46] => Mux0.IN88
data[47] => Mux0.IN87
data[48] => Mux0.IN86
data[49] => Mux0.IN85
data[50] => Mux0.IN84
data[51] => Mux0.IN83
data[52] => Mux0.IN82
data[53] => Mux0.IN81
data[54] => Mux0.IN80
data[55] => Mux0.IN79
data[56] => Mux0.IN78
data[57] => Mux0.IN77
data[58] => Mux0.IN76
data[59] => Mux0.IN75
data[60] => Mux0.IN74
data[61] => Mux0.IN73
data[62] => Mux0.IN72
data[63] => Mux0.IN71
data[64] => Mux0.IN70
data[65] => Mux0.IN69
data[66] => Mux0.IN68
data[67] => Mux0.IN67
data[68] => Mux0.IN66
data[69] => Mux0.IN65
data[70] => Mux0.IN64
data[71] => Mux0.IN63
data[72] => Mux0.IN62
data[73] => Mux0.IN61
data[74] => Mux0.IN60
data[75] => Mux0.IN59
data[76] => Mux0.IN58
data[77] => Mux0.IN57
data[78] => Mux0.IN56
data[79] => Mux0.IN55
data[80] => Mux0.IN54
data[81] => Mux0.IN53
data[82] => Mux0.IN52
data[83] => Mux0.IN51
data[84] => Mux0.IN50
data[85] => Mux0.IN49
data[86] => Mux0.IN48
data[87] => Mux0.IN47
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_2
receive => receiver:u0.input
clk => sender:u1.clk
clk => receiver:u0.clk
dataToSend[0] => sender:u1.data[0]
dataToSend[1] => sender:u1.data[1]
dataToSend[2] => sender:u1.data[2]
dataToSend[3] => sender:u1.data[3]
dataToSend[4] => sender:u1.data[4]
dataToSend[5] => sender:u1.data[5]
dataToSend[6] => sender:u1.data[6]
dataToSend[7] => sender:u1.data[7]
dataToSend[8] => sender:u1.data[8]
dataToSend[9] => sender:u1.data[9]
dataToSend[10] => sender:u1.data[10]
dataToSend[11] => sender:u1.data[11]
dataToSend[12] => sender:u1.data[12]
dataToSend[13] => sender:u1.data[13]
dataToSend[14] => sender:u1.data[14]
dataToSend[15] => sender:u1.data[15]
dataToSend[16] => sender:u1.data[16]
dataToSend[17] => sender:u1.data[17]
dataToSend[18] => sender:u1.data[18]
dataToSend[19] => sender:u1.data[19]
dataToSend[20] => sender:u1.data[20]
dataToSend[21] => sender:u1.data[21]
dataToSend[22] => sender:u1.data[22]
dataToSend[23] => sender:u1.data[23]
dataToSend[24] => sender:u1.data[24]
dataToSend[25] => sender:u1.data[25]
dataToSend[26] => sender:u1.data[26]
dataToSend[27] => sender:u1.data[27]
dataToSend[28] => sender:u1.data[28]
dataToSend[29] => sender:u1.data[29]
dataToSend[30] => sender:u1.data[30]
dataToSend[31] => sender:u1.data[31]
dataToSend[32] => sender:u1.data[32]
dataToSend[33] => sender:u1.data[33]
dataToSend[34] => sender:u1.data[34]
dataToSend[35] => sender:u1.data[35]
dataToSend[36] => sender:u1.data[36]
dataToSend[37] => sender:u1.data[37]
dataToSend[38] => sender:u1.data[38]
dataToSend[39] => sender:u1.data[39]
dataToSend[40] => sender:u1.data[40]
dataToSend[41] => sender:u1.data[41]
dataToSend[42] => sender:u1.data[42]
dataToSend[43] => sender:u1.data[43]
dataToSend[44] => sender:u1.data[44]
dataToSend[45] => sender:u1.data[45]
dataToSend[46] => sender:u1.data[46]
dataToSend[47] => sender:u1.data[47]
dataToSend[48] => sender:u1.data[48]
dataToSend[49] => sender:u1.data[49]
dataToSend[50] => sender:u1.data[50]
dataToSend[51] => sender:u1.data[51]
dataToSend[52] => sender:u1.data[52]
dataToSend[53] => sender:u1.data[53]
dataToSend[54] => sender:u1.data[54]
dataToSend[55] => sender:u1.data[55]
dataToSend[56] => sender:u1.data[56]
dataToSend[57] => sender:u1.data[57]
dataToSend[58] => sender:u1.data[58]
dataToSend[59] => sender:u1.data[59]
dataToSend[60] => sender:u1.data[60]
dataToSend[61] => sender:u1.data[61]
dataToSend[62] => sender:u1.data[62]
dataToSend[63] => sender:u1.data[63]
dataToSend[64] => sender:u1.data[64]
dataToSend[65] => sender:u1.data[65]
dataToSend[66] => sender:u1.data[66]
dataToSend[67] => sender:u1.data[67]
dataToSend[68] => sender:u1.data[68]
dataToSend[69] => sender:u1.data[69]
dataToSend[70] => sender:u1.data[70]
dataToSend[71] => sender:u1.data[71]
dataToSend[72] => sender:u1.data[72]
dataToSend[73] => sender:u1.data[73]
dataToSend[74] => sender:u1.data[74]
dataToSend[75] => sender:u1.data[75]
dataToSend[76] => sender:u1.data[76]
dataToSend[77] => sender:u1.data[77]
dataToSend[78] => sender:u1.data[78]
dataToSend[79] => sender:u1.data[79]
dataToSend[80] => sender:u1.data[80]
dataToSend[81] => sender:u1.data[81]
dataToSend[82] => sender:u1.data[82]
dataToSend[83] => sender:u1.data[83]
dataToSend[84] => sender:u1.data[84]
dataToSend[85] => sender:u1.data[85]
dataToSend[86] => sender:u1.data[86]
dataToSend[87] => sender:u1.data[87]
ESend => sender:u1.ESend
send <= sender:u1.output
dataReceive[0] <= receiver:u0.data[0]
dataReceive[1] <= receiver:u0.data[1]
dataReceive[2] <= receiver:u0.data[2]
dataReceive[3] <= receiver:u0.data[3]
dataReceive[4] <= receiver:u0.data[4]
dataReceive[5] <= receiver:u0.data[5]
dataReceive[6] <= receiver:u0.data[6]
dataReceive[7] <= receiver:u0.data[7]
dataReceive[8] <= receiver:u0.data[8]
dataReceive[9] <= receiver:u0.data[9]
dataReceive[10] <= receiver:u0.data[10]
dataReceive[11] <= receiver:u0.data[11]
dataReceive[12] <= receiver:u0.data[12]
dataReceive[13] <= receiver:u0.data[13]
dataReceive[14] <= receiver:u0.data[14]
dataReceive[15] <= receiver:u0.data[15]
dataReceive[16] <= receiver:u0.data[16]
dataReceive[17] <= receiver:u0.data[17]
dataReceive[18] <= receiver:u0.data[18]
dataReceive[19] <= receiver:u0.data[19]
dataReceive[20] <= receiver:u0.data[20]
dataReceive[21] <= receiver:u0.data[21]
EReceive <= receiver:u0.Eout


|MoveOrDieServer|connector:net_2|receiver:u0
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => Etemp.CLK
clk => check.CLK
clk => datatemp[21].CLK
clk => datatemp[20].CLK
clk => datatemp[19].CLK
clk => datatemp[18].CLK
clk => datatemp[17].CLK
clk => datatemp[16].CLK
clk => datatemp[15].CLK
clk => datatemp[14].CLK
clk => datatemp[13].CLK
clk => datatemp[12].CLK
clk => datatemp[11].CLK
clk => datatemp[10].CLK
clk => datatemp[9].CLK
clk => datatemp[8].CLK
clk => datatemp[7].CLK
clk => datatemp[6].CLK
clk => datatemp[5].CLK
clk => datatemp[4].CLK
clk => datatemp[3].CLK
clk => datatemp[2].CLK
clk => datatemp[1].CLK
clk => datatemp[0].CLK
clk => data[21]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[0]~reg0.CLK
input => process_0~0.IN1
input => check~1.IN1
input => datatemp~21.DATAB
input => datatemp~20.DATAB
input => datatemp~19.DATAB
input => datatemp~18.DATAB
input => datatemp~17.DATAB
input => datatemp~16.DATAB
input => datatemp~15.DATAB
input => datatemp~14.DATAB
input => datatemp~13.DATAB
input => datatemp~12.DATAB
input => datatemp~11.DATAB
input => datatemp~10.DATAB
input => datatemp~9.DATAB
input => datatemp~8.DATAB
input => datatemp~7.DATAB
input => datatemp~6.DATAB
input => datatemp~5.DATAB
input => datatemp~4.DATAB
input => datatemp~3.DATAB
input => datatemp~2.DATAB
input => datatemp~1.DATAB
input => datatemp~0.DATAB
input => check~0.OUTPUTSELECT
input => Etemp~0.OUTPUTSELECT
input => cnt~31.OUTPUTSELECT
input => cnt~30.OUTPUTSELECT
input => cnt~29.OUTPUTSELECT
input => cnt~28.OUTPUTSELECT
input => cnt~27.OUTPUTSELECT
input => cnt~26.OUTPUTSELECT
input => cnt~25.OUTPUTSELECT
input => cnt~24.OUTPUTSELECT
input => cnt~23.OUTPUTSELECT
input => cnt~22.OUTPUTSELECT
input => cnt~21.OUTPUTSELECT
input => cnt~20.OUTPUTSELECT
input => cnt~19.OUTPUTSELECT
input => cnt~18.OUTPUTSELECT
input => cnt~17.OUTPUTSELECT
input => cnt~16.OUTPUTSELECT
input => cnt~15.OUTPUTSELECT
input => cnt~14.OUTPUTSELECT
input => cnt~13.OUTPUTSELECT
input => cnt~12.OUTPUTSELECT
input => cnt~11.OUTPUTSELECT
input => cnt~10.OUTPUTSELECT
input => cnt~9.OUTPUTSELECT
input => cnt~8.OUTPUTSELECT
input => cnt~7.OUTPUTSELECT
input => cnt~6.OUTPUTSELECT
input => cnt~5.OUTPUTSELECT
input => cnt~4.OUTPUTSELECT
input => cnt~3.OUTPUTSELECT
input => cnt~2.OUTPUTSELECT
input => cnt~1.OUTPUTSELECT
input => cnt~0.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout <= Etemp.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_2|sender:u1
clk => output~reg0.CLK
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => check.CLK
clk => last.CLK
ESend => E.CLK
data[0] => Mux0.IN134
data[1] => Mux0.IN133
data[2] => Mux0.IN132
data[3] => Mux0.IN131
data[4] => Mux0.IN130
data[5] => Mux0.IN129
data[6] => Mux0.IN128
data[7] => Mux0.IN127
data[8] => Mux0.IN126
data[9] => Mux0.IN125
data[10] => Mux0.IN124
data[11] => Mux0.IN123
data[12] => Mux0.IN122
data[13] => Mux0.IN121
data[14] => Mux0.IN120
data[15] => Mux0.IN119
data[16] => Mux0.IN118
data[17] => Mux0.IN117
data[18] => Mux0.IN116
data[19] => Mux0.IN115
data[20] => Mux0.IN114
data[21] => Mux0.IN113
data[22] => Mux0.IN112
data[23] => Mux0.IN111
data[24] => Mux0.IN110
data[25] => Mux0.IN109
data[26] => Mux0.IN108
data[27] => Mux0.IN107
data[28] => Mux0.IN106
data[29] => Mux0.IN105
data[30] => Mux0.IN104
data[31] => Mux0.IN103
data[32] => Mux0.IN102
data[33] => Mux0.IN101
data[34] => Mux0.IN100
data[35] => Mux0.IN99
data[36] => Mux0.IN98
data[37] => Mux0.IN97
data[38] => Mux0.IN96
data[39] => Mux0.IN95
data[40] => Mux0.IN94
data[41] => Mux0.IN93
data[42] => Mux0.IN92
data[43] => Mux0.IN91
data[44] => Mux0.IN90
data[45] => Mux0.IN89
data[46] => Mux0.IN88
data[47] => Mux0.IN87
data[48] => Mux0.IN86
data[49] => Mux0.IN85
data[50] => Mux0.IN84
data[51] => Mux0.IN83
data[52] => Mux0.IN82
data[53] => Mux0.IN81
data[54] => Mux0.IN80
data[55] => Mux0.IN79
data[56] => Mux0.IN78
data[57] => Mux0.IN77
data[58] => Mux0.IN76
data[59] => Mux0.IN75
data[60] => Mux0.IN74
data[61] => Mux0.IN73
data[62] => Mux0.IN72
data[63] => Mux0.IN71
data[64] => Mux0.IN70
data[65] => Mux0.IN69
data[66] => Mux0.IN68
data[67] => Mux0.IN67
data[68] => Mux0.IN66
data[69] => Mux0.IN65
data[70] => Mux0.IN64
data[71] => Mux0.IN63
data[72] => Mux0.IN62
data[73] => Mux0.IN61
data[74] => Mux0.IN60
data[75] => Mux0.IN59
data[76] => Mux0.IN58
data[77] => Mux0.IN57
data[78] => Mux0.IN56
data[79] => Mux0.IN55
data[80] => Mux0.IN54
data[81] => Mux0.IN53
data[82] => Mux0.IN52
data[83] => Mux0.IN51
data[84] => Mux0.IN50
data[85] => Mux0.IN49
data[86] => Mux0.IN48
data[87] => Mux0.IN47
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_3
receive => receiver:u0.input
clk => sender:u1.clk
clk => receiver:u0.clk
dataToSend[0] => sender:u1.data[0]
dataToSend[1] => sender:u1.data[1]
dataToSend[2] => sender:u1.data[2]
dataToSend[3] => sender:u1.data[3]
dataToSend[4] => sender:u1.data[4]
dataToSend[5] => sender:u1.data[5]
dataToSend[6] => sender:u1.data[6]
dataToSend[7] => sender:u1.data[7]
dataToSend[8] => sender:u1.data[8]
dataToSend[9] => sender:u1.data[9]
dataToSend[10] => sender:u1.data[10]
dataToSend[11] => sender:u1.data[11]
dataToSend[12] => sender:u1.data[12]
dataToSend[13] => sender:u1.data[13]
dataToSend[14] => sender:u1.data[14]
dataToSend[15] => sender:u1.data[15]
dataToSend[16] => sender:u1.data[16]
dataToSend[17] => sender:u1.data[17]
dataToSend[18] => sender:u1.data[18]
dataToSend[19] => sender:u1.data[19]
dataToSend[20] => sender:u1.data[20]
dataToSend[21] => sender:u1.data[21]
dataToSend[22] => sender:u1.data[22]
dataToSend[23] => sender:u1.data[23]
dataToSend[24] => sender:u1.data[24]
dataToSend[25] => sender:u1.data[25]
dataToSend[26] => sender:u1.data[26]
dataToSend[27] => sender:u1.data[27]
dataToSend[28] => sender:u1.data[28]
dataToSend[29] => sender:u1.data[29]
dataToSend[30] => sender:u1.data[30]
dataToSend[31] => sender:u1.data[31]
dataToSend[32] => sender:u1.data[32]
dataToSend[33] => sender:u1.data[33]
dataToSend[34] => sender:u1.data[34]
dataToSend[35] => sender:u1.data[35]
dataToSend[36] => sender:u1.data[36]
dataToSend[37] => sender:u1.data[37]
dataToSend[38] => sender:u1.data[38]
dataToSend[39] => sender:u1.data[39]
dataToSend[40] => sender:u1.data[40]
dataToSend[41] => sender:u1.data[41]
dataToSend[42] => sender:u1.data[42]
dataToSend[43] => sender:u1.data[43]
dataToSend[44] => sender:u1.data[44]
dataToSend[45] => sender:u1.data[45]
dataToSend[46] => sender:u1.data[46]
dataToSend[47] => sender:u1.data[47]
dataToSend[48] => sender:u1.data[48]
dataToSend[49] => sender:u1.data[49]
dataToSend[50] => sender:u1.data[50]
dataToSend[51] => sender:u1.data[51]
dataToSend[52] => sender:u1.data[52]
dataToSend[53] => sender:u1.data[53]
dataToSend[54] => sender:u1.data[54]
dataToSend[55] => sender:u1.data[55]
dataToSend[56] => sender:u1.data[56]
dataToSend[57] => sender:u1.data[57]
dataToSend[58] => sender:u1.data[58]
dataToSend[59] => sender:u1.data[59]
dataToSend[60] => sender:u1.data[60]
dataToSend[61] => sender:u1.data[61]
dataToSend[62] => sender:u1.data[62]
dataToSend[63] => sender:u1.data[63]
dataToSend[64] => sender:u1.data[64]
dataToSend[65] => sender:u1.data[65]
dataToSend[66] => sender:u1.data[66]
dataToSend[67] => sender:u1.data[67]
dataToSend[68] => sender:u1.data[68]
dataToSend[69] => sender:u1.data[69]
dataToSend[70] => sender:u1.data[70]
dataToSend[71] => sender:u1.data[71]
dataToSend[72] => sender:u1.data[72]
dataToSend[73] => sender:u1.data[73]
dataToSend[74] => sender:u1.data[74]
dataToSend[75] => sender:u1.data[75]
dataToSend[76] => sender:u1.data[76]
dataToSend[77] => sender:u1.data[77]
dataToSend[78] => sender:u1.data[78]
dataToSend[79] => sender:u1.data[79]
dataToSend[80] => sender:u1.data[80]
dataToSend[81] => sender:u1.data[81]
dataToSend[82] => sender:u1.data[82]
dataToSend[83] => sender:u1.data[83]
dataToSend[84] => sender:u1.data[84]
dataToSend[85] => sender:u1.data[85]
dataToSend[86] => sender:u1.data[86]
dataToSend[87] => sender:u1.data[87]
ESend => sender:u1.ESend
send <= sender:u1.output
dataReceive[0] <= receiver:u0.data[0]
dataReceive[1] <= receiver:u0.data[1]
dataReceive[2] <= receiver:u0.data[2]
dataReceive[3] <= receiver:u0.data[3]
dataReceive[4] <= receiver:u0.data[4]
dataReceive[5] <= receiver:u0.data[5]
dataReceive[6] <= receiver:u0.data[6]
dataReceive[7] <= receiver:u0.data[7]
dataReceive[8] <= receiver:u0.data[8]
dataReceive[9] <= receiver:u0.data[9]
dataReceive[10] <= receiver:u0.data[10]
dataReceive[11] <= receiver:u0.data[11]
dataReceive[12] <= receiver:u0.data[12]
dataReceive[13] <= receiver:u0.data[13]
dataReceive[14] <= receiver:u0.data[14]
dataReceive[15] <= receiver:u0.data[15]
dataReceive[16] <= receiver:u0.data[16]
dataReceive[17] <= receiver:u0.data[17]
dataReceive[18] <= receiver:u0.data[18]
dataReceive[19] <= receiver:u0.data[19]
dataReceive[20] <= receiver:u0.data[20]
dataReceive[21] <= receiver:u0.data[21]
EReceive <= receiver:u0.Eout


|MoveOrDieServer|connector:net_3|receiver:u0
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => Etemp.CLK
clk => check.CLK
clk => datatemp[21].CLK
clk => datatemp[20].CLK
clk => datatemp[19].CLK
clk => datatemp[18].CLK
clk => datatemp[17].CLK
clk => datatemp[16].CLK
clk => datatemp[15].CLK
clk => datatemp[14].CLK
clk => datatemp[13].CLK
clk => datatemp[12].CLK
clk => datatemp[11].CLK
clk => datatemp[10].CLK
clk => datatemp[9].CLK
clk => datatemp[8].CLK
clk => datatemp[7].CLK
clk => datatemp[6].CLK
clk => datatemp[5].CLK
clk => datatemp[4].CLK
clk => datatemp[3].CLK
clk => datatemp[2].CLK
clk => datatemp[1].CLK
clk => datatemp[0].CLK
clk => data[21]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[0]~reg0.CLK
input => process_0~0.IN1
input => check~1.IN1
input => datatemp~21.DATAB
input => datatemp~20.DATAB
input => datatemp~19.DATAB
input => datatemp~18.DATAB
input => datatemp~17.DATAB
input => datatemp~16.DATAB
input => datatemp~15.DATAB
input => datatemp~14.DATAB
input => datatemp~13.DATAB
input => datatemp~12.DATAB
input => datatemp~11.DATAB
input => datatemp~10.DATAB
input => datatemp~9.DATAB
input => datatemp~8.DATAB
input => datatemp~7.DATAB
input => datatemp~6.DATAB
input => datatemp~5.DATAB
input => datatemp~4.DATAB
input => datatemp~3.DATAB
input => datatemp~2.DATAB
input => datatemp~1.DATAB
input => datatemp~0.DATAB
input => check~0.OUTPUTSELECT
input => Etemp~0.OUTPUTSELECT
input => cnt~31.OUTPUTSELECT
input => cnt~30.OUTPUTSELECT
input => cnt~29.OUTPUTSELECT
input => cnt~28.OUTPUTSELECT
input => cnt~27.OUTPUTSELECT
input => cnt~26.OUTPUTSELECT
input => cnt~25.OUTPUTSELECT
input => cnt~24.OUTPUTSELECT
input => cnt~23.OUTPUTSELECT
input => cnt~22.OUTPUTSELECT
input => cnt~21.OUTPUTSELECT
input => cnt~20.OUTPUTSELECT
input => cnt~19.OUTPUTSELECT
input => cnt~18.OUTPUTSELECT
input => cnt~17.OUTPUTSELECT
input => cnt~16.OUTPUTSELECT
input => cnt~15.OUTPUTSELECT
input => cnt~14.OUTPUTSELECT
input => cnt~13.OUTPUTSELECT
input => cnt~12.OUTPUTSELECT
input => cnt~11.OUTPUTSELECT
input => cnt~10.OUTPUTSELECT
input => cnt~9.OUTPUTSELECT
input => cnt~8.OUTPUTSELECT
input => cnt~7.OUTPUTSELECT
input => cnt~6.OUTPUTSELECT
input => cnt~5.OUTPUTSELECT
input => cnt~4.OUTPUTSELECT
input => cnt~3.OUTPUTSELECT
input => cnt~2.OUTPUTSELECT
input => cnt~1.OUTPUTSELECT
input => cnt~0.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout <= Etemp.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_3|sender:u1
clk => output~reg0.CLK
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => check.CLK
clk => last.CLK
ESend => E.CLK
data[0] => Mux0.IN134
data[1] => Mux0.IN133
data[2] => Mux0.IN132
data[3] => Mux0.IN131
data[4] => Mux0.IN130
data[5] => Mux0.IN129
data[6] => Mux0.IN128
data[7] => Mux0.IN127
data[8] => Mux0.IN126
data[9] => Mux0.IN125
data[10] => Mux0.IN124
data[11] => Mux0.IN123
data[12] => Mux0.IN122
data[13] => Mux0.IN121
data[14] => Mux0.IN120
data[15] => Mux0.IN119
data[16] => Mux0.IN118
data[17] => Mux0.IN117
data[18] => Mux0.IN116
data[19] => Mux0.IN115
data[20] => Mux0.IN114
data[21] => Mux0.IN113
data[22] => Mux0.IN112
data[23] => Mux0.IN111
data[24] => Mux0.IN110
data[25] => Mux0.IN109
data[26] => Mux0.IN108
data[27] => Mux0.IN107
data[28] => Mux0.IN106
data[29] => Mux0.IN105
data[30] => Mux0.IN104
data[31] => Mux0.IN103
data[32] => Mux0.IN102
data[33] => Mux0.IN101
data[34] => Mux0.IN100
data[35] => Mux0.IN99
data[36] => Mux0.IN98
data[37] => Mux0.IN97
data[38] => Mux0.IN96
data[39] => Mux0.IN95
data[40] => Mux0.IN94
data[41] => Mux0.IN93
data[42] => Mux0.IN92
data[43] => Mux0.IN91
data[44] => Mux0.IN90
data[45] => Mux0.IN89
data[46] => Mux0.IN88
data[47] => Mux0.IN87
data[48] => Mux0.IN86
data[49] => Mux0.IN85
data[50] => Mux0.IN84
data[51] => Mux0.IN83
data[52] => Mux0.IN82
data[53] => Mux0.IN81
data[54] => Mux0.IN80
data[55] => Mux0.IN79
data[56] => Mux0.IN78
data[57] => Mux0.IN77
data[58] => Mux0.IN76
data[59] => Mux0.IN75
data[60] => Mux0.IN74
data[61] => Mux0.IN73
data[62] => Mux0.IN72
data[63] => Mux0.IN71
data[64] => Mux0.IN70
data[65] => Mux0.IN69
data[66] => Mux0.IN68
data[67] => Mux0.IN67
data[68] => Mux0.IN66
data[69] => Mux0.IN65
data[70] => Mux0.IN64
data[71] => Mux0.IN63
data[72] => Mux0.IN62
data[73] => Mux0.IN61
data[74] => Mux0.IN60
data[75] => Mux0.IN59
data[76] => Mux0.IN58
data[77] => Mux0.IN57
data[78] => Mux0.IN56
data[79] => Mux0.IN55
data[80] => Mux0.IN54
data[81] => Mux0.IN53
data[82] => Mux0.IN52
data[83] => Mux0.IN51
data[84] => Mux0.IN50
data[85] => Mux0.IN49
data[86] => Mux0.IN48
data[87] => Mux0.IN47
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_4
receive => receiver:u0.input
clk => sender:u1.clk
clk => receiver:u0.clk
dataToSend[0] => sender:u1.data[0]
dataToSend[1] => sender:u1.data[1]
dataToSend[2] => sender:u1.data[2]
dataToSend[3] => sender:u1.data[3]
dataToSend[4] => sender:u1.data[4]
dataToSend[5] => sender:u1.data[5]
dataToSend[6] => sender:u1.data[6]
dataToSend[7] => sender:u1.data[7]
dataToSend[8] => sender:u1.data[8]
dataToSend[9] => sender:u1.data[9]
dataToSend[10] => sender:u1.data[10]
dataToSend[11] => sender:u1.data[11]
dataToSend[12] => sender:u1.data[12]
dataToSend[13] => sender:u1.data[13]
dataToSend[14] => sender:u1.data[14]
dataToSend[15] => sender:u1.data[15]
dataToSend[16] => sender:u1.data[16]
dataToSend[17] => sender:u1.data[17]
dataToSend[18] => sender:u1.data[18]
dataToSend[19] => sender:u1.data[19]
dataToSend[20] => sender:u1.data[20]
dataToSend[21] => sender:u1.data[21]
dataToSend[22] => sender:u1.data[22]
dataToSend[23] => sender:u1.data[23]
dataToSend[24] => sender:u1.data[24]
dataToSend[25] => sender:u1.data[25]
dataToSend[26] => sender:u1.data[26]
dataToSend[27] => sender:u1.data[27]
dataToSend[28] => sender:u1.data[28]
dataToSend[29] => sender:u1.data[29]
dataToSend[30] => sender:u1.data[30]
dataToSend[31] => sender:u1.data[31]
dataToSend[32] => sender:u1.data[32]
dataToSend[33] => sender:u1.data[33]
dataToSend[34] => sender:u1.data[34]
dataToSend[35] => sender:u1.data[35]
dataToSend[36] => sender:u1.data[36]
dataToSend[37] => sender:u1.data[37]
dataToSend[38] => sender:u1.data[38]
dataToSend[39] => sender:u1.data[39]
dataToSend[40] => sender:u1.data[40]
dataToSend[41] => sender:u1.data[41]
dataToSend[42] => sender:u1.data[42]
dataToSend[43] => sender:u1.data[43]
dataToSend[44] => sender:u1.data[44]
dataToSend[45] => sender:u1.data[45]
dataToSend[46] => sender:u1.data[46]
dataToSend[47] => sender:u1.data[47]
dataToSend[48] => sender:u1.data[48]
dataToSend[49] => sender:u1.data[49]
dataToSend[50] => sender:u1.data[50]
dataToSend[51] => sender:u1.data[51]
dataToSend[52] => sender:u1.data[52]
dataToSend[53] => sender:u1.data[53]
dataToSend[54] => sender:u1.data[54]
dataToSend[55] => sender:u1.data[55]
dataToSend[56] => sender:u1.data[56]
dataToSend[57] => sender:u1.data[57]
dataToSend[58] => sender:u1.data[58]
dataToSend[59] => sender:u1.data[59]
dataToSend[60] => sender:u1.data[60]
dataToSend[61] => sender:u1.data[61]
dataToSend[62] => sender:u1.data[62]
dataToSend[63] => sender:u1.data[63]
dataToSend[64] => sender:u1.data[64]
dataToSend[65] => sender:u1.data[65]
dataToSend[66] => sender:u1.data[66]
dataToSend[67] => sender:u1.data[67]
dataToSend[68] => sender:u1.data[68]
dataToSend[69] => sender:u1.data[69]
dataToSend[70] => sender:u1.data[70]
dataToSend[71] => sender:u1.data[71]
dataToSend[72] => sender:u1.data[72]
dataToSend[73] => sender:u1.data[73]
dataToSend[74] => sender:u1.data[74]
dataToSend[75] => sender:u1.data[75]
dataToSend[76] => sender:u1.data[76]
dataToSend[77] => sender:u1.data[77]
dataToSend[78] => sender:u1.data[78]
dataToSend[79] => sender:u1.data[79]
dataToSend[80] => sender:u1.data[80]
dataToSend[81] => sender:u1.data[81]
dataToSend[82] => sender:u1.data[82]
dataToSend[83] => sender:u1.data[83]
dataToSend[84] => sender:u1.data[84]
dataToSend[85] => sender:u1.data[85]
dataToSend[86] => sender:u1.data[86]
dataToSend[87] => sender:u1.data[87]
ESend => sender:u1.ESend
send <= sender:u1.output
dataReceive[0] <= receiver:u0.data[0]
dataReceive[1] <= receiver:u0.data[1]
dataReceive[2] <= receiver:u0.data[2]
dataReceive[3] <= receiver:u0.data[3]
dataReceive[4] <= receiver:u0.data[4]
dataReceive[5] <= receiver:u0.data[5]
dataReceive[6] <= receiver:u0.data[6]
dataReceive[7] <= receiver:u0.data[7]
dataReceive[8] <= receiver:u0.data[8]
dataReceive[9] <= receiver:u0.data[9]
dataReceive[10] <= receiver:u0.data[10]
dataReceive[11] <= receiver:u0.data[11]
dataReceive[12] <= receiver:u0.data[12]
dataReceive[13] <= receiver:u0.data[13]
dataReceive[14] <= receiver:u0.data[14]
dataReceive[15] <= receiver:u0.data[15]
dataReceive[16] <= receiver:u0.data[16]
dataReceive[17] <= receiver:u0.data[17]
dataReceive[18] <= receiver:u0.data[18]
dataReceive[19] <= receiver:u0.data[19]
dataReceive[20] <= receiver:u0.data[20]
dataReceive[21] <= receiver:u0.data[21]
EReceive <= receiver:u0.Eout


|MoveOrDieServer|connector:net_4|receiver:u0
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => Etemp.CLK
clk => check.CLK
clk => datatemp[21].CLK
clk => datatemp[20].CLK
clk => datatemp[19].CLK
clk => datatemp[18].CLK
clk => datatemp[17].CLK
clk => datatemp[16].CLK
clk => datatemp[15].CLK
clk => datatemp[14].CLK
clk => datatemp[13].CLK
clk => datatemp[12].CLK
clk => datatemp[11].CLK
clk => datatemp[10].CLK
clk => datatemp[9].CLK
clk => datatemp[8].CLK
clk => datatemp[7].CLK
clk => datatemp[6].CLK
clk => datatemp[5].CLK
clk => datatemp[4].CLK
clk => datatemp[3].CLK
clk => datatemp[2].CLK
clk => datatemp[1].CLK
clk => datatemp[0].CLK
clk => data[21]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[0]~reg0.CLK
input => process_0~0.IN1
input => check~1.IN1
input => datatemp~21.DATAB
input => datatemp~20.DATAB
input => datatemp~19.DATAB
input => datatemp~18.DATAB
input => datatemp~17.DATAB
input => datatemp~16.DATAB
input => datatemp~15.DATAB
input => datatemp~14.DATAB
input => datatemp~13.DATAB
input => datatemp~12.DATAB
input => datatemp~11.DATAB
input => datatemp~10.DATAB
input => datatemp~9.DATAB
input => datatemp~8.DATAB
input => datatemp~7.DATAB
input => datatemp~6.DATAB
input => datatemp~5.DATAB
input => datatemp~4.DATAB
input => datatemp~3.DATAB
input => datatemp~2.DATAB
input => datatemp~1.DATAB
input => datatemp~0.DATAB
input => check~0.OUTPUTSELECT
input => Etemp~0.OUTPUTSELECT
input => cnt~31.OUTPUTSELECT
input => cnt~30.OUTPUTSELECT
input => cnt~29.OUTPUTSELECT
input => cnt~28.OUTPUTSELECT
input => cnt~27.OUTPUTSELECT
input => cnt~26.OUTPUTSELECT
input => cnt~25.OUTPUTSELECT
input => cnt~24.OUTPUTSELECT
input => cnt~23.OUTPUTSELECT
input => cnt~22.OUTPUTSELECT
input => cnt~21.OUTPUTSELECT
input => cnt~20.OUTPUTSELECT
input => cnt~19.OUTPUTSELECT
input => cnt~18.OUTPUTSELECT
input => cnt~17.OUTPUTSELECT
input => cnt~16.OUTPUTSELECT
input => cnt~15.OUTPUTSELECT
input => cnt~14.OUTPUTSELECT
input => cnt~13.OUTPUTSELECT
input => cnt~12.OUTPUTSELECT
input => cnt~11.OUTPUTSELECT
input => cnt~10.OUTPUTSELECT
input => cnt~9.OUTPUTSELECT
input => cnt~8.OUTPUTSELECT
input => cnt~7.OUTPUTSELECT
input => cnt~6.OUTPUTSELECT
input => cnt~5.OUTPUTSELECT
input => cnt~4.OUTPUTSELECT
input => cnt~3.OUTPUTSELECT
input => cnt~2.OUTPUTSELECT
input => cnt~1.OUTPUTSELECT
input => cnt~0.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout <= Etemp.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|connector:net_4|sender:u1
clk => output~reg0.CLK
clk => cnt[31].CLK
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => check.CLK
clk => last.CLK
ESend => E.CLK
data[0] => Mux0.IN134
data[1] => Mux0.IN133
data[2] => Mux0.IN132
data[3] => Mux0.IN131
data[4] => Mux0.IN130
data[5] => Mux0.IN129
data[6] => Mux0.IN128
data[7] => Mux0.IN127
data[8] => Mux0.IN126
data[9] => Mux0.IN125
data[10] => Mux0.IN124
data[11] => Mux0.IN123
data[12] => Mux0.IN122
data[13] => Mux0.IN121
data[14] => Mux0.IN120
data[15] => Mux0.IN119
data[16] => Mux0.IN118
data[17] => Mux0.IN117
data[18] => Mux0.IN116
data[19] => Mux0.IN115
data[20] => Mux0.IN114
data[21] => Mux0.IN113
data[22] => Mux0.IN112
data[23] => Mux0.IN111
data[24] => Mux0.IN110
data[25] => Mux0.IN109
data[26] => Mux0.IN108
data[27] => Mux0.IN107
data[28] => Mux0.IN106
data[29] => Mux0.IN105
data[30] => Mux0.IN104
data[31] => Mux0.IN103
data[32] => Mux0.IN102
data[33] => Mux0.IN101
data[34] => Mux0.IN100
data[35] => Mux0.IN99
data[36] => Mux0.IN98
data[37] => Mux0.IN97
data[38] => Mux0.IN96
data[39] => Mux0.IN95
data[40] => Mux0.IN94
data[41] => Mux0.IN93
data[42] => Mux0.IN92
data[43] => Mux0.IN91
data[44] => Mux0.IN90
data[45] => Mux0.IN89
data[46] => Mux0.IN88
data[47] => Mux0.IN87
data[48] => Mux0.IN86
data[49] => Mux0.IN85
data[50] => Mux0.IN84
data[51] => Mux0.IN83
data[52] => Mux0.IN82
data[53] => Mux0.IN81
data[54] => Mux0.IN80
data[55] => Mux0.IN79
data[56] => Mux0.IN78
data[57] => Mux0.IN77
data[58] => Mux0.IN76
data[59] => Mux0.IN75
data[60] => Mux0.IN74
data[61] => Mux0.IN73
data[62] => Mux0.IN72
data[63] => Mux0.IN71
data[64] => Mux0.IN70
data[65] => Mux0.IN69
data[66] => Mux0.IN68
data[67] => Mux0.IN67
data[68] => Mux0.IN66
data[69] => Mux0.IN65
data[70] => Mux0.IN64
data[71] => Mux0.IN63
data[72] => Mux0.IN62
data[73] => Mux0.IN61
data[74] => Mux0.IN60
data[75] => Mux0.IN59
data[76] => Mux0.IN58
data[77] => Mux0.IN57
data[78] => Mux0.IN56
data[79] => Mux0.IN55
data[80] => Mux0.IN54
data[81] => Mux0.IN53
data[82] => Mux0.IN52
data[83] => Mux0.IN51
data[84] => Mux0.IN50
data[85] => Mux0.IN49
data[86] => Mux0.IN48
data[87] => Mux0.IN47
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|VGA640480:visual
p1X[0] => MapGraphic:u0.p1X[0]
p1X[1] => MapGraphic:u0.p1X[1]
p1X[2] => MapGraphic:u0.p1X[2]
p1X[3] => MapGraphic:u0.p1X[3]
p1X[4] => MapGraphic:u0.p1X[4]
p1X[5] => MapGraphic:u0.p1X[5]
p1X[6] => MapGraphic:u0.p1X[6]
p1Y[0] => MapGraphic:u0.p1Y[0]
p1Y[1] => MapGraphic:u0.p1Y[1]
p1Y[2] => MapGraphic:u0.p1Y[2]
p1Y[3] => MapGraphic:u0.p1Y[3]
p1Y[4] => MapGraphic:u0.p1Y[4]
p1Y[5] => MapGraphic:u0.p1Y[5]
p1Y[6] => MapGraphic:u0.p1Y[6]
p1Hp[0] => MapGraphic:u0.p1Hp[0]
p1Hp[1] => MapGraphic:u0.p1Hp[1]
p1Hp[2] => MapGraphic:u0.p1Hp[2]
p1Hp[3] => MapGraphic:u0.p1Hp[3]
p1Hp[4] => MapGraphic:u0.p1Hp[4]
p1Hp[5] => MapGraphic:u0.p1Hp[5]
p1Hp[6] => MapGraphic:u0.p1Hp[6]
p1Hp[7] => MapGraphic:u0.p1Hp[7]
p2X[0] => MapGraphic:u0.p2X[0]
p2X[1] => MapGraphic:u0.p2X[1]
p2X[2] => MapGraphic:u0.p2X[2]
p2X[3] => MapGraphic:u0.p2X[3]
p2X[4] => MapGraphic:u0.p2X[4]
p2X[5] => MapGraphic:u0.p2X[5]
p2X[6] => MapGraphic:u0.p2X[6]
p2Y[0] => MapGraphic:u0.p2Y[0]
p2Y[1] => MapGraphic:u0.p2Y[1]
p2Y[2] => MapGraphic:u0.p2Y[2]
p2Y[3] => MapGraphic:u0.p2Y[3]
p2Y[4] => MapGraphic:u0.p2Y[4]
p2Y[5] => MapGraphic:u0.p2Y[5]
p2Y[6] => MapGraphic:u0.p2Y[6]
p2Hp[0] => MapGraphic:u0.p2Hp[0]
p2Hp[1] => MapGraphic:u0.p2Hp[1]
p2Hp[2] => MapGraphic:u0.p2Hp[2]
p2Hp[3] => MapGraphic:u0.p2Hp[3]
p2Hp[4] => MapGraphic:u0.p2Hp[4]
p2Hp[5] => MapGraphic:u0.p2Hp[5]
p2Hp[6] => MapGraphic:u0.p2Hp[6]
p2Hp[7] => MapGraphic:u0.p2Hp[7]
p3X[0] => MapGraphic:u0.p3X[0]
p3X[1] => MapGraphic:u0.p3X[1]
p3X[2] => MapGraphic:u0.p3X[2]
p3X[3] => MapGraphic:u0.p3X[3]
p3X[4] => MapGraphic:u0.p3X[4]
p3X[5] => MapGraphic:u0.p3X[5]
p3X[6] => MapGraphic:u0.p3X[6]
p3Y[0] => MapGraphic:u0.p3Y[0]
p3Y[1] => MapGraphic:u0.p3Y[1]
p3Y[2] => MapGraphic:u0.p3Y[2]
p3Y[3] => MapGraphic:u0.p3Y[3]
p3Y[4] => MapGraphic:u0.p3Y[4]
p3Y[5] => MapGraphic:u0.p3Y[5]
p3Y[6] => MapGraphic:u0.p3Y[6]
p3Hp[0] => MapGraphic:u0.p3Hp[0]
p3Hp[1] => MapGraphic:u0.p3Hp[1]
p3Hp[2] => MapGraphic:u0.p3Hp[2]
p3Hp[3] => MapGraphic:u0.p3Hp[3]
p3Hp[4] => MapGraphic:u0.p3Hp[4]
p3Hp[5] => MapGraphic:u0.p3Hp[5]
p3Hp[6] => MapGraphic:u0.p3Hp[6]
p3Hp[7] => MapGraphic:u0.p3Hp[7]
p4X[0] => MapGraphic:u0.p4X[0]
p4X[1] => MapGraphic:u0.p4X[1]
p4X[2] => MapGraphic:u0.p4X[2]
p4X[3] => MapGraphic:u0.p4X[3]
p4X[4] => MapGraphic:u0.p4X[4]
p4X[5] => MapGraphic:u0.p4X[5]
p4X[6] => MapGraphic:u0.p4X[6]
p4Y[0] => MapGraphic:u0.p4Y[0]
p4Y[1] => MapGraphic:u0.p4Y[1]
p4Y[2] => MapGraphic:u0.p4Y[2]
p4Y[3] => MapGraphic:u0.p4Y[3]
p4Y[4] => MapGraphic:u0.p4Y[4]
p4Y[5] => MapGraphic:u0.p4Y[5]
p4Y[6] => MapGraphic:u0.p4Y[6]
p4Hp[0] => MapGraphic:u0.p4Hp[0]
p4Hp[1] => MapGraphic:u0.p4Hp[1]
p4Hp[2] => MapGraphic:u0.p4Hp[2]
p4Hp[3] => MapGraphic:u0.p4Hp[3]
p4Hp[4] => MapGraphic:u0.p4Hp[4]
p4Hp[5] => MapGraphic:u0.p4Hp[5]
p4Hp[6] => MapGraphic:u0.p4Hp[6]
p4Hp[7] => MapGraphic:u0.p4Hp[7]
CLK_100MHz => l_CLK_50MHz.CLK
CLK_100MHz => MapGraphic:u0.rom_clk
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r~2.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r~1.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r~0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g~2.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g~1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g~0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b~2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b~1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b~0.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0
rom_clk => playerrom:U_PLAYERROM_P4.clock
rom_clk => playerrom:U_PLAYERROM_P3.clock
rom_clk => playerrom:U_PLAYERROM_P2.clock
rom_clk => playerrom:U_PLAYERROM_P1.clock
rom_clk => blockrom:u1.clock
rom_clk => maprom:u0.clock
vga_x[0] => playerrom:U_PLAYERROM_P4.address[3]
vga_x[0] => playerrom:U_PLAYERROM_P3.address[3]
vga_x[0] => playerrom:U_PLAYERROM_P2.address[3]
vga_x[0] => playerrom:U_PLAYERROM_P1.address[3]
vga_x[0] => blockrom:u1.address[3]
vga_x[0] => LessThan11.IN17
vga_x[0] => LessThan8.IN17
vga_x[0] => LessThan5.IN17
vga_x[0] => LessThan2.IN17
vga_x[1] => playerrom:U_PLAYERROM_P4.address[4]
vga_x[1] => playerrom:U_PLAYERROM_P3.address[4]
vga_x[1] => playerrom:U_PLAYERROM_P2.address[4]
vga_x[1] => playerrom:U_PLAYERROM_P1.address[4]
vga_x[1] => blockrom:u1.address[4]
vga_x[1] => LessThan11.IN16
vga_x[1] => LessThan8.IN16
vga_x[1] => LessThan5.IN16
vga_x[1] => LessThan2.IN16
vga_x[2] => playerrom:U_PLAYERROM_P4.address[5]
vga_x[2] => playerrom:U_PLAYERROM_P3.address[5]
vga_x[2] => playerrom:U_PLAYERROM_P2.address[5]
vga_x[2] => playerrom:U_PLAYERROM_P1.address[5]
vga_x[2] => blockrom:u1.address[5]
vga_x[2] => LessThan11.IN15
vga_x[2] => LessThan8.IN15
vga_x[2] => LessThan5.IN15
vga_x[2] => LessThan2.IN15
vga_x[3] => Add17.IN14
vga_x[3] => Add13.IN14
vga_x[3] => Add9.IN14
vga_x[3] => Add5.IN14
vga_x[3] => Add4.IN17
vga_x[3] => Add3.IN18
vga_x[3] => Add2.IN14
vga_x[3] => Add1.IN14
vga_x[4] => Add17.IN13
vga_x[4] => Add13.IN13
vga_x[4] => Add9.IN13
vga_x[4] => Add5.IN13
vga_x[4] => Add2.IN12
vga_x[4] => Add2.IN13
vga_x[4] => Add1.IN12
vga_x[4] => Add1.IN13
vga_x[5] => Add17.IN12
vga_x[5] => Add13.IN12
vga_x[5] => Add9.IN12
vga_x[5] => Add5.IN12
vga_x[5] => Add2.IN10
vga_x[5] => Add2.IN11
vga_x[5] => Add1.IN10
vga_x[5] => Add1.IN11
vga_x[6] => Add17.IN11
vga_x[6] => Add13.IN11
vga_x[6] => Add9.IN11
vga_x[6] => Add5.IN11
vga_x[6] => Add2.IN8
vga_x[6] => Add2.IN9
vga_x[6] => Add1.IN8
vga_x[6] => Add1.IN9
vga_x[7] => Add17.IN10
vga_x[7] => Add13.IN10
vga_x[7] => Add9.IN10
vga_x[7] => Add5.IN10
vga_x[7] => Add2.IN6
vga_x[7] => Add2.IN7
vga_x[7] => Add1.IN6
vga_x[7] => Add1.IN7
vga_x[8] => Add17.IN9
vga_x[8] => Add13.IN9
vga_x[8] => Add9.IN9
vga_x[8] => Add5.IN9
vga_x[8] => Add2.IN4
vga_x[8] => Add2.IN5
vga_x[8] => Add1.IN4
vga_x[8] => Add1.IN5
vga_x[9] => Add17.IN8
vga_x[9] => Add13.IN8
vga_x[9] => Add9.IN8
vga_x[9] => Add5.IN8
vga_x[9] => Add2.IN2
vga_x[9] => Add2.IN3
vga_x[9] => Add1.IN2
vga_x[9] => Add1.IN3
vga_y[0] => playerrom:U_PLAYERROM_P4.address[0]
vga_y[0] => playerrom:U_PLAYERROM_P3.address[0]
vga_y[0] => playerrom:U_PLAYERROM_P2.address[0]
vga_y[0] => playerrom:U_PLAYERROM_P1.address[0]
vga_y[0] => blockrom:u1.address[0]
vga_y[0] => Equal3.IN7
vga_y[0] => Equal2.IN7
vga_y[0] => Equal1.IN7
vga_y[0] => Equal0.IN7
vga_y[1] => playerrom:U_PLAYERROM_P4.address[1]
vga_y[1] => playerrom:U_PLAYERROM_P3.address[1]
vga_y[1] => playerrom:U_PLAYERROM_P2.address[1]
vga_y[1] => playerrom:U_PLAYERROM_P1.address[1]
vga_y[1] => blockrom:u1.address[1]
vga_y[1] => Equal3.IN6
vga_y[1] => Equal2.IN6
vga_y[1] => Equal1.IN6
vga_y[1] => Equal0.IN6
vga_y[2] => playerrom:U_PLAYERROM_P4.address[2]
vga_y[2] => playerrom:U_PLAYERROM_P3.address[2]
vga_y[2] => playerrom:U_PLAYERROM_P2.address[2]
vga_y[2] => playerrom:U_PLAYERROM_P1.address[2]
vga_y[2] => blockrom:u1.address[2]
vga_y[2] => Equal3.IN5
vga_y[2] => Equal2.IN5
vga_y[2] => Equal1.IN5
vga_y[2] => Equal0.IN5
vga_y[3] => maprom:u0.address[0]
vga_y[3] => Add18.IN14
vga_y[3] => Add14.IN14
vga_y[3] => Add10.IN14
vga_y[3] => Add6.IN14
vga_y[4] => maprom:u0.address[1]
vga_y[4] => Add18.IN13
vga_y[4] => Add14.IN13
vga_y[4] => Add10.IN13
vga_y[4] => Add6.IN13
vga_y[5] => Add18.IN12
vga_y[5] => Add14.IN12
vga_y[5] => Add10.IN12
vga_y[5] => Add6.IN12
vga_y[5] => Add4.IN22
vga_y[6] => Add18.IN11
vga_y[6] => Add14.IN11
vga_y[6] => Add10.IN11
vga_y[6] => Add6.IN11
vga_y[6] => Add4.IN21
vga_y[7] => Add18.IN10
vga_y[7] => Add14.IN10
vga_y[7] => Add10.IN10
vga_y[7] => Add6.IN10
vga_y[7] => Add4.IN20
vga_y[8] => Add18.IN9
vga_y[8] => Add14.IN9
vga_y[8] => Add10.IN9
vga_y[8] => Add6.IN9
vga_y[8] => Add4.IN19
vga_y[9] => Add18.IN8
vga_y[9] => Add14.IN8
vga_y[9] => Add10.IN8
vga_y[9] => Add6.IN8
vga_y[9] => Add4.IN18
p1X[0] => Add5.IN7
p1X[1] => Add5.IN6
p1X[2] => Add5.IN5
p1X[3] => Add5.IN4
p1X[4] => Add5.IN3
p1X[5] => Add5.IN2
p1X[6] => Add5.IN1
p1Y[0] => Add6.IN7
p1Y[1] => Add6.IN6
p1Y[2] => Add6.IN5
p1Y[3] => Add6.IN4
p1Y[4] => Add6.IN3
p1Y[5] => Add6.IN2
p1Y[6] => Add6.IN1
p1Hp[0] => LessThan2.IN18
p1Hp[0] => Add21.IN16
p1Hp[1] => Add21.IN14
p1Hp[1] => Add21.IN15
p1Hp[2] => Add21.IN12
p1Hp[2] => Add21.IN13
p1Hp[3] => Add21.IN10
p1Hp[3] => Add21.IN11
p1Hp[4] => Add21.IN8
p1Hp[4] => Add21.IN9
p1Hp[5] => Add21.IN6
p1Hp[5] => Add21.IN7
p1Hp[6] => Add21.IN4
p1Hp[6] => Add21.IN5
p1Hp[7] => Add21.IN2
p1Hp[7] => Add21.IN3
p2X[0] => Add9.IN7
p2X[1] => Add9.IN6
p2X[2] => Add9.IN5
p2X[3] => Add9.IN4
p2X[4] => Add9.IN3
p2X[5] => Add9.IN2
p2X[6] => Add9.IN1
p2Y[0] => Add10.IN7
p2Y[1] => Add10.IN6
p2Y[2] => Add10.IN5
p2Y[3] => Add10.IN4
p2Y[4] => Add10.IN3
p2Y[5] => Add10.IN2
p2Y[6] => Add10.IN1
p2Hp[0] => LessThan5.IN18
p2Hp[0] => Add22.IN16
p2Hp[1] => Add22.IN14
p2Hp[1] => Add22.IN15
p2Hp[2] => Add22.IN12
p2Hp[2] => Add22.IN13
p2Hp[3] => Add22.IN10
p2Hp[3] => Add22.IN11
p2Hp[4] => Add22.IN8
p2Hp[4] => Add22.IN9
p2Hp[5] => Add22.IN6
p2Hp[5] => Add22.IN7
p2Hp[6] => Add22.IN4
p2Hp[6] => Add22.IN5
p2Hp[7] => Add22.IN2
p2Hp[7] => Add22.IN3
p3X[0] => Add13.IN7
p3X[1] => Add13.IN6
p3X[2] => Add13.IN5
p3X[3] => Add13.IN4
p3X[4] => Add13.IN3
p3X[5] => Add13.IN2
p3X[6] => Add13.IN1
p3Y[0] => Add14.IN7
p3Y[1] => Add14.IN6
p3Y[2] => Add14.IN5
p3Y[3] => Add14.IN4
p3Y[4] => Add14.IN3
p3Y[5] => Add14.IN2
p3Y[6] => Add14.IN1
p3Hp[0] => LessThan8.IN18
p3Hp[0] => Add23.IN16
p3Hp[1] => Add23.IN14
p3Hp[1] => Add23.IN15
p3Hp[2] => Add23.IN12
p3Hp[2] => Add23.IN13
p3Hp[3] => Add23.IN10
p3Hp[3] => Add23.IN11
p3Hp[4] => Add23.IN8
p3Hp[4] => Add23.IN9
p3Hp[5] => Add23.IN6
p3Hp[5] => Add23.IN7
p3Hp[6] => Add23.IN4
p3Hp[6] => Add23.IN5
p3Hp[7] => Add23.IN2
p3Hp[7] => Add23.IN3
p4X[0] => Add17.IN7
p4X[1] => Add17.IN6
p4X[2] => Add17.IN5
p4X[3] => Add17.IN4
p4X[4] => Add17.IN3
p4X[5] => Add17.IN2
p4X[6] => Add17.IN1
p4Y[0] => Add18.IN7
p4Y[1] => Add18.IN6
p4Y[2] => Add18.IN5
p4Y[3] => Add18.IN4
p4Y[4] => Add18.IN3
p4Y[5] => Add18.IN2
p4Y[6] => Add18.IN1
p4Hp[0] => LessThan11.IN18
p4Hp[0] => Add24.IN16
p4Hp[1] => Add24.IN14
p4Hp[1] => Add24.IN15
p4Hp[2] => Add24.IN12
p4Hp[2] => Add24.IN13
p4Hp[3] => Add24.IN10
p4Hp[3] => Add24.IN11
p4Hp[4] => Add24.IN8
p4Hp[4] => Add24.IN9
p4Hp[5] => Add24.IN6
p4Hp[5] => Add24.IN7
p4Hp[6] => Add24.IN4
p4Hp[6] => Add24.IN5
p4Hp[7] => Add24.IN2
p4Hp[7] => Add24.IN3
R[0] <= R~23.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R~22.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R~21.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G~23.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G~22.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G~21.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B~23.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B~22.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B~21.DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|maprom:u0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4h71:auto_generated.address_a[0]
address_a[1] => altsyncram_4h71:auto_generated.address_a[1]
address_a[2] => altsyncram_4h71:auto_generated.address_a[2]
address_a[3] => altsyncram_4h71:auto_generated.address_a[3]
address_a[4] => altsyncram_4h71:auto_generated.address_a[4]
address_a[5] => altsyncram_4h71:auto_generated.address_a[5]
address_a[6] => altsyncram_4h71:auto_generated.address_a[6]
address_a[7] => altsyncram_4h71:auto_generated.address_a[7]
address_a[8] => altsyncram_4h71:auto_generated.address_a[8]
address_a[9] => altsyncram_4h71:auto_generated.address_a[9]
address_a[10] => altsyncram_4h71:auto_generated.address_a[10]
address_a[11] => altsyncram_4h71:auto_generated.address_a[11]
address_a[12] => altsyncram_4h71:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4h71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4h71:auto_generated.q_a[0]
q_a[1] <= altsyncram_4h71:auto_generated.q_a[1]
q_a[2] <= altsyncram_4h71:auto_generated.q_a[2]
q_a[3] <= altsyncram_4h71:auto_generated.q_a[3]
q_a[4] <= altsyncram_4h71:auto_generated.q_a[4]
q_a[5] <= altsyncram_4h71:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_fib:mux2.result[0]
q_a[1] <= mux_fib:mux2.result[1]
q_a[2] <= mux_fib:mux2.result[2]
q_a[3] <= mux_fib:mux2.result[3]
q_a[4] <= mux_fib:mux2.result[4]
q_a[5] <= mux_fib:mux2.result[5]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|mux_fib:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|blockrom:u1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|blockrom:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_in71:auto_generated.address_a[0]
address_a[1] => altsyncram_in71:auto_generated.address_a[1]
address_a[2] => altsyncram_in71:auto_generated.address_a[2]
address_a[3] => altsyncram_in71:auto_generated.address_a[3]
address_a[4] => altsyncram_in71:auto_generated.address_a[4]
address_a[5] => altsyncram_in71:auto_generated.address_a[5]
address_a[6] => altsyncram_in71:auto_generated.address_a[6]
address_a[7] => altsyncram_in71:auto_generated.address_a[7]
address_a[8] => altsyncram_in71:auto_generated.address_a[8]
address_a[9] => altsyncram_in71:auto_generated.address_a[9]
address_a[10] => altsyncram_in71:auto_generated.address_a[10]
address_a[11] => altsyncram_in71:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_in71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_in71:auto_generated.q_a[0]
q_a[1] <= altsyncram_in71:auto_generated.q_a[1]
q_a[2] <= altsyncram_in71:auto_generated.q_a[2]
q_a[3] <= altsyncram_in71:auto_generated.q_a[3]
q_a[4] <= altsyncram_in71:auto_generated.q_a[4]
q_a[5] <= altsyncram_in71:auto_generated.q_a[5]
q_a[6] <= altsyncram_in71:auto_generated.q_a[6]
q_a[7] <= altsyncram_in71:auto_generated.q_a[7]
q_a[8] <= altsyncram_in71:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|blockrom:u1|altsyncram:altsyncram_component|altsyncram_in71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P1|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P2|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P3|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9i81:auto_generated.address_a[0]
address_a[1] => altsyncram_9i81:auto_generated.address_a[1]
address_a[2] => altsyncram_9i81:auto_generated.address_a[2]
address_a[3] => altsyncram_9i81:auto_generated.address_a[3]
address_a[4] => altsyncram_9i81:auto_generated.address_a[4]
address_a[5] => altsyncram_9i81:auto_generated.address_a[5]
address_a[6] => altsyncram_9i81:auto_generated.address_a[6]
address_a[7] => altsyncram_9i81:auto_generated.address_a[7]
address_a[8] => altsyncram_9i81:auto_generated.address_a[8]
address_a[9] => altsyncram_9i81:auto_generated.address_a[9]
address_a[10] => altsyncram_9i81:auto_generated.address_a[10]
address_a[11] => altsyncram_9i81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9i81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9i81:auto_generated.q_a[0]
q_a[1] <= altsyncram_9i81:auto_generated.q_a[1]
q_a[2] <= altsyncram_9i81:auto_generated.q_a[2]
q_a[3] <= altsyncram_9i81:auto_generated.q_a[3]
q_a[4] <= altsyncram_9i81:auto_generated.q_a[4]
q_a[5] <= altsyncram_9i81:auto_generated.q_a[5]
q_a[6] <= altsyncram_9i81:auto_generated.q_a[6]
q_a[7] <= altsyncram_9i81:auto_generated.q_a[7]
q_a[8] <= altsyncram_9i81:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MoveOrDieServer|VGA640480:visual|MapGraphic:u0|playerrom:U_PLAYERROM_P4|altsyncram:altsyncram_component|altsyncram_9i81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


