# STM32F4_baremetal_FreeRTOS
 This repository contains all my code and experiments related to studying bare-metal embedded systems and FreeRTOS. It includes low-level peripheral drivers, startup code, and FreeRTOS tasks/examples targeting ARM Cortex-M microcontrollers. The goal is to deepen my understanding of embedded systems by working close to the hardware, without relying on high-level abstractions.

** Under development **

ðŸ•’ **Smart Environmental Clock**

ðŸ“˜ **Overview**

ðŸ§© **Features**

ðŸ› ï¸ **Hardware Used**

âš™ï¸ **Software Stack**

ðŸ§± **Project Structure**
    
ðŸ§  **Implementation Details**

# ðŸ”Œ **Logic Analyzer Logs**

## System Runtimme I/O Trace

><img width="1868" height="413" alt="image" src="https://github.com/user-attachments/assets/1ea28c56-94ee-4146-bd5a-9afeb01e3690" />
| Channel | Description        |
|--------|---------------------|
| **D0** | DHT22 Sampling Line |
| **D1** | IÂ²C SDA             |
| **D2** | IÂ²C SCL             |

## Descriptiom
<p style="text-align: justify;">
This logic-analyzer capture shows the systemâ€™s normal runtime behavior. Channel 1 displays the DHT22 sensor update pulse occurring roughly every 2 seconds. Channels 2 and 3 (IÂ²C SDA/SCL) show large bursts of data corresponding to 
OLED display updates, while the smaller recurring IÂ²C transactions represent periodic time/second reads performed every ~100 ms. Overall, the trace illustrates the coordinated timing between sensor polling, display refresh cycles, and    
lightweight background IÂ²C activity.

## Timing Marker P0**
    
ðŸ’¡ **Skills & Learnings**

ðŸš€ **Future Improvements**






# Logic Analyzer Logs

---

## System Runtime I/O Trace

<div style="border:1px solid #ccc; padding:10px; margin:10px 0;">
  <img src="your_image_here.png" alt="Logic Analyzer Capture">
  <p style="text-align:center; font-style:italic;">Figure 1 â€” Logic Analyzer Runtime Trace</p>
</div>

### Channel Overview

| Channel | Description        |
|--------|---------------------|
| **D0** | DHT22 Sampling Line |
| **D1** | IÂ²C SDA             |
| **D2** | IÂ²C SCL             |

---

## Description


This logic-analyzer capture shows the systemâ€™s normal runtime behavior. Channel 1 displays the DHT22 sensor update pulse occurring roughly every 2 seconds. Channels 2 and 3 (IÂ²C SDA/SCL) show large bursts of data corresponding to OLED display updates, while the smaller recurring IÂ²C transactions represent periodic time/second reads performed every ~100 ms. Overall, the trace illustrates the coordinated timing between sensor polling, display refresh cycles, and background IÂ²C activity.
</p>

---

## Timing Markers

<div style="border-left:4px solid #4a90e2; padding:10px; background:#f8f8f8;">
<b>P0:</b> 101.643516 ms (9.84 Hz)
</div>

