ram_lab4.v,verilog,xil_defaultlib,../../../../ram_lab4/sim/ram_lab4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
