$date
	Sun Oct 23 09:15:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#421266
b1111 &
b1111 %
1$
b1111 !
1"
#421267
0"
#421270
b101110 &
b101110 %
#421274
b10111 &
b10111 %
#421278
b1000110 &
b1000110 %
#421282
b100011 &
b100011 %
#421286
b1101010 &
b1101010 %
#421290
b110101 &
b110101 %
#421294
b10100000 &
b10100000 %
#421298
b1010000 &
b1010000 %
#421302
b101000 &
b101000 %
#421306
b10100 &
b10100 %
#421310
b1010 &
b1010 %
#421314
b101 &
b101 %
#421318
b10000 &
b10000 %
#421322
b1000 &
b1000 %
#421326
b100 &
b100 %
#421330
b10 &
b10 %
#421334
b1 &
1#
b1 %
#421338
b0 &
b0 %
0#
0$
#1427276
b11001 !
1"
#1427278
b11001 &
b11001 %
1$
#1427279
0"
#1427282
b1001100 &
b1001100 %
#1427286
b100110 &
b100110 %
#1427290
b10011 &
b10011 %
#1427294
b111010 &
b111010 %
#1427298
b11101 &
b11101 %
#1427302
b1011000 &
b1011000 %
#1427306
b101100 &
b101100 %
#1427310
b10110 &
b10110 %
#1427314
b1011 &
b1011 %
#1427318
b100010 &
b100010 %
#1427322
b10001 &
b10001 %
#1427326
b110100 &
b110100 %
#1427330
b11010 &
b11010 %
#1427334
b1101 &
b1101 %
#1427338
b101000 &
b101000 %
#1427342
b10100 &
b10100 %
#1427346
b1010 &
b1010 %
#1427350
b101 &
b101 %
#1427354
b10000 &
b10000 %
#1427358
b1000 &
b1000 %
#1427362
b100 &
b100 %
#1427366
b10 &
b10 %
#1427370
b1 &
b1 %
1#
#1427374
b0 &
0#
b0 %
0$
#2412520
b10011 !
1"
#2412522
b10011 &
b10011 %
1$
#2412523
0"
#2412526
b111010 &
b111010 %
#2412530
b11101 &
b11101 %
#2412534
b1011000 &
b1011000 %
#2412538
b101100 &
b101100 %
#2412542
b10110 &
b10110 %
#2412546
b1011 &
b1011 %
#2412550
b100010 &
b100010 %
#2412554
b10001 &
b10001 %
#2412558
b110100 &
b110100 %
#2412562
b11010 &
b11010 %
#2412566
b1101 &
b1101 %
#2412570
b101000 &
b101000 %
#2412574
b10100 &
b10100 %
#2412578
b1010 &
b1010 %
#2412582
b101 &
b101 %
#2412586
b10000 &
b10000 %
#2412590
b1000 &
b1000 %
#2412594
b100 &
b100 %
#2412598
b10 &
b10 %
#2412602
b1 &
b1 %
1#
#2412606
b0 &
0#
b0 %
0$
#4500012
