Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 20 18:26:52 2022
| Host         : DESKTOP-16RNICG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab7_control_sets_placed.rpt
| Design       : lab7
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   149 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           11 |
| Yes          | No                    | No                     |              29 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             388 |          146 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal      |      Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG         | uart/tx_out_i_1_n_0     |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | cnt_sec0                | cnt_sec[1]_i_1_n_0              |                1 |              2 |         2.00 |
|  R_next_reg[2]_i_2_n_0 |                         |                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG         |                         | send_counter[6]_i_1_n_0         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG         |                         | uart/tx_clk_divider[10]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG         | cnt_A[1]_i_1_n_0        | FSM_sequential_Q[1]_i_1_n_0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         |                         |                                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG         | uart/R_reg[0]           | FSM_sequential_Q[1]_i_1_n_0     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG         |                         | FSM_sequential_Q[1]_i_1_n_0     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         |                         | ram1/R_reg[2]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | ram1/R_reg[2]           |                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         |                         | uart/tx_clk_divider[6]_i_1_n_0  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG         | uart/tx_bits_remaining  |                                 |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG         | data[43][1]_i_2_n_0     |                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG         | C_mat[0][0][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG         | C_mat[0][1][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | C_mat[0][2][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | C_mat[0][3][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG         | C_mat[1][0][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG         | C_mat[1][3][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG         | C_mat[1][1][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG         | C_mat[2][0][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | C_mat[2][3][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG         | C_mat[3][0][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | C_mat[3][1][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG         | C_mat[2][1][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | C_mat[3][2][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG         | C_mat[1][2][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | C_mat[3][3][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |               11 |             18 |         1.64 |
|  clk_IBUF_BUFG         | C_mat[2][2][17]_i_1_n_0 | FSM_sequential_Q[1]_i_1_n_0     |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG         | data[43][1]_i_2_n_0     | data[43][1]_i_1_n_0             |               23 |             88 |         3.83 |
+------------------------+-------------------------+---------------------------------+------------------+----------------+--------------+


