{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1630154988887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1630154988889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 15:49:47 2021 " "Processing started: Sat Aug 28 15:49:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1630154988889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1630154988889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000 " "Command: quartus_sta uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1630154988889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1630154989083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1630154989402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1630154989445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1630154989445 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "RST_SYNC " "Entity RST_SYNC" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*RST_SYNC:*\|meta_reg\}\]  " "set_false_path -to \[get_registers \{*RST_SYNC:*\|meta_reg\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1630154989606 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1630154989606 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1630154989606 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1630154989606 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1630154989606 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1630154989606 ""}
{ "Info" "ISTA_SDC_FOUND" "uart_loopback_cyc1000.sdc " "Reading SDC File: 'uart_loopback_cyc1000.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1630154989619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_loopback_cyc1000.sdc 9 clk_24MHz port " "Ignored filter at uart_loopback_cyc1000.sdc(9): clk_24MHz could not be matched with a port" {  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1630154989622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock uart_loopback_cyc1000.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at uart_loopback_cyc1000.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_24MHz\} -period \"24 MHz\"  \[get_ports \{ clk_24MHz \}\] " "create_clock -name \{clk_24MHz\} -period \"24 MHz\"  \[get_ports \{ clk_24MHz \}\]" {  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1630154989624 ""}  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1630154989624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_loopback_cyc1000.sdc 10 clk register " "Ignored filter at uart_loopback_cyc1000.sdc(10): clk could not be matched with a register" {  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1630154989625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock uart_loopback_cyc1000.sdc 10 Argument <targets> is an empty collection " "Ignored create_generated_clock at uart_loopback_cyc1000.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_12MHz\} -source \[get_ports \{ clk_24MHz \}\] -divide_by 2 \[get_registers clk\] " "create_generated_clock -name \{clk_12MHz\} -source \[get_ports \{ clk_24MHz \}\] -divide_by 2 \[get_registers clk\]" {  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1630154989625 ""}  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1630154989625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock uart_loopback_cyc1000.sdc 10 Argument -source is an empty collection " "Ignored create_generated_clock at uart_loopback_cyc1000.sdc(10): Argument -source is an empty collection" {  } { { "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/quartus/uart_loopback_cyc1000.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1630154989625 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_12M " "Node: CLK_12M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1630154989636 "|UART_LOOPBACK_CYC1000|CLK_12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M " "Node: CLK_24M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1630154989636 "|UART_LOOPBACK_CYC1000|CLK_24M"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1630154989651 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1630154989675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1630154989728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1630154989728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1630154989728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1630154989728 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1630154989762 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1630154989764 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_12M " "Node: CLK_12M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1630154989811 "|UART_LOOPBACK_CYC1000|CLK_12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M " "Node: CLK_24M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1630154989811 "|UART_LOOPBACK_CYC1000|CLK_24M"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1630154989861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1630154989884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1630154989884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1630154989884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1630154989884 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1630154989906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1630154989950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1630154989951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1630154990128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 15:49:50 2021 " "Processing ended: Sat Aug 28 15:49:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1630154990128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1630154990128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1630154990128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1630154990128 ""}
