/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [10:0] _05_;
  wire [4:0] _06_;
  reg [8:0] _07_;
  wire [17:0] _08_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [33:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [45:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_84z;
  wire [9:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [34:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~_00_;
  assign celloutsig_0_3z = ~_01_;
  assign celloutsig_0_30z = ~((celloutsig_0_11z | celloutsig_0_16z) & celloutsig_0_29z[8]);
  assign celloutsig_1_5z = ~((in_data[167] | celloutsig_1_3z) & celloutsig_1_2z[8]);
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_2z[0]) & in_data[101]);
  assign celloutsig_1_18z = ~((celloutsig_1_4z | celloutsig_1_4z) & celloutsig_1_10z);
  assign celloutsig_0_11z = ~((celloutsig_0_10z | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_4z);
  assign celloutsig_0_46z = ~((_02_ | celloutsig_0_9z) & (celloutsig_0_7z[4] | celloutsig_0_41z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_4z) & (celloutsig_1_13z | celloutsig_1_7z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_9z) & (celloutsig_0_2z | celloutsig_0_7z[36]));
  assign celloutsig_0_16z = ~((_02_ | celloutsig_0_9z) & (celloutsig_0_10z | celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_16z | in_data[83]));
  assign celloutsig_0_28z = ~((celloutsig_0_12z | in_data[88]) & (celloutsig_0_20z[17] | _04_));
  reg [4:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 5'h00;
    else _23_ <= in_data[64:60];
  assign { _06_[4:3], _01_, _06_[1], _00_ } = _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 9'h000;
    else _07_ <= { _02_, _05_[5:4], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z };
  reg [10:0] _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 11'h000;
    else _25_ <= { in_data[47], _06_[4:3], _01_, _06_[1], _00_, _06_[4:3], _01_, _06_[1], _00_ };
  assign { _05_[10:7], _02_, _05_[5:0] } = _25_;
  reg [17:0] _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 18'h00000;
    else _26_ <= { in_data[36], celloutsig_0_2z, _07_, celloutsig_0_21z, celloutsig_0_18z, _06_[4:3], _01_, _06_[1], _00_ };
  assign { _08_[17:14], _04_, _08_[12:11], _03_, _08_[9:0] } = _26_;
  assign celloutsig_0_36z = { celloutsig_0_23z[7:5], celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_34z } == { celloutsig_0_24z[11:1], _07_, celloutsig_0_3z };
  assign celloutsig_0_53z = { _06_[4:3], _01_, _06_[1], celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_30z } == { _05_[8:7], _02_, _05_[5:2] };
  assign celloutsig_1_4z = celloutsig_1_1z[5:3] == celloutsig_1_2z[7:5];
  assign celloutsig_0_25z = { celloutsig_0_19z[4], celloutsig_0_15z, celloutsig_0_21z } == { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_8z = in_data[26:23] >= celloutsig_0_6z[7:4];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z } >= celloutsig_1_7z;
  assign celloutsig_0_18z = { _05_[8:7], _02_, _05_[5:2], celloutsig_0_3z } >= { in_data[31:25], celloutsig_0_17z };
  assign celloutsig_0_58z = { celloutsig_0_26z[2], celloutsig_0_45z, celloutsig_0_2z, celloutsig_0_39z } % { 1'h1, celloutsig_0_45z, celloutsig_0_18z, celloutsig_0_53z };
  assign celloutsig_0_85z = { celloutsig_0_29z[11:3], celloutsig_0_73z } % { 1'h1, celloutsig_0_7z[18:10] };
  assign celloutsig_1_7z = { celloutsig_1_6z[2:1], celloutsig_1_6z[1] } % { 1'h1, celloutsig_1_2z[2], celloutsig_1_3z };
  assign celloutsig_0_19z = ~ celloutsig_0_7z[18:13];
  assign celloutsig_0_23z = ~ { celloutsig_0_20z[28:22], celloutsig_0_10z, celloutsig_0_9z, _07_ };
  assign celloutsig_0_24z = ~ { celloutsig_0_23z[15:3], celloutsig_0_5z };
  assign celloutsig_0_34z = & { _02_, celloutsig_0_33z, celloutsig_0_20z[10:6], celloutsig_0_15z, celloutsig_0_5z, _01_, _00_, _05_[10:7], _05_[5:0], _06_[4:3], _06_[1] };
  assign celloutsig_0_9z = & { _02_, celloutsig_0_5z, _01_, _00_, _05_[10:7], _05_[5:0], _06_[4:3], _06_[1] };
  assign celloutsig_0_10z = & { _02_, celloutsig_0_6z[10], celloutsig_0_5z, _01_, _00_, _05_[10:7], _05_[5:0], _06_[4:3], _06_[1] };
  assign celloutsig_0_5z = | { _05_[10:7], _02_, _05_[5:1] };
  assign celloutsig_0_73z = | { celloutsig_0_58z, celloutsig_0_5z, _05_[10:7], _02_, _05_[5:0], celloutsig_0_9z, celloutsig_0_37z, celloutsig_0_46z };
  assign celloutsig_1_3z = | { celloutsig_1_2z[8:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_41z = celloutsig_0_18z & celloutsig_0_27z;
  assign celloutsig_0_4z = in_data[20] & celloutsig_0_3z;
  assign celloutsig_0_65z = celloutsig_0_28z & celloutsig_0_41z;
  assign celloutsig_1_9z = celloutsig_1_8z & celloutsig_1_7z[2];
  assign celloutsig_1_13z = celloutsig_1_7z[2] & in_data[130];
  assign celloutsig_0_15z = in_data[49] & _01_;
  assign celloutsig_0_27z = celloutsig_0_8z & celloutsig_0_25z;
  assign celloutsig_0_33z = ~^ { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_32z[6:0], celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_0_45z = ~^ { celloutsig_0_29z[10:3], celloutsig_0_18z, _06_[4:3], _01_, _06_[1], _00_ };
  assign celloutsig_0_21z = ~^ { celloutsig_0_6z[12:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_32z = { celloutsig_0_7z[43:36], celloutsig_0_8z, celloutsig_0_5z } >> { celloutsig_0_19z[4], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_6z = { _02_, _05_[5:0], _06_[4:3], _01_, _06_[1], _00_, celloutsig_0_5z } >> { in_data[36:25], celloutsig_0_3z };
  assign celloutsig_0_84z = { celloutsig_0_26z, celloutsig_0_65z } >> { celloutsig_0_19z[2:0], celloutsig_0_46z };
  assign celloutsig_1_0z = in_data[121:110] >> in_data[191:180];
  assign celloutsig_1_2z = in_data[177:168] >> celloutsig_1_0z[9:0];
  assign celloutsig_0_29z = { celloutsig_0_24z[12:2], celloutsig_0_10z, _06_[4:3], _01_, _06_[1], _00_, celloutsig_0_17z } >> in_data[67:50];
  assign celloutsig_0_37z = { celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_4z } <<< { celloutsig_0_29z[5:1], celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[62:19], celloutsig_0_2z, celloutsig_0_4z } <<< { in_data[86:56], _06_[4:3], _01_, _06_[1], _00_, _06_[4:3], _01_, _06_[1], _00_, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[157:135], celloutsig_1_0z } <<< in_data[135:101];
  assign celloutsig_0_20z = { celloutsig_0_6z[10:1], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z } <<< { in_data[88:58], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_26z = 3'h0;
    else if (!clkin_data[128]) celloutsig_0_26z = { celloutsig_0_7z[24], celloutsig_0_2z, celloutsig_0_13z };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[2] } = ~ { celloutsig_1_4z, in_data[118] };
  assign _05_[6] = _02_;
  assign { _06_[2], _06_[0] } = { _01_, _00_ };
  assign { _08_[13], _08_[10] } = { _04_, _03_ };
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
