# MinGW does not support an executable header.
:ivl_version "0.9.3 " "(v0_9_3)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003BA750 .scope module, "teste" "teste" 2 47;
 .timescale 0 0;
v005F8A80_0 .var "clear", 0 0;
v005F8AD8_0 .net "clk", 0 0, v005F8A28_0; 1 drivers
RS_005CD334/0/0 .resolv tri, L_005F9298, L_005F9348, L_005F93F8, L_005F94A8;
RS_005CD334/0/4 .resolv tri, L_005F9558, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CD334 .resolv tri, RS_005CD334/0/0, RS_005CD334/0/4, C4<zzzzz>, C4<zzzzz>;
v005F8B30_0 .net8 "s", 4 0, RS_005CD334; 5 drivers
v005F8B88_0 .var "sinal", 0 0;
S_003BAF48 .scope module, "clk1" "clock" 2 52, 3 1, S_003BA750;
 .timescale 0 0;
v005F8A28_0 .var "clk", 0 0;
S_003BB1F0 .scope module, "counter" "ringCounter" 2 54, 2 20, S_003BA750;
 .timescale 0 0;
L_005B8238 .functor OR 1, L_005F8C10, v005F8B88_0, C4<0>, C4<0>;
L_005B8318 .functor NOT 1, L_005B8238, C4<0>, C4<0>, C4<0>;
v005F8558_0 .net *"_s1", 0 0, L_005F8C10; 1 drivers
v005F85B0_0 .net *"_s51", 0 0, L_005F92F0; 1 drivers
v005F8608_0 .net *"_s55", 0 0, L_005F93A0; 1 drivers
v005F8660_0 .net *"_s59", 0 0, L_005F9450; 1 drivers
v005F86B8_0 .net *"_s63", 0 0, L_005F9500; 1 drivers
v005F8710_0 .net *"_s67", 0 0, L_005F95B0; 1 drivers
v005F8768_0 .net "clear", 0 0, v005F8A80_0; 1 drivers
v005F87C0_0 .alias "clk", 0 0, v005F8AD8_0;
RS_005CD304/0/0 .resolv tri, L_005F8C68, L_005F8DC8, L_005F8F28, L_005F9088;
RS_005CD304/0/4 .resolv tri, L_005F91E8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CD304 .resolv tri, RS_005CD304/0/0, RS_005CD304/0/4, C4<zzzzz>, C4<zzzzz>;
v005F8818_0 .net8 "q", 4 0, RS_005CD304; 5 drivers
RS_005CD31C/0/0 .resolv tri, L_005F8CC0, L_005F8E20, L_005F8F80, L_005F90E0;
RS_005CD31C/0/4 .resolv tri, L_005F9240, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CD31C .resolv tri, RS_005CD31C/0/0, RS_005CD31C/0/4, C4<zzzzz>, C4<zzzzz>;
v005F8870_0 .net8 "qnot", 4 0, RS_005CD31C; 5 drivers
v005F88C8_0 .alias "s", 4 0, v005F8B30_0;
v005F8920_0 .net "signal", 0 0, v005F8B88_0; 1 drivers
v005F8978_0 .net "t1", 0 0, L_005B8238; 1 drivers
v005F89D0_0 .net "t2", 0 0, L_005B8318; 1 drivers
L_005F8C10 .part RS_005CD31C, 4, 1;
L_005F8C68 .part/pv v005F84A8_0, 4, 1, 5;
L_005F8CC0 .part/pv v005F8500_0, 4, 1, 5;
L_005F8D18 .part RS_005CD304, 3, 1;
L_005F8D70 .part RS_005CD31C, 3, 1;
L_005F8DC8 .part/pv v005F8240_0, 3, 1, 5;
L_005F8E20 .part/pv v005F8298_0, 3, 1, 5;
L_005F8E78 .part RS_005CD304, 2, 1;
L_005F8ED0 .part RS_005CD31C, 2, 1;
L_005F8F28 .part/pv v005F7FD8_0, 2, 1, 5;
L_005F8F80 .part/pv v005F8030_0, 2, 1, 5;
L_005F8FD8 .part RS_005CD304, 1, 1;
L_005F9030 .part RS_005CD31C, 1, 1;
L_005F9088 .part/pv v005F7D70_0, 1, 1, 5;
L_005F90E0 .part/pv v005F7DC8_0, 1, 1, 5;
L_005F9138 .part RS_005CD304, 0, 1;
L_005F9190 .part RS_005CD31C, 0, 1;
L_005F91E8 .part/pv v003BDC40_0, 0, 1, 5;
L_005F9240 .part/pv v003B2BA0_0, 0, 1, 5;
L_005F9298 .part/pv L_005F92F0, 0, 1, 5;
L_005F92F0 .part RS_005CD304, 4, 1;
L_005F9348 .part/pv L_005F93A0, 1, 1, 5;
L_005F93A0 .part RS_005CD304, 3, 1;
L_005F93F8 .part/pv L_005F9450, 2, 1, 5;
L_005F9450 .part RS_005CD304, 2, 1;
L_005F94A8 .part/pv L_005F9500, 3, 1, 5;
L_005F9500 .part RS_005CD304, 1, 1;
L_005F9558 .part/pv L_005F95B0, 4, 1, 5;
L_005F95B0 .part RS_005CD304, 0, 1;
S_003BAFD0 .scope module, "FF5" "ffjk" 2 33, 4 1, S_003BB1F0;
 .timescale 0 0;
v005F82F0_0 .alias "clear", 0 0, v005F8768_0;
v005F8348_0 .alias "clk", 0 0, v005F8AD8_0;
v005F83A0_0 .net "j", 0 0, L_005F8D18; 1 drivers
v005F83F8_0 .net "k", 0 0, L_005F8D70; 1 drivers
v005F8450_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F84A8_0 .var "q", 0 0;
v005F8500_0 .var "qnot", 0 0;
E_003BB9C0 .event posedge, v005C8A08_0, v005F8450_0, v005C8A60_0;
S_003BA6C8 .scope module, "FF4" "ffjk" 2 34, 4 1, S_003BB1F0;
 .timescale 0 0;
v005F8088_0 .alias "clear", 0 0, v005F8768_0;
v005F80E0_0 .alias "clk", 0 0, v005F8AD8_0;
v005F8138_0 .net "j", 0 0, L_005F8E78; 1 drivers
v005F8190_0 .net "k", 0 0, L_005F8ED0; 1 drivers
v005F81E8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F8240_0 .var "q", 0 0;
v005F8298_0 .var "qnot", 0 0;
E_003BBA40 .event posedge, v005C8A08_0, v005F81E8_0, v005C8A60_0;
S_003BB058 .scope module, "FF3" "ffjk" 2 35, 4 1, S_003BB1F0;
 .timescale 0 0;
v005F7E20_0 .alias "clear", 0 0, v005F8768_0;
v005F7E78_0 .alias "clk", 0 0, v005F8AD8_0;
v005F7ED0_0 .net "j", 0 0, L_005F8FD8; 1 drivers
v005F7F28_0 .net "k", 0 0, L_005F9030; 1 drivers
v005F7F80_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F7FD8_0 .var "q", 0 0;
v005F8030_0 .var "qnot", 0 0;
E_003BB9E0 .event posedge, v005C8A08_0, v005F7F80_0, v005C8A60_0;
S_003BB0E0 .scope module, "FF2" "ffjk" 2 36, 4 1, S_003BB1F0;
 .timescale 0 0;
v003B2BF8_0 .alias "clear", 0 0, v005F8768_0;
v005F7C10_0 .alias "clk", 0 0, v005F8AD8_0;
v005F7C68_0 .net "j", 0 0, L_005F9138; 1 drivers
v005F7CC0_0 .net "k", 0 0, L_005F9190; 1 drivers
v005F7D18_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F7D70_0 .var "q", 0 0;
v005F7DC8_0 .var "qnot", 0 0;
E_003BBA20 .event posedge, v005C8A08_0, v005F7D18_0, v005C8A60_0;
S_003BB168 .scope module, "FF1" "ffjk" 2 37, 4 1, S_003BB1F0;
 .timescale 0 0;
v005C8A08_0 .alias "clear", 0 0, v005F8768_0;
v005C8A60_0 .alias "clk", 0 0, v005F8AD8_0;
v005C8AB8_0 .alias "j", 0 0, v005F8978_0;
v003BDB90_0 .alias "k", 0 0, v005F89D0_0;
v003BDBE8_0 .net "preset", 0 0, C4<0>; 1 drivers
v003BDC40_0 .var "q", 0 0;
v003B2BA0_0 .var "qnot", 0 0;
E_003BBA80 .event posedge, v005C8A08_0, v003BDBE8_0, v005C8A60_0;
    .scope S_003BAF48;
T_0 ;
    %set/v v005F8A28_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003BAF48;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005F8A28_0, 1;
    %inv 8, 1;
    %set/v v005F8A28_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003BAFD0;
T_2 ;
    %wait E_003BB9C0;
    %load/v 8, v005F82F0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005F84A8_0, 0, 1;
    %set/v v005F8500_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005F8450_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005F84A8_0, 1, 1;
    %set/v v005F8500_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005F83A0_0, 1;
    %load/v 9, v005F83F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F84A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8500_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005F83A0_0, 1;
    %inv 8, 1;
    %load/v 9, v005F83F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F84A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8500_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005F83A0_0, 1;
    %load/v 9, v005F83F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005F84A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F84A8_0, 0, 8;
    %load/v 8, v005F8500_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8500_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_003BA6C8;
T_3 ;
    %wait E_003BBA40;
    %load/v 8, v005F8088_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005F8240_0, 0, 1;
    %set/v v005F8298_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005F81E8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005F8240_0, 1, 1;
    %set/v v005F8298_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005F8138_0, 1;
    %load/v 9, v005F8190_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8298_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005F8138_0, 1;
    %inv 8, 1;
    %load/v 9, v005F8190_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8240_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8298_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005F8138_0, 1;
    %load/v 9, v005F8190_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005F8240_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8240_0, 0, 8;
    %load/v 8, v005F8298_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8298_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_003BB058;
T_4 ;
    %wait E_003BB9E0;
    %load/v 8, v005F7E20_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005F7FD8_0, 0, 1;
    %set/v v005F8030_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005F7F80_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005F7FD8_0, 1, 1;
    %set/v v005F8030_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005F7ED0_0, 1;
    %load/v 9, v005F7F28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7FD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8030_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005F7ED0_0, 1;
    %inv 8, 1;
    %load/v 9, v005F7F28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7FD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8030_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005F7ED0_0, 1;
    %load/v 9, v005F7F28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005F7FD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7FD8_0, 0, 8;
    %load/v 8, v005F8030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F8030_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_003BB0E0;
T_5 ;
    %wait E_003BBA20;
    %load/v 8, v003B2BF8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005F7D70_0, 0, 1;
    %set/v v005F7DC8_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005F7D18_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005F7D70_0, 1, 1;
    %set/v v005F7DC8_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005F7C68_0, 1;
    %load/v 9, v005F7CC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7D70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7DC8_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005F7C68_0, 1;
    %inv 8, 1;
    %load/v 9, v005F7CC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7D70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7DC8_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005F7C68_0, 1;
    %load/v 9, v005F7CC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005F7D70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7D70_0, 0, 8;
    %load/v 8, v005F7DC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F7DC8_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_003BB168;
T_6 ;
    %wait E_003BBA80;
    %load/v 8, v005C8A08_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v003BDC40_0, 0, 1;
    %set/v v003B2BA0_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v003BDBE8_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v003BDC40_0, 1, 1;
    %set/v v003B2BA0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005C8AB8_0, 1;
    %load/v 9, v003BDB90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003BDC40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003B2BA0_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005C8AB8_0, 1;
    %inv 8, 1;
    %load/v 9, v003BDB90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003BDC40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003B2BA0_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v005C8AB8_0, 1;
    %load/v 9, v003BDB90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v003BDC40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003BDC40_0, 0, 8;
    %load/v 8, v003B2BA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003B2BA0_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_003BA750;
T_7 ;
    %set/v v005F8A80_0, 0, 1;
    %set/v v005F8B88_0, 0, 1;
    %vpi_call 2 59 "$display", "Guia09_07 - Bruno Cezar Andrade Viallet - 396679";
    %vpi_call 2 60 "$monitor", "%5b", v005F8B30_0;
    %delay 1, 0;
    %set/v v005F8A80_0, 1, 1;
    %delay 1, 0;
    %set/v v005F8A80_0, 0, 1;
    %delay 1, 0;
    %set/v v005F8B88_0, 1, 1;
    %delay 12, 0;
    %set/v v005F8B88_0, 0, 1;
    %delay 480, 0;
    %vpi_call 2 65 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "C:\PUC\AC I\Guia 09\Guia09_07.v";
    "./clock.v";
    "./flipflopjk.v";
