{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700178278647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700178278648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:44:38 2023 " "Processing started: Thu Nov 16 17:44:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700178278648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178278648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUcontroller -c ALUcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUcontroller -c ALUcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178278648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700178278977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700178278977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "../../SV Modules Bank/t_ff.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/giant_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/giant_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 giant_counter " "Found entity 1: giant_counter" {  } { { "../../SV Modules Bank/giant_counter.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/giant_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dec416.sv(17) " "Verilog HDL information at dec416.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "../../SV Modules Bank/dec416.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/dec416.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700178285487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/dec416.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/dec416.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec416 " "Found entity 1: dec416" {  } { { "../../SV Modules Bank/dec416.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/dec416.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter26bit.sv(25) " "Verilog HDL information at counter26bit.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "../../SV Modules Bank/counter26bit.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/counter26bit.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700178285489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/counter26bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/counter26bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter26bit " "Found entity 1: counter26bit" {  } { { "../../SV Modules Bank/counter26bit.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/counter26bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/binary4todecimal7decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/binary4todecimal7decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary4todecimal7decoder " "Found entity 1: binary4todecimal7decoder" {  } { { "../../SV Modules Bank/binary4todecimal7decoder.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/binary4todecimal7decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/sequencedetectormoore.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/sequencedetectormoore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequenceDetectorMoore " "Found entity 1: sequenceDetectorMoore" {  } { { "../../SV Modules Bank/sequenceDetectorMoore.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/sequenceDetectorMoore.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/sequencedetectormealy.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/sequencedetectormealy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequenceDetectorMealy " "Found entity 1: sequenceDetectorMealy" {  } { { "../../SV Modules Bank/sequenceDetectorMealy.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/sequenceDetectorMealy.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "../../SV Modules Bank/regN.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/partialproduct4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/partialproduct4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PP4 " "Found entity 1: PP4" {  } { { "../../SV Modules Bank/partialproduct4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/partialproduct4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PP0 pp0 mult4.sv(8) " "Verilog HDL Declaration information at mult4.sv(8): object \"PP0\" differs only in case from object \"pp0\" in the same scope" {  } { { "../../SV Modules Bank/mult4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700178285498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PP1 pp1 mult4.sv(8) " "Verilog HDL Declaration information at mult4.sv(8): object \"PP1\" differs only in case from object \"pp1\" in the same scope" {  } { { "../../SV Modules Bank/mult4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700178285498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PP2 pp2 mult4.sv(8) " "Verilog HDL Declaration information at mult4.sv(8): object \"PP2\" differs only in case from object \"pp2\" in the same scope" {  } { { "../../SV Modules Bank/mult4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700178285498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PP3 pp3 mult4.sv(8) " "Verilog HDL Declaration information at mult4.sv(8): object \"PP3\" differs only in case from object \"pp3\" in the same scope" {  } { { "../../SV Modules Bank/mult4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700178285498 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 ../../SV Modules Bank/mult4.sv " "Entity \"mult4\" obtained from \"../../SV Modules Bank/mult4.sv\" instead of from Quartus Prime megafunction library" {  } { { "../../SV Modules Bank/mult4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700178285499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/mult4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/mult4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "../../SV Modules Bank/mult4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/mult4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/machinecomparison.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/machinecomparison.sv" { { "Info" "ISGN_ENTITY_NAME" "1 machineComparison " "Found entity 1: machineComparison" {  } { { "../../SV Modules Bank/machineComparison.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/machineComparison.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/l7multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/l7multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 L7Multiplier " "Found entity 1: L7Multiplier" {  } { { "../../SV Modules Bank/L7Multiplier.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/L7Multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../SV Modules Bank/fulladder.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/fulladder.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/decimal7decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/decimal7decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal7decoder " "Found entity 1: decimal7decoder" {  } { { "../../SV Modules Bank/decimal7decoder.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/decimal7decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../../SV Modules Bank/debouncer.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../SV Modules Bank/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/alucontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/alucontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontroller " "Found entity 1: ALUcontroller" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../SV Modules Bank/ALU.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/addsub4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/addsub4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub4 " "Found entity 1: addsub4" {  } { { "../../SV Modules Bank/addsub4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/addsub4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/digital-logic-csc244/sv modules bank/adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "../../SV Modules Bank/adder4.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/adder4.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700178285512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285512 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "giant_counter.sv(21) " "Verilog HDL Instantiation warning at giant_counter.sv(21): instance has no name" {  } { { "../../SV Modules Bank/giant_counter.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/giant_counter.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1700178285512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUcontroller " "Elaborating entity \"ALUcontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700178285533 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Bseg ALUcontroller.sv(43) " "Output port \"Bseg\" at ALUcontroller.sv(43) has no driver" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700178285534 "|ALUcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:clkdeb " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:clkdeb\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "clkdeb" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:_cont " "Elaborating entity \"controller\" for hierarchy \"controller:_cont\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "_cont" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:Areg " "Elaborating entity \"regN\" for hierarchy \"regN:Areg\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "Areg" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:ALUreg " "Elaborating entity \"regN\" for hierarchy \"regN:ALUreg\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "ALUreg" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:statusreg " "Elaborating entity \"regN\" for hierarchy \"regN:statusreg\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "statusreg" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:_ALU\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "_ALU" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU:_ALU\|fulladder:zero " "Elaborating entity \"fulladder\" for hierarchy \"ALU:_ALU\|fulladder:zero\"" {  } { { "../../SV Modules Bank/ALU.sv" "zero" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary4todecimal7decoder binary4todecimal7decoder:hexA1 " "Elaborating entity \"binary4todecimal7decoder\" for hierarchy \"binary4todecimal7decoder:hexA1\"" {  } { { "../../SV Modules Bank/ALUcontroller.sv" "hexA1" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALUcontroller.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci seven " "Port \"Ci\" does not exist in macrofunction \"seven\"" {  } { { "../../SV Modules Bank/ALU.sv" "seven" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co seven " "Port \"Co\" does not exist in macrofunction \"seven\"" {  } { { "../../SV Modules Bank/ALU.sv" "seven" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci six " "Port \"Ci\" does not exist in macrofunction \"six\"" {  } { { "../../SV Modules Bank/ALU.sv" "six" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co six " "Port \"Co\" does not exist in macrofunction \"six\"" {  } { { "../../SV Modules Bank/ALU.sv" "six" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci five " "Port \"Ci\" does not exist in macrofunction \"five\"" {  } { { "../../SV Modules Bank/ALU.sv" "five" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co five " "Port \"Co\" does not exist in macrofunction \"five\"" {  } { { "../../SV Modules Bank/ALU.sv" "five" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci four " "Port \"Ci\" does not exist in macrofunction \"four\"" {  } { { "../../SV Modules Bank/ALU.sv" "four" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 53 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co four " "Port \"Co\" does not exist in macrofunction \"four\"" {  } { { "../../SV Modules Bank/ALU.sv" "four" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 53 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci three " "Port \"Ci\" does not exist in macrofunction \"three\"" {  } { { "../../SV Modules Bank/ALU.sv" "three" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 52 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co three " "Port \"Co\" does not exist in macrofunction \"three\"" {  } { { "../../SV Modules Bank/ALU.sv" "three" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 52 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci two " "Port \"Ci\" does not exist in macrofunction \"two\"" {  } { { "../../SV Modules Bank/ALU.sv" "two" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285730 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co two " "Port \"Co\" does not exist in macrofunction \"two\"" {  } { { "../../SV Modules Bank/ALU.sv" "two" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285730 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci one " "Port \"Ci\" does not exist in macrofunction \"one\"" {  } { { "../../SV Modules Bank/ALU.sv" "one" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285730 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co one " "Port \"Co\" does not exist in macrofunction \"one\"" {  } { { "../../SV Modules Bank/ALU.sv" "one" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285730 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Ci zero " "Port \"Ci\" does not exist in macrofunction \"zero\"" {  } { { "../../SV Modules Bank/ALU.sv" "zero" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 49 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285730 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Co zero " "Port \"Co\" does not exist in macrofunction \"zero\"" {  } { { "../../SV Modules Bank/ALU.sv" "zero" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/SV Modules Bank/ALU.sv" 49 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700178285730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700178285747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 7 - Multiplier ALU/L7 ALU/output_files/ALUcontroller.map.smsg " "Generated suppressed messages file D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 7 - Multiplier ALU/L7 ALU/output_files/ALUcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285837 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700178285971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 16 17:44:45 2023 " "Processing ended: Thu Nov 16 17:44:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700178285971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700178285971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700178285971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178285971 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700178286722 ""}
