$comment
	File created using the following command:
		vcd file PROCESADOR.msim.vcd -direction
$end
$date
	Tue May 28 21:00:03 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module procesador_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " port_in_00 [7] $end
$var wire 1 # port_in_00 [6] $end
$var wire 1 $ port_in_00 [5] $end
$var wire 1 % port_in_00 [4] $end
$var wire 1 & port_in_00 [3] $end
$var wire 1 ' port_in_00 [2] $end
$var wire 1 ( port_in_00 [1] $end
$var wire 1 ) port_in_00 [0] $end
$var wire 1 * port_in_01 [7] $end
$var wire 1 + port_in_01 [6] $end
$var wire 1 , port_in_01 [5] $end
$var wire 1 - port_in_01 [4] $end
$var wire 1 . port_in_01 [3] $end
$var wire 1 / port_in_01 [2] $end
$var wire 1 0 port_in_01 [1] $end
$var wire 1 1 port_in_01 [0] $end
$var wire 1 2 port_in_02 [7] $end
$var wire 1 3 port_in_02 [6] $end
$var wire 1 4 port_in_02 [5] $end
$var wire 1 5 port_in_02 [4] $end
$var wire 1 6 port_in_02 [3] $end
$var wire 1 7 port_in_02 [2] $end
$var wire 1 8 port_in_02 [1] $end
$var wire 1 9 port_in_02 [0] $end
$var wire 1 : port_in_03 [7] $end
$var wire 1 ; port_in_03 [6] $end
$var wire 1 < port_in_03 [5] $end
$var wire 1 = port_in_03 [4] $end
$var wire 1 > port_in_03 [3] $end
$var wire 1 ? port_in_03 [2] $end
$var wire 1 @ port_in_03 [1] $end
$var wire 1 A port_in_03 [0] $end
$var wire 1 B port_in_04 [7] $end
$var wire 1 C port_in_04 [6] $end
$var wire 1 D port_in_04 [5] $end
$var wire 1 E port_in_04 [4] $end
$var wire 1 F port_in_04 [3] $end
$var wire 1 G port_in_04 [2] $end
$var wire 1 H port_in_04 [1] $end
$var wire 1 I port_in_04 [0] $end
$var wire 1 J port_in_05 [7] $end
$var wire 1 K port_in_05 [6] $end
$var wire 1 L port_in_05 [5] $end
$var wire 1 M port_in_05 [4] $end
$var wire 1 N port_in_05 [3] $end
$var wire 1 O port_in_05 [2] $end
$var wire 1 P port_in_05 [1] $end
$var wire 1 Q port_in_05 [0] $end
$var wire 1 R port_in_06 [7] $end
$var wire 1 S port_in_06 [6] $end
$var wire 1 T port_in_06 [5] $end
$var wire 1 U port_in_06 [4] $end
$var wire 1 V port_in_06 [3] $end
$var wire 1 W port_in_06 [2] $end
$var wire 1 X port_in_06 [1] $end
$var wire 1 Y port_in_06 [0] $end
$var wire 1 Z port_in_07 [7] $end
$var wire 1 [ port_in_07 [6] $end
$var wire 1 \ port_in_07 [5] $end
$var wire 1 ] port_in_07 [4] $end
$var wire 1 ^ port_in_07 [3] $end
$var wire 1 _ port_in_07 [2] $end
$var wire 1 ` port_in_07 [1] $end
$var wire 1 a port_in_07 [0] $end
$var wire 1 b port_in_08 [7] $end
$var wire 1 c port_in_08 [6] $end
$var wire 1 d port_in_08 [5] $end
$var wire 1 e port_in_08 [4] $end
$var wire 1 f port_in_08 [3] $end
$var wire 1 g port_in_08 [2] $end
$var wire 1 h port_in_08 [1] $end
$var wire 1 i port_in_08 [0] $end
$var wire 1 j port_in_09 [7] $end
$var wire 1 k port_in_09 [6] $end
$var wire 1 l port_in_09 [5] $end
$var wire 1 m port_in_09 [4] $end
$var wire 1 n port_in_09 [3] $end
$var wire 1 o port_in_09 [2] $end
$var wire 1 p port_in_09 [1] $end
$var wire 1 q port_in_09 [0] $end
$var wire 1 r port_in_10 [7] $end
$var wire 1 s port_in_10 [6] $end
$var wire 1 t port_in_10 [5] $end
$var wire 1 u port_in_10 [4] $end
$var wire 1 v port_in_10 [3] $end
$var wire 1 w port_in_10 [2] $end
$var wire 1 x port_in_10 [1] $end
$var wire 1 y port_in_10 [0] $end
$var wire 1 z port_in_11 [7] $end
$var wire 1 { port_in_11 [6] $end
$var wire 1 | port_in_11 [5] $end
$var wire 1 } port_in_11 [4] $end
$var wire 1 ~ port_in_11 [3] $end
$var wire 1 !! port_in_11 [2] $end
$var wire 1 "! port_in_11 [1] $end
$var wire 1 #! port_in_11 [0] $end
$var wire 1 $! port_in_12 [7] $end
$var wire 1 %! port_in_12 [6] $end
$var wire 1 &! port_in_12 [5] $end
$var wire 1 '! port_in_12 [4] $end
$var wire 1 (! port_in_12 [3] $end
$var wire 1 )! port_in_12 [2] $end
$var wire 1 *! port_in_12 [1] $end
$var wire 1 +! port_in_12 [0] $end
$var wire 1 ,! port_in_13 [7] $end
$var wire 1 -! port_in_13 [6] $end
$var wire 1 .! port_in_13 [5] $end
$var wire 1 /! port_in_13 [4] $end
$var wire 1 0! port_in_13 [3] $end
$var wire 1 1! port_in_13 [2] $end
$var wire 1 2! port_in_13 [1] $end
$var wire 1 3! port_in_13 [0] $end
$var wire 1 4! port_in_14 [7] $end
$var wire 1 5! port_in_14 [6] $end
$var wire 1 6! port_in_14 [5] $end
$var wire 1 7! port_in_14 [4] $end
$var wire 1 8! port_in_14 [3] $end
$var wire 1 9! port_in_14 [2] $end
$var wire 1 :! port_in_14 [1] $end
$var wire 1 ;! port_in_14 [0] $end
$var wire 1 <! port_in_15 [7] $end
$var wire 1 =! port_in_15 [6] $end
$var wire 1 >! port_in_15 [5] $end
$var wire 1 ?! port_in_15 [4] $end
$var wire 1 @! port_in_15 [3] $end
$var wire 1 A! port_in_15 [2] $end
$var wire 1 B! port_in_15 [1] $end
$var wire 1 C! port_in_15 [0] $end
$var wire 1 D! port_out_00 [7] $end
$var wire 1 E! port_out_00 [6] $end
$var wire 1 F! port_out_00 [5] $end
$var wire 1 G! port_out_00 [4] $end
$var wire 1 H! port_out_00 [3] $end
$var wire 1 I! port_out_00 [2] $end
$var wire 1 J! port_out_00 [1] $end
$var wire 1 K! port_out_00 [0] $end
$var wire 1 L! port_out_01 [7] $end
$var wire 1 M! port_out_01 [6] $end
$var wire 1 N! port_out_01 [5] $end
$var wire 1 O! port_out_01 [4] $end
$var wire 1 P! port_out_01 [3] $end
$var wire 1 Q! port_out_01 [2] $end
$var wire 1 R! port_out_01 [1] $end
$var wire 1 S! port_out_01 [0] $end
$var wire 1 T! port_out_02 [7] $end
$var wire 1 U! port_out_02 [6] $end
$var wire 1 V! port_out_02 [5] $end
$var wire 1 W! port_out_02 [4] $end
$var wire 1 X! port_out_02 [3] $end
$var wire 1 Y! port_out_02 [2] $end
$var wire 1 Z! port_out_02 [1] $end
$var wire 1 [! port_out_02 [0] $end
$var wire 1 \! port_out_03 [7] $end
$var wire 1 ]! port_out_03 [6] $end
$var wire 1 ^! port_out_03 [5] $end
$var wire 1 _! port_out_03 [4] $end
$var wire 1 `! port_out_03 [3] $end
$var wire 1 a! port_out_03 [2] $end
$var wire 1 b! port_out_03 [1] $end
$var wire 1 c! port_out_03 [0] $end
$var wire 1 d! port_out_04 [7] $end
$var wire 1 e! port_out_04 [6] $end
$var wire 1 f! port_out_04 [5] $end
$var wire 1 g! port_out_04 [4] $end
$var wire 1 h! port_out_04 [3] $end
$var wire 1 i! port_out_04 [2] $end
$var wire 1 j! port_out_04 [1] $end
$var wire 1 k! port_out_04 [0] $end
$var wire 1 l! port_out_05 [7] $end
$var wire 1 m! port_out_05 [6] $end
$var wire 1 n! port_out_05 [5] $end
$var wire 1 o! port_out_05 [4] $end
$var wire 1 p! port_out_05 [3] $end
$var wire 1 q! port_out_05 [2] $end
$var wire 1 r! port_out_05 [1] $end
$var wire 1 s! port_out_05 [0] $end
$var wire 1 t! port_out_06 [7] $end
$var wire 1 u! port_out_06 [6] $end
$var wire 1 v! port_out_06 [5] $end
$var wire 1 w! port_out_06 [4] $end
$var wire 1 x! port_out_06 [3] $end
$var wire 1 y! port_out_06 [2] $end
$var wire 1 z! port_out_06 [1] $end
$var wire 1 {! port_out_06 [0] $end
$var wire 1 |! port_out_07 [7] $end
$var wire 1 }! port_out_07 [6] $end
$var wire 1 ~! port_out_07 [5] $end
$var wire 1 !" port_out_07 [4] $end
$var wire 1 "" port_out_07 [3] $end
$var wire 1 #" port_out_07 [2] $end
$var wire 1 $" port_out_07 [1] $end
$var wire 1 %" port_out_07 [0] $end
$var wire 1 &" port_out_08 [7] $end
$var wire 1 '" port_out_08 [6] $end
$var wire 1 (" port_out_08 [5] $end
$var wire 1 )" port_out_08 [4] $end
$var wire 1 *" port_out_08 [3] $end
$var wire 1 +" port_out_08 [2] $end
$var wire 1 ," port_out_08 [1] $end
$var wire 1 -" port_out_08 [0] $end
$var wire 1 ." port_out_09 [7] $end
$var wire 1 /" port_out_09 [6] $end
$var wire 1 0" port_out_09 [5] $end
$var wire 1 1" port_out_09 [4] $end
$var wire 1 2" port_out_09 [3] $end
$var wire 1 3" port_out_09 [2] $end
$var wire 1 4" port_out_09 [1] $end
$var wire 1 5" port_out_09 [0] $end
$var wire 1 6" port_out_10 [7] $end
$var wire 1 7" port_out_10 [6] $end
$var wire 1 8" port_out_10 [5] $end
$var wire 1 9" port_out_10 [4] $end
$var wire 1 :" port_out_10 [3] $end
$var wire 1 ;" port_out_10 [2] $end
$var wire 1 <" port_out_10 [1] $end
$var wire 1 =" port_out_10 [0] $end
$var wire 1 >" port_out_11 [7] $end
$var wire 1 ?" port_out_11 [6] $end
$var wire 1 @" port_out_11 [5] $end
$var wire 1 A" port_out_11 [4] $end
$var wire 1 B" port_out_11 [3] $end
$var wire 1 C" port_out_11 [2] $end
$var wire 1 D" port_out_11 [1] $end
$var wire 1 E" port_out_11 [0] $end
$var wire 1 F" port_out_12 [7] $end
$var wire 1 G" port_out_12 [6] $end
$var wire 1 H" port_out_12 [5] $end
$var wire 1 I" port_out_12 [4] $end
$var wire 1 J" port_out_12 [3] $end
$var wire 1 K" port_out_12 [2] $end
$var wire 1 L" port_out_12 [1] $end
$var wire 1 M" port_out_12 [0] $end
$var wire 1 N" port_out_13 [7] $end
$var wire 1 O" port_out_13 [6] $end
$var wire 1 P" port_out_13 [5] $end
$var wire 1 Q" port_out_13 [4] $end
$var wire 1 R" port_out_13 [3] $end
$var wire 1 S" port_out_13 [2] $end
$var wire 1 T" port_out_13 [1] $end
$var wire 1 U" port_out_13 [0] $end
$var wire 1 V" port_out_14 [7] $end
$var wire 1 W" port_out_14 [6] $end
$var wire 1 X" port_out_14 [5] $end
$var wire 1 Y" port_out_14 [4] $end
$var wire 1 Z" port_out_14 [3] $end
$var wire 1 [" port_out_14 [2] $end
$var wire 1 \" port_out_14 [1] $end
$var wire 1 ]" port_out_14 [0] $end
$var wire 1 ^" port_out_15 [7] $end
$var wire 1 _" port_out_15 [6] $end
$var wire 1 `" port_out_15 [5] $end
$var wire 1 a" port_out_15 [4] $end
$var wire 1 b" port_out_15 [3] $end
$var wire 1 c" port_out_15 [2] $end
$var wire 1 d" port_out_15 [1] $end
$var wire 1 e" port_out_15 [0] $end
$var wire 1 f" rst $end
$var wire 1 g" segments [13] $end
$var wire 1 h" segments [12] $end
$var wire 1 i" segments [11] $end
$var wire 1 j" segments [10] $end
$var wire 1 k" segments [9] $end
$var wire 1 l" segments [8] $end
$var wire 1 m" segments [7] $end
$var wire 1 n" segments [6] $end
$var wire 1 o" segments [5] $end
$var wire 1 p" segments [4] $end
$var wire 1 q" segments [3] $end
$var wire 1 r" segments [2] $end
$var wire 1 s" segments [1] $end
$var wire 1 t" segments [0] $end

$scope module i1 $end
$var wire 1 u" gnd $end
$var wire 1 v" vcc $end
$var wire 1 w" unknown $end
$var wire 1 x" devoe $end
$var wire 1 y" devclrn $end
$var wire 1 z" devpor $end
$var wire 1 {" ww_devoe $end
$var wire 1 |" ww_devclrn $end
$var wire 1 }" ww_devpor $end
$var wire 1 ~" ww_clk $end
$var wire 1 !# ww_rst $end
$var wire 1 "# ww_port_in_00 [7] $end
$var wire 1 ## ww_port_in_00 [6] $end
$var wire 1 $# ww_port_in_00 [5] $end
$var wire 1 %# ww_port_in_00 [4] $end
$var wire 1 &# ww_port_in_00 [3] $end
$var wire 1 '# ww_port_in_00 [2] $end
$var wire 1 (# ww_port_in_00 [1] $end
$var wire 1 )# ww_port_in_00 [0] $end
$var wire 1 *# ww_port_in_01 [7] $end
$var wire 1 +# ww_port_in_01 [6] $end
$var wire 1 ,# ww_port_in_01 [5] $end
$var wire 1 -# ww_port_in_01 [4] $end
$var wire 1 .# ww_port_in_01 [3] $end
$var wire 1 /# ww_port_in_01 [2] $end
$var wire 1 0# ww_port_in_01 [1] $end
$var wire 1 1# ww_port_in_01 [0] $end
$var wire 1 2# ww_port_in_02 [7] $end
$var wire 1 3# ww_port_in_02 [6] $end
$var wire 1 4# ww_port_in_02 [5] $end
$var wire 1 5# ww_port_in_02 [4] $end
$var wire 1 6# ww_port_in_02 [3] $end
$var wire 1 7# ww_port_in_02 [2] $end
$var wire 1 8# ww_port_in_02 [1] $end
$var wire 1 9# ww_port_in_02 [0] $end
$var wire 1 :# ww_port_in_03 [7] $end
$var wire 1 ;# ww_port_in_03 [6] $end
$var wire 1 <# ww_port_in_03 [5] $end
$var wire 1 =# ww_port_in_03 [4] $end
$var wire 1 ># ww_port_in_03 [3] $end
$var wire 1 ?# ww_port_in_03 [2] $end
$var wire 1 @# ww_port_in_03 [1] $end
$var wire 1 A# ww_port_in_03 [0] $end
$var wire 1 B# ww_port_in_04 [7] $end
$var wire 1 C# ww_port_in_04 [6] $end
$var wire 1 D# ww_port_in_04 [5] $end
$var wire 1 E# ww_port_in_04 [4] $end
$var wire 1 F# ww_port_in_04 [3] $end
$var wire 1 G# ww_port_in_04 [2] $end
$var wire 1 H# ww_port_in_04 [1] $end
$var wire 1 I# ww_port_in_04 [0] $end
$var wire 1 J# ww_port_in_05 [7] $end
$var wire 1 K# ww_port_in_05 [6] $end
$var wire 1 L# ww_port_in_05 [5] $end
$var wire 1 M# ww_port_in_05 [4] $end
$var wire 1 N# ww_port_in_05 [3] $end
$var wire 1 O# ww_port_in_05 [2] $end
$var wire 1 P# ww_port_in_05 [1] $end
$var wire 1 Q# ww_port_in_05 [0] $end
$var wire 1 R# ww_port_in_06 [7] $end
$var wire 1 S# ww_port_in_06 [6] $end
$var wire 1 T# ww_port_in_06 [5] $end
$var wire 1 U# ww_port_in_06 [4] $end
$var wire 1 V# ww_port_in_06 [3] $end
$var wire 1 W# ww_port_in_06 [2] $end
$var wire 1 X# ww_port_in_06 [1] $end
$var wire 1 Y# ww_port_in_06 [0] $end
$var wire 1 Z# ww_port_in_07 [7] $end
$var wire 1 [# ww_port_in_07 [6] $end
$var wire 1 \# ww_port_in_07 [5] $end
$var wire 1 ]# ww_port_in_07 [4] $end
$var wire 1 ^# ww_port_in_07 [3] $end
$var wire 1 _# ww_port_in_07 [2] $end
$var wire 1 `# ww_port_in_07 [1] $end
$var wire 1 a# ww_port_in_07 [0] $end
$var wire 1 b# ww_port_in_08 [7] $end
$var wire 1 c# ww_port_in_08 [6] $end
$var wire 1 d# ww_port_in_08 [5] $end
$var wire 1 e# ww_port_in_08 [4] $end
$var wire 1 f# ww_port_in_08 [3] $end
$var wire 1 g# ww_port_in_08 [2] $end
$var wire 1 h# ww_port_in_08 [1] $end
$var wire 1 i# ww_port_in_08 [0] $end
$var wire 1 j# ww_port_in_09 [7] $end
$var wire 1 k# ww_port_in_09 [6] $end
$var wire 1 l# ww_port_in_09 [5] $end
$var wire 1 m# ww_port_in_09 [4] $end
$var wire 1 n# ww_port_in_09 [3] $end
$var wire 1 o# ww_port_in_09 [2] $end
$var wire 1 p# ww_port_in_09 [1] $end
$var wire 1 q# ww_port_in_09 [0] $end
$var wire 1 r# ww_port_in_10 [7] $end
$var wire 1 s# ww_port_in_10 [6] $end
$var wire 1 t# ww_port_in_10 [5] $end
$var wire 1 u# ww_port_in_10 [4] $end
$var wire 1 v# ww_port_in_10 [3] $end
$var wire 1 w# ww_port_in_10 [2] $end
$var wire 1 x# ww_port_in_10 [1] $end
$var wire 1 y# ww_port_in_10 [0] $end
$var wire 1 z# ww_port_in_11 [7] $end
$var wire 1 {# ww_port_in_11 [6] $end
$var wire 1 |# ww_port_in_11 [5] $end
$var wire 1 }# ww_port_in_11 [4] $end
$var wire 1 ~# ww_port_in_11 [3] $end
$var wire 1 !$ ww_port_in_11 [2] $end
$var wire 1 "$ ww_port_in_11 [1] $end
$var wire 1 #$ ww_port_in_11 [0] $end
$var wire 1 $$ ww_port_in_12 [7] $end
$var wire 1 %$ ww_port_in_12 [6] $end
$var wire 1 &$ ww_port_in_12 [5] $end
$var wire 1 '$ ww_port_in_12 [4] $end
$var wire 1 ($ ww_port_in_12 [3] $end
$var wire 1 )$ ww_port_in_12 [2] $end
$var wire 1 *$ ww_port_in_12 [1] $end
$var wire 1 +$ ww_port_in_12 [0] $end
$var wire 1 ,$ ww_port_in_13 [7] $end
$var wire 1 -$ ww_port_in_13 [6] $end
$var wire 1 .$ ww_port_in_13 [5] $end
$var wire 1 /$ ww_port_in_13 [4] $end
$var wire 1 0$ ww_port_in_13 [3] $end
$var wire 1 1$ ww_port_in_13 [2] $end
$var wire 1 2$ ww_port_in_13 [1] $end
$var wire 1 3$ ww_port_in_13 [0] $end
$var wire 1 4$ ww_port_in_14 [7] $end
$var wire 1 5$ ww_port_in_14 [6] $end
$var wire 1 6$ ww_port_in_14 [5] $end
$var wire 1 7$ ww_port_in_14 [4] $end
$var wire 1 8$ ww_port_in_14 [3] $end
$var wire 1 9$ ww_port_in_14 [2] $end
$var wire 1 :$ ww_port_in_14 [1] $end
$var wire 1 ;$ ww_port_in_14 [0] $end
$var wire 1 <$ ww_port_in_15 [7] $end
$var wire 1 =$ ww_port_in_15 [6] $end
$var wire 1 >$ ww_port_in_15 [5] $end
$var wire 1 ?$ ww_port_in_15 [4] $end
$var wire 1 @$ ww_port_in_15 [3] $end
$var wire 1 A$ ww_port_in_15 [2] $end
$var wire 1 B$ ww_port_in_15 [1] $end
$var wire 1 C$ ww_port_in_15 [0] $end
$var wire 1 D$ ww_port_out_00 [7] $end
$var wire 1 E$ ww_port_out_00 [6] $end
$var wire 1 F$ ww_port_out_00 [5] $end
$var wire 1 G$ ww_port_out_00 [4] $end
$var wire 1 H$ ww_port_out_00 [3] $end
$var wire 1 I$ ww_port_out_00 [2] $end
$var wire 1 J$ ww_port_out_00 [1] $end
$var wire 1 K$ ww_port_out_00 [0] $end
$var wire 1 L$ ww_port_out_01 [7] $end
$var wire 1 M$ ww_port_out_01 [6] $end
$var wire 1 N$ ww_port_out_01 [5] $end
$var wire 1 O$ ww_port_out_01 [4] $end
$var wire 1 P$ ww_port_out_01 [3] $end
$var wire 1 Q$ ww_port_out_01 [2] $end
$var wire 1 R$ ww_port_out_01 [1] $end
$var wire 1 S$ ww_port_out_01 [0] $end
$var wire 1 T$ ww_port_out_02 [7] $end
$var wire 1 U$ ww_port_out_02 [6] $end
$var wire 1 V$ ww_port_out_02 [5] $end
$var wire 1 W$ ww_port_out_02 [4] $end
$var wire 1 X$ ww_port_out_02 [3] $end
$var wire 1 Y$ ww_port_out_02 [2] $end
$var wire 1 Z$ ww_port_out_02 [1] $end
$var wire 1 [$ ww_port_out_02 [0] $end
$var wire 1 \$ ww_port_out_03 [7] $end
$var wire 1 ]$ ww_port_out_03 [6] $end
$var wire 1 ^$ ww_port_out_03 [5] $end
$var wire 1 _$ ww_port_out_03 [4] $end
$var wire 1 `$ ww_port_out_03 [3] $end
$var wire 1 a$ ww_port_out_03 [2] $end
$var wire 1 b$ ww_port_out_03 [1] $end
$var wire 1 c$ ww_port_out_03 [0] $end
$var wire 1 d$ ww_port_out_04 [7] $end
$var wire 1 e$ ww_port_out_04 [6] $end
$var wire 1 f$ ww_port_out_04 [5] $end
$var wire 1 g$ ww_port_out_04 [4] $end
$var wire 1 h$ ww_port_out_04 [3] $end
$var wire 1 i$ ww_port_out_04 [2] $end
$var wire 1 j$ ww_port_out_04 [1] $end
$var wire 1 k$ ww_port_out_04 [0] $end
$var wire 1 l$ ww_port_out_05 [7] $end
$var wire 1 m$ ww_port_out_05 [6] $end
$var wire 1 n$ ww_port_out_05 [5] $end
$var wire 1 o$ ww_port_out_05 [4] $end
$var wire 1 p$ ww_port_out_05 [3] $end
$var wire 1 q$ ww_port_out_05 [2] $end
$var wire 1 r$ ww_port_out_05 [1] $end
$var wire 1 s$ ww_port_out_05 [0] $end
$var wire 1 t$ ww_port_out_06 [7] $end
$var wire 1 u$ ww_port_out_06 [6] $end
$var wire 1 v$ ww_port_out_06 [5] $end
$var wire 1 w$ ww_port_out_06 [4] $end
$var wire 1 x$ ww_port_out_06 [3] $end
$var wire 1 y$ ww_port_out_06 [2] $end
$var wire 1 z$ ww_port_out_06 [1] $end
$var wire 1 {$ ww_port_out_06 [0] $end
$var wire 1 |$ ww_port_out_07 [7] $end
$var wire 1 }$ ww_port_out_07 [6] $end
$var wire 1 ~$ ww_port_out_07 [5] $end
$var wire 1 !% ww_port_out_07 [4] $end
$var wire 1 "% ww_port_out_07 [3] $end
$var wire 1 #% ww_port_out_07 [2] $end
$var wire 1 $% ww_port_out_07 [1] $end
$var wire 1 %% ww_port_out_07 [0] $end
$var wire 1 &% ww_port_out_08 [7] $end
$var wire 1 '% ww_port_out_08 [6] $end
$var wire 1 (% ww_port_out_08 [5] $end
$var wire 1 )% ww_port_out_08 [4] $end
$var wire 1 *% ww_port_out_08 [3] $end
$var wire 1 +% ww_port_out_08 [2] $end
$var wire 1 ,% ww_port_out_08 [1] $end
$var wire 1 -% ww_port_out_08 [0] $end
$var wire 1 .% ww_port_out_09 [7] $end
$var wire 1 /% ww_port_out_09 [6] $end
$var wire 1 0% ww_port_out_09 [5] $end
$var wire 1 1% ww_port_out_09 [4] $end
$var wire 1 2% ww_port_out_09 [3] $end
$var wire 1 3% ww_port_out_09 [2] $end
$var wire 1 4% ww_port_out_09 [1] $end
$var wire 1 5% ww_port_out_09 [0] $end
$var wire 1 6% ww_port_out_10 [7] $end
$var wire 1 7% ww_port_out_10 [6] $end
$var wire 1 8% ww_port_out_10 [5] $end
$var wire 1 9% ww_port_out_10 [4] $end
$var wire 1 :% ww_port_out_10 [3] $end
$var wire 1 ;% ww_port_out_10 [2] $end
$var wire 1 <% ww_port_out_10 [1] $end
$var wire 1 =% ww_port_out_10 [0] $end
$var wire 1 >% ww_port_out_11 [7] $end
$var wire 1 ?% ww_port_out_11 [6] $end
$var wire 1 @% ww_port_out_11 [5] $end
$var wire 1 A% ww_port_out_11 [4] $end
$var wire 1 B% ww_port_out_11 [3] $end
$var wire 1 C% ww_port_out_11 [2] $end
$var wire 1 D% ww_port_out_11 [1] $end
$var wire 1 E% ww_port_out_11 [0] $end
$var wire 1 F% ww_port_out_12 [7] $end
$var wire 1 G% ww_port_out_12 [6] $end
$var wire 1 H% ww_port_out_12 [5] $end
$var wire 1 I% ww_port_out_12 [4] $end
$var wire 1 J% ww_port_out_12 [3] $end
$var wire 1 K% ww_port_out_12 [2] $end
$var wire 1 L% ww_port_out_12 [1] $end
$var wire 1 M% ww_port_out_12 [0] $end
$var wire 1 N% ww_port_out_13 [7] $end
$var wire 1 O% ww_port_out_13 [6] $end
$var wire 1 P% ww_port_out_13 [5] $end
$var wire 1 Q% ww_port_out_13 [4] $end
$var wire 1 R% ww_port_out_13 [3] $end
$var wire 1 S% ww_port_out_13 [2] $end
$var wire 1 T% ww_port_out_13 [1] $end
$var wire 1 U% ww_port_out_13 [0] $end
$var wire 1 V% ww_port_out_14 [7] $end
$var wire 1 W% ww_port_out_14 [6] $end
$var wire 1 X% ww_port_out_14 [5] $end
$var wire 1 Y% ww_port_out_14 [4] $end
$var wire 1 Z% ww_port_out_14 [3] $end
$var wire 1 [% ww_port_out_14 [2] $end
$var wire 1 \% ww_port_out_14 [1] $end
$var wire 1 ]% ww_port_out_14 [0] $end
$var wire 1 ^% ww_port_out_15 [7] $end
$var wire 1 _% ww_port_out_15 [6] $end
$var wire 1 `% ww_port_out_15 [5] $end
$var wire 1 a% ww_port_out_15 [4] $end
$var wire 1 b% ww_port_out_15 [3] $end
$var wire 1 c% ww_port_out_15 [2] $end
$var wire 1 d% ww_port_out_15 [1] $end
$var wire 1 e% ww_port_out_15 [0] $end
$var wire 1 f% ww_segments [13] $end
$var wire 1 g% ww_segments [12] $end
$var wire 1 h% ww_segments [11] $end
$var wire 1 i% ww_segments [10] $end
$var wire 1 j% ww_segments [9] $end
$var wire 1 k% ww_segments [8] $end
$var wire 1 l% ww_segments [7] $end
$var wire 1 m% ww_segments [6] $end
$var wire 1 n% ww_segments [5] $end
$var wire 1 o% ww_segments [4] $end
$var wire 1 p% ww_segments [3] $end
$var wire 1 q% ww_segments [2] $end
$var wire 1 r% ww_segments [1] $end
$var wire 1 s% ww_segments [0] $end
$var wire 1 t% \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 u% \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 v% \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 w% \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 x% \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 y% \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 z% \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 {% \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 |% \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 }% \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 ~% \clk~input_o\ $end
$var wire 1 !& \port_in_00[0]~input_o\ $end
$var wire 1 "& \port_in_00[1]~input_o\ $end
$var wire 1 #& \port_in_00[2]~input_o\ $end
$var wire 1 $& \port_in_00[3]~input_o\ $end
$var wire 1 %& \port_in_00[4]~input_o\ $end
$var wire 1 && \port_in_00[5]~input_o\ $end
$var wire 1 '& \port_in_00[6]~input_o\ $end
$var wire 1 (& \port_in_00[7]~input_o\ $end
$var wire 1 )& \port_in_01[0]~input_o\ $end
$var wire 1 *& \port_in_01[1]~input_o\ $end
$var wire 1 +& \port_in_01[2]~input_o\ $end
$var wire 1 ,& \port_in_01[3]~input_o\ $end
$var wire 1 -& \port_in_01[4]~input_o\ $end
$var wire 1 .& \port_in_01[5]~input_o\ $end
$var wire 1 /& \port_in_01[6]~input_o\ $end
$var wire 1 0& \port_in_01[7]~input_o\ $end
$var wire 1 1& \port_in_02[0]~input_o\ $end
$var wire 1 2& \port_in_02[1]~input_o\ $end
$var wire 1 3& \port_in_02[2]~input_o\ $end
$var wire 1 4& \port_in_02[3]~input_o\ $end
$var wire 1 5& \port_in_02[4]~input_o\ $end
$var wire 1 6& \port_in_02[5]~input_o\ $end
$var wire 1 7& \port_in_02[6]~input_o\ $end
$var wire 1 8& \port_in_02[7]~input_o\ $end
$var wire 1 9& \port_in_03[0]~input_o\ $end
$var wire 1 :& \port_in_03[1]~input_o\ $end
$var wire 1 ;& \port_in_03[2]~input_o\ $end
$var wire 1 <& \port_in_03[3]~input_o\ $end
$var wire 1 =& \port_in_03[4]~input_o\ $end
$var wire 1 >& \port_in_03[5]~input_o\ $end
$var wire 1 ?& \port_in_03[6]~input_o\ $end
$var wire 1 @& \port_in_03[7]~input_o\ $end
$var wire 1 A& \port_in_04[0]~input_o\ $end
$var wire 1 B& \port_in_04[1]~input_o\ $end
$var wire 1 C& \port_in_04[2]~input_o\ $end
$var wire 1 D& \port_in_04[3]~input_o\ $end
$var wire 1 E& \port_in_04[4]~input_o\ $end
$var wire 1 F& \port_in_04[5]~input_o\ $end
$var wire 1 G& \port_in_04[6]~input_o\ $end
$var wire 1 H& \port_in_04[7]~input_o\ $end
$var wire 1 I& \port_in_05[0]~input_o\ $end
$var wire 1 J& \port_in_05[1]~input_o\ $end
$var wire 1 K& \port_in_05[2]~input_o\ $end
$var wire 1 L& \port_in_05[3]~input_o\ $end
$var wire 1 M& \port_in_05[4]~input_o\ $end
$var wire 1 N& \port_in_05[5]~input_o\ $end
$var wire 1 O& \port_in_05[6]~input_o\ $end
$var wire 1 P& \port_in_05[7]~input_o\ $end
$var wire 1 Q& \port_in_06[0]~input_o\ $end
$var wire 1 R& \port_in_06[1]~input_o\ $end
$var wire 1 S& \port_in_06[2]~input_o\ $end
$var wire 1 T& \port_in_06[3]~input_o\ $end
$var wire 1 U& \port_in_06[4]~input_o\ $end
$var wire 1 V& \port_in_06[5]~input_o\ $end
$var wire 1 W& \port_in_06[6]~input_o\ $end
$var wire 1 X& \port_in_06[7]~input_o\ $end
$var wire 1 Y& \port_in_07[0]~input_o\ $end
$var wire 1 Z& \port_in_07[1]~input_o\ $end
$var wire 1 [& \port_in_07[2]~input_o\ $end
$var wire 1 \& \port_in_07[3]~input_o\ $end
$var wire 1 ]& \port_in_07[4]~input_o\ $end
$var wire 1 ^& \port_in_07[5]~input_o\ $end
$var wire 1 _& \port_in_07[6]~input_o\ $end
$var wire 1 `& \port_in_07[7]~input_o\ $end
$var wire 1 a& \port_in_08[0]~input_o\ $end
$var wire 1 b& \port_in_08[1]~input_o\ $end
$var wire 1 c& \port_in_08[2]~input_o\ $end
$var wire 1 d& \port_in_08[3]~input_o\ $end
$var wire 1 e& \port_in_08[4]~input_o\ $end
$var wire 1 f& \port_in_08[5]~input_o\ $end
$var wire 1 g& \port_in_08[6]~input_o\ $end
$var wire 1 h& \port_in_08[7]~input_o\ $end
$var wire 1 i& \port_in_09[0]~input_o\ $end
$var wire 1 j& \port_in_09[1]~input_o\ $end
$var wire 1 k& \port_in_09[2]~input_o\ $end
$var wire 1 l& \port_in_09[3]~input_o\ $end
$var wire 1 m& \port_in_09[4]~input_o\ $end
$var wire 1 n& \port_in_09[5]~input_o\ $end
$var wire 1 o& \port_in_09[6]~input_o\ $end
$var wire 1 p& \port_in_09[7]~input_o\ $end
$var wire 1 q& \port_in_10[0]~input_o\ $end
$var wire 1 r& \port_in_10[1]~input_o\ $end
$var wire 1 s& \port_in_10[2]~input_o\ $end
$var wire 1 t& \port_in_10[3]~input_o\ $end
$var wire 1 u& \port_in_10[4]~input_o\ $end
$var wire 1 v& \port_in_10[5]~input_o\ $end
$var wire 1 w& \port_in_10[6]~input_o\ $end
$var wire 1 x& \port_in_10[7]~input_o\ $end
$var wire 1 y& \port_in_11[0]~input_o\ $end
$var wire 1 z& \port_in_11[1]~input_o\ $end
$var wire 1 {& \port_in_11[2]~input_o\ $end
$var wire 1 |& \port_in_11[3]~input_o\ $end
$var wire 1 }& \port_in_11[4]~input_o\ $end
$var wire 1 ~& \port_in_11[5]~input_o\ $end
$var wire 1 !' \port_in_11[6]~input_o\ $end
$var wire 1 "' \port_in_11[7]~input_o\ $end
$var wire 1 #' \port_in_12[0]~input_o\ $end
$var wire 1 $' \port_in_12[1]~input_o\ $end
$var wire 1 %' \port_in_12[2]~input_o\ $end
$var wire 1 &' \port_in_12[3]~input_o\ $end
$var wire 1 '' \port_in_12[4]~input_o\ $end
$var wire 1 (' \port_in_12[5]~input_o\ $end
$var wire 1 )' \port_in_12[6]~input_o\ $end
$var wire 1 *' \port_in_12[7]~input_o\ $end
$var wire 1 +' \port_in_13[0]~input_o\ $end
$var wire 1 ,' \port_in_13[1]~input_o\ $end
$var wire 1 -' \port_in_13[2]~input_o\ $end
$var wire 1 .' \port_in_13[3]~input_o\ $end
$var wire 1 /' \port_in_13[4]~input_o\ $end
$var wire 1 0' \port_in_13[5]~input_o\ $end
$var wire 1 1' \port_in_13[6]~input_o\ $end
$var wire 1 2' \port_in_13[7]~input_o\ $end
$var wire 1 3' \port_in_14[0]~input_o\ $end
$var wire 1 4' \port_in_14[1]~input_o\ $end
$var wire 1 5' \port_in_14[2]~input_o\ $end
$var wire 1 6' \port_in_14[3]~input_o\ $end
$var wire 1 7' \port_in_14[4]~input_o\ $end
$var wire 1 8' \port_in_14[5]~input_o\ $end
$var wire 1 9' \port_in_14[6]~input_o\ $end
$var wire 1 :' \port_in_14[7]~input_o\ $end
$var wire 1 ;' \port_in_15[0]~input_o\ $end
$var wire 1 <' \port_in_15[1]~input_o\ $end
$var wire 1 =' \port_in_15[2]~input_o\ $end
$var wire 1 >' \port_in_15[3]~input_o\ $end
$var wire 1 ?' \port_in_15[4]~input_o\ $end
$var wire 1 @' \port_in_15[5]~input_o\ $end
$var wire 1 A' \port_in_15[6]~input_o\ $end
$var wire 1 B' \port_in_15[7]~input_o\ $end
$var wire 1 C' \rst~input_o\ $end
$var wire 1 D' \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E' \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 F' \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 G' \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 H' \port_out_00[0]~output_o\ $end
$var wire 1 I' \port_out_00[1]~output_o\ $end
$var wire 1 J' \port_out_00[2]~output_o\ $end
$var wire 1 K' \port_out_00[3]~output_o\ $end
$var wire 1 L' \port_out_00[4]~output_o\ $end
$var wire 1 M' \port_out_00[5]~output_o\ $end
$var wire 1 N' \port_out_00[6]~output_o\ $end
$var wire 1 O' \port_out_00[7]~output_o\ $end
$var wire 1 P' \port_out_01[0]~output_o\ $end
$var wire 1 Q' \port_out_01[1]~output_o\ $end
$var wire 1 R' \port_out_01[2]~output_o\ $end
$var wire 1 S' \port_out_01[3]~output_o\ $end
$var wire 1 T' \port_out_01[4]~output_o\ $end
$var wire 1 U' \port_out_01[5]~output_o\ $end
$var wire 1 V' \port_out_01[6]~output_o\ $end
$var wire 1 W' \port_out_01[7]~output_o\ $end
$var wire 1 X' \port_out_02[0]~output_o\ $end
$var wire 1 Y' \port_out_02[1]~output_o\ $end
$var wire 1 Z' \port_out_02[2]~output_o\ $end
$var wire 1 [' \port_out_02[3]~output_o\ $end
$var wire 1 \' \port_out_02[4]~output_o\ $end
$var wire 1 ]' \port_out_02[5]~output_o\ $end
$var wire 1 ^' \port_out_02[6]~output_o\ $end
$var wire 1 _' \port_out_02[7]~output_o\ $end
$var wire 1 `' \port_out_03[0]~output_o\ $end
$var wire 1 a' \port_out_03[1]~output_o\ $end
$var wire 1 b' \port_out_03[2]~output_o\ $end
$var wire 1 c' \port_out_03[3]~output_o\ $end
$var wire 1 d' \port_out_03[4]~output_o\ $end
$var wire 1 e' \port_out_03[5]~output_o\ $end
$var wire 1 f' \port_out_03[6]~output_o\ $end
$var wire 1 g' \port_out_03[7]~output_o\ $end
$var wire 1 h' \port_out_04[0]~output_o\ $end
$var wire 1 i' \port_out_04[1]~output_o\ $end
$var wire 1 j' \port_out_04[2]~output_o\ $end
$var wire 1 k' \port_out_04[3]~output_o\ $end
$var wire 1 l' \port_out_04[4]~output_o\ $end
$var wire 1 m' \port_out_04[5]~output_o\ $end
$var wire 1 n' \port_out_04[6]~output_o\ $end
$var wire 1 o' \port_out_04[7]~output_o\ $end
$var wire 1 p' \port_out_05[0]~output_o\ $end
$var wire 1 q' \port_out_05[1]~output_o\ $end
$var wire 1 r' \port_out_05[2]~output_o\ $end
$var wire 1 s' \port_out_05[3]~output_o\ $end
$var wire 1 t' \port_out_05[4]~output_o\ $end
$var wire 1 u' \port_out_05[5]~output_o\ $end
$var wire 1 v' \port_out_05[6]~output_o\ $end
$var wire 1 w' \port_out_05[7]~output_o\ $end
$var wire 1 x' \port_out_06[0]~output_o\ $end
$var wire 1 y' \port_out_06[1]~output_o\ $end
$var wire 1 z' \port_out_06[2]~output_o\ $end
$var wire 1 {' \port_out_06[3]~output_o\ $end
$var wire 1 |' \port_out_06[4]~output_o\ $end
$var wire 1 }' \port_out_06[5]~output_o\ $end
$var wire 1 ~' \port_out_06[6]~output_o\ $end
$var wire 1 !( \port_out_06[7]~output_o\ $end
$var wire 1 "( \port_out_07[0]~output_o\ $end
$var wire 1 #( \port_out_07[1]~output_o\ $end
$var wire 1 $( \port_out_07[2]~output_o\ $end
$var wire 1 %( \port_out_07[3]~output_o\ $end
$var wire 1 &( \port_out_07[4]~output_o\ $end
$var wire 1 '( \port_out_07[5]~output_o\ $end
$var wire 1 (( \port_out_07[6]~output_o\ $end
$var wire 1 )( \port_out_07[7]~output_o\ $end
$var wire 1 *( \port_out_08[0]~output_o\ $end
$var wire 1 +( \port_out_08[1]~output_o\ $end
$var wire 1 ,( \port_out_08[2]~output_o\ $end
$var wire 1 -( \port_out_08[3]~output_o\ $end
$var wire 1 .( \port_out_08[4]~output_o\ $end
$var wire 1 /( \port_out_08[5]~output_o\ $end
$var wire 1 0( \port_out_08[6]~output_o\ $end
$var wire 1 1( \port_out_08[7]~output_o\ $end
$var wire 1 2( \port_out_09[0]~output_o\ $end
$var wire 1 3( \port_out_09[1]~output_o\ $end
$var wire 1 4( \port_out_09[2]~output_o\ $end
$var wire 1 5( \port_out_09[3]~output_o\ $end
$var wire 1 6( \port_out_09[4]~output_o\ $end
$var wire 1 7( \port_out_09[5]~output_o\ $end
$var wire 1 8( \port_out_09[6]~output_o\ $end
$var wire 1 9( \port_out_09[7]~output_o\ $end
$var wire 1 :( \port_out_10[0]~output_o\ $end
$var wire 1 ;( \port_out_10[1]~output_o\ $end
$var wire 1 <( \port_out_10[2]~output_o\ $end
$var wire 1 =( \port_out_10[3]~output_o\ $end
$var wire 1 >( \port_out_10[4]~output_o\ $end
$var wire 1 ?( \port_out_10[5]~output_o\ $end
$var wire 1 @( \port_out_10[6]~output_o\ $end
$var wire 1 A( \port_out_10[7]~output_o\ $end
$var wire 1 B( \port_out_11[0]~output_o\ $end
$var wire 1 C( \port_out_11[1]~output_o\ $end
$var wire 1 D( \port_out_11[2]~output_o\ $end
$var wire 1 E( \port_out_11[3]~output_o\ $end
$var wire 1 F( \port_out_11[4]~output_o\ $end
$var wire 1 G( \port_out_11[5]~output_o\ $end
$var wire 1 H( \port_out_11[6]~output_o\ $end
$var wire 1 I( \port_out_11[7]~output_o\ $end
$var wire 1 J( \port_out_12[0]~output_o\ $end
$var wire 1 K( \port_out_12[1]~output_o\ $end
$var wire 1 L( \port_out_12[2]~output_o\ $end
$var wire 1 M( \port_out_12[3]~output_o\ $end
$var wire 1 N( \port_out_12[4]~output_o\ $end
$var wire 1 O( \port_out_12[5]~output_o\ $end
$var wire 1 P( \port_out_12[6]~output_o\ $end
$var wire 1 Q( \port_out_12[7]~output_o\ $end
$var wire 1 R( \port_out_13[0]~output_o\ $end
$var wire 1 S( \port_out_13[1]~output_o\ $end
$var wire 1 T( \port_out_13[2]~output_o\ $end
$var wire 1 U( \port_out_13[3]~output_o\ $end
$var wire 1 V( \port_out_13[4]~output_o\ $end
$var wire 1 W( \port_out_13[5]~output_o\ $end
$var wire 1 X( \port_out_13[6]~output_o\ $end
$var wire 1 Y( \port_out_13[7]~output_o\ $end
$var wire 1 Z( \port_out_14[0]~output_o\ $end
$var wire 1 [( \port_out_14[1]~output_o\ $end
$var wire 1 \( \port_out_14[2]~output_o\ $end
$var wire 1 ]( \port_out_14[3]~output_o\ $end
$var wire 1 ^( \port_out_14[4]~output_o\ $end
$var wire 1 _( \port_out_14[5]~output_o\ $end
$var wire 1 `( \port_out_14[6]~output_o\ $end
$var wire 1 a( \port_out_14[7]~output_o\ $end
$var wire 1 b( \port_out_15[0]~output_o\ $end
$var wire 1 c( \port_out_15[1]~output_o\ $end
$var wire 1 d( \port_out_15[2]~output_o\ $end
$var wire 1 e( \port_out_15[3]~output_o\ $end
$var wire 1 f( \port_out_15[4]~output_o\ $end
$var wire 1 g( \port_out_15[5]~output_o\ $end
$var wire 1 h( \port_out_15[6]~output_o\ $end
$var wire 1 i( \port_out_15[7]~output_o\ $end
$var wire 1 j( \segments[0]~output_o\ $end
$var wire 1 k( \segments[1]~output_o\ $end
$var wire 1 l( \segments[2]~output_o\ $end
$var wire 1 m( \segments[3]~output_o\ $end
$var wire 1 n( \segments[4]~output_o\ $end
$var wire 1 o( \segments[5]~output_o\ $end
$var wire 1 p( \segments[6]~output_o\ $end
$var wire 1 q( \segments[7]~output_o\ $end
$var wire 1 r( \segments[8]~output_o\ $end
$var wire 1 s( \segments[9]~output_o\ $end
$var wire 1 t( \segments[10]~output_o\ $end
$var wire 1 u( \segments[11]~output_o\ $end
$var wire 1 v( \segments[12]~output_o\ $end
$var wire 1 w( \segments[13]~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1f"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
xw"
1x"
1y"
1z"
1{"
1|"
1}"
0~"
1!#
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
1C'
0D'
zE'
zF'
zG'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
1p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
1m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
$end
#50000
1!
1~"
1~%
#100000
0!
0~"
0~%
#150000
1!
1~"
1~%
#200000
0!
0~"
0~%
#250000
1!
1~"
1~%
#300000
0!
0~"
0~%
#350000
1!
1~"
1~%
#400000
0!
0~"
0~%
#450000
1!
1~"
1~%
#500000
0!
0~"
0~%
#550000
1!
1~"
1~%
#600000
0!
0~"
0~%
#650000
1!
1~"
1~%
#700000
0!
0~"
0~%
#750000
1!
1~"
1~%
#800000
0!
0~"
0~%
#850000
1!
1~"
1~%
#900000
0!
0~"
0~%
#950000
1!
1~"
1~%
#1000000
