
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= ICache[addr]={0,rs,rt,code,52}                          Premise(F3)
	S3= GPR[rs]=a                                               Premise(F4)
	S4= GPR[rt]=b                                               Premise(F5)

IF	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>ICache.IEA                                      Premise(F10)
	S7= ICache.IEA=addr                                         Path(S5,S6)
	S8= ICache.Out={0,rs,rt,code,52}                            ICache-Search(S7,S2)
	S9= ICache.Out=>IR_ID.In                                    Premise(F14)
	S10= IR_ID.In={0,rs,rt,code,52}                             Path(S8,S9)
	S11= CtrlCP0=0                                              Premise(F23)
	S12= CP0[ASID]=pid                                          CP0-Hold(S0,S11)
	S13= CtrlPC=0                                               Premise(F27)
	S14= CtrlPCInc=1                                            Premise(F28)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= CtrlIR_ID=1                                            Premise(F33)
	S17= [IR_ID]={0,rs,rt,code,52}                              IR_ID-Write(S10,S16)
	S18= CtrlGPR=0                                              Premise(F36)
	S19= GPR[rs]=a                                              GPR-Hold(S3,S18)
	S20= GPR[rt]=b                                              GPR-Hold(S4,S18)

ID	S21= IR_ID.Out25_21=rs                                      IR-Out(S17)
	S22= IR_ID.Out20_16=rt                                      IR-Out(S17)
	S23= IR_ID.Out25_21=>GPR.RReg1                              Premise(F88)
	S24= GPR.RReg1=rs                                           Path(S21,S23)
	S25= GPR.Rdata1=a                                           GPR-Read(S24,S19)
	S26= IR_ID.Out20_16=>GPR.RReg2                              Premise(F89)
	S27= GPR.RReg2=rt                                           Path(S22,S26)
	S28= GPR.Rdata2=b                                           GPR-Read(S27,S20)
	S29= GPR.Rdata1=>FU.InID1                                   Premise(F91)
	S30= FU.InID1=a                                             Path(S25,S29)
	S31= FU.OutID1=FU(a)                                        FU-Forward(S30)
	S32= FU.OutID1=>A_EX.In                                     Premise(F93)
	S33= A_EX.In=FU(a)                                          Path(S31,S32)
	S34= GPR.Rdata2=>FU.InID2                                   Premise(F94)
	S35= FU.InID2=b                                             Path(S28,S34)
	S36= FU.OutID2=FU(b)                                        FU-Forward(S35)
	S37= FU.OutID2=>B_EX.In                                     Premise(F96)
	S38= B_EX.In=FU(b)                                          Path(S36,S37)
	S39= CtrlCP0=0                                              Premise(F101)
	S40= CP0[ASID]=pid                                          CP0-Hold(S12,S39)
	S41= CtrlPC=0                                               Premise(F105)
	S42= CtrlPCInc=0                                            Premise(F106)
	S43= PC[Out]=addr+4                                         PC-Hold(S15,S41,S42)
	S44= CtrlA_EX=1                                             Premise(F115)
	S45= [A_EX]=FU(a)                                           A_EX-Write(S33,S44)
	S46= CtrlB_EX=1                                             Premise(F116)
	S47= [B_EX]=FU(b)                                           B_EX-Write(S38,S46)

EX	S48= A_EX.Out=FU(a)                                         A_EX-Out(S45)
	S49= B_EX.Out=FU(b)                                         B_EX-Out(S47)
	S50= A_EX.Out=>CMPU.A                                       Premise(F136)
	S51= CMPU.A=FU(a)                                           Path(S48,S50)
	S52= B_EX.Out=>CMPU.B                                       Premise(F137)
	S53= CMPU.B=FU(b)                                           Path(S49,S52)
	S54= CMPU.zero=CompareS(FU(a),FU(b))                        CMPU-CMPS(S51,S53)
	S55= CMPU.zero=>ConditionReg_MEM.In                         Premise(F139)
	S56= ConditionReg_MEM.In=CompareS(FU(a),FU(b))              Path(S54,S55)
	S57= CtrlCP0=0                                              Premise(F143)
	S58= CP0[ASID]=pid                                          CP0-Hold(S40,S57)
	S59= CtrlPC=0                                               Premise(F147)
	S60= CtrlPCInc=0                                            Premise(F148)
	S61= PC[Out]=addr+4                                         PC-Hold(S43,S59,S60)
	S62= CtrlConditionReg_MEM=1                                 Premise(F160)
	S63= [ConditionReg_MEM]=CompareS(FU(a),FU(b))               ConditionReg_MEM-Write(S56,S62)

MEM	S64= CP0.ASID=pid                                           CP0-Read-ASID(S58)
	S65= PC.Out=addr+4                                          PC-Out(S61)
	S66= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))             ConditionReg_MEM-Out(S63)
	S67= PC.Out=>CP0.EPCIn                                      Premise(F180)
	S68= CP0.EPCIn=addr+4                                       Path(S65,S67)
	S69= CP0.ExCodeIn=5'h0d                                     Premise(F181)
	S70= CP0.ASID=>PIDReg.In                                    Premise(F183)
	S71= PIDReg.In=pid                                          Path(S64,S70)
	S72= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F189)
	S73= ConditionReg_DMMU1.In=CompareS(FU(a),FU(b))            Path(S66,S72)
	S74= CtrlEPCIn=1                                            Premise(F196)
	S75= CP0[EPC]=addr+4                                        CP0-Write-EPC(S68,S74)
	S76= CtrlExCodeIn=1                                         Premise(F197)
	S77= CP0[ExCode]=5'h0d                                      CP0-Write-ExCode(S69,S76)
	S78= CtrlPIDReg=1                                           Premise(F214)
	S79= [PIDReg]=pid                                           PIDReg-Write(S71,S78)
	S80= CtrlConditionReg_DMMU1=1                               Premise(F221)
	S81= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))             ConditionReg_DMMU1-Write(S73,S80)

MEM(DMMU1)	S82= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(b))           ConditionReg_DMMU1-Out(S81)
	S83= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F234)
	S84= ConditionReg_DMMU2.In=CompareS(FU(a),FU(b))            Path(S82,S83)
	S85= CtrlCP0=0                                              Premise(F237)
	S86= CP0[EPC]=addr+4                                        CP0-Hold(S75,S85)
	S87= CP0[ExCode]=5'h0d                                      CP0-Hold(S77,S85)
	S88= CtrlPIDReg=0                                           Premise(F256)
	S89= [PIDReg]=pid                                           PIDReg-Hold(S79,S88)
	S90= CtrlConditionReg_DMMU2=1                               Premise(F266)
	S91= [ConditionReg_DMMU2]=CompareS(FU(a),FU(b))             ConditionReg_DMMU2-Write(S84,S90)

MEM(DMMU2)	S92= ConditionReg_DMMU2.Out=CompareS(FU(a),FU(b))           ConditionReg_DMMU2-Out(S91)
	S93= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F273)
	S94= ConditionReg_WB.In=CompareS(FU(a),FU(b))               Path(S92,S93)
	S95= CtrlCP0=0                                              Premise(F276)
	S96= CP0[EPC]=addr+4                                        CP0-Hold(S86,S95)
	S97= CP0[ExCode]=5'h0d                                      CP0-Hold(S87,S95)
	S98= CtrlPIDReg=0                                           Premise(F295)
	S99= [PIDReg]=pid                                           PIDReg-Hold(S89,S98)
	S100= CtrlConditionReg_WB=1                                 Premise(F303)
	S101= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S94,S100)

WB	S102= CtrlCP0=0                                             Premise(F311)
	S103= CP0[EPC]=addr+4                                       CP0-Hold(S96,S102)
	S104= CP0[ExCode]=5'h0d                                     CP0-Hold(S97,S102)
	S105= CtrlPIDReg=0                                          Premise(F330)
	S106= [PIDReg]=pid                                          PIDReg-Hold(S99,S105)
	S107= CtrlConditionReg_WB=0                                 Premise(F338)
	S108= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S101,S107)

POST	S103= CP0[EPC]=addr+4                                       CP0-Hold(S96,S102)
	S104= CP0[ExCode]=5'h0d                                     CP0-Hold(S97,S102)
	S106= [PIDReg]=pid                                          PIDReg-Hold(S99,S105)
	S108= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S101,S107)

