Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Thu May  9 12:49:46 2019
| Host             : LAB-SCI-214-17 running 64-bit major release  (build 9200)
| Command          : report_power -file computer_top_power_routed.rpt -pb computer_top_power_summary_routed.pb -rpx computer_top_power_routed.rpx
| Design           : computer_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 18.675 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 18.139                           |
| Device Static (W)        | 0.536                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 110.2                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.369 |     1131 |       --- |             --- |
|   LUT as Logic           |     3.363 |      493 |     63400 |            0.78 |
|   LUT as Distributed RAM |     0.908 |      160 |     19000 |            0.84 |
|   CARRY4                 |     0.070 |       53 |     15850 |            0.33 |
|   Register               |     0.017 |       37 |    126800 |            0.03 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       24 |       --- |             --- |
| Signals                  |     4.269 |     1135 |       --- |             --- |
| Block RAM                |     1.042 |        4 |       135 |            2.96 |
| I/O                      |     8.459 |       22 |       210 |           10.48 |
| Static Power             |     0.536 |          |           |                 |
| Total                    |    18.675 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     9.962 |       9.602 |      0.360 |
| Vccaux    |       1.800 |     0.374 |       0.310 |      0.064 |
| Vcco33    |       3.300 |     2.397 |       2.393 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.094 |       0.082 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| computer_top                                     |    18.139 |
|   display                                        |     0.201 |
|   mips1                                          |     9.450 |
|     dmem1                                        |     3.073 |
|       MULTI_PORT_REG                             |     2.101 |
|         U0                                       |     2.101 |
|           inst_blk_mem_gen                       |     2.101 |
|             gnbram.gnativebmg.native_blk_mem_gen |     2.101 |
|               valid.cstr                         |     2.101 |
|                 ramloop[0].ram.r                 |     0.533 |
|                   prim_init.ram                  |     0.533 |
|                 ramloop[1].ram.r                 |     0.532 |
|                   prim_init.ram                  |     0.532 |
|                 ramloop[2].ram.r                 |     0.566 |
|                   prim_init.ram                  |     0.566 |
|                 ramloop[3].ram.r                 |     0.469 |
|                   prim_init.ram                  |     0.469 |
|     listProcessor                                |     2.467 |
|       alus                                       |     0.114 |
|         alu0                                     |     0.029 |
|         alu1                                     |     0.034 |
|         alu2                                     |     0.027 |
|         alu3                                     |     0.025 |
|       listRegs                                   |     2.353 |
|         mem_reg_0_31_0_0                         |     0.009 |
|         mem_reg_0_31_100_100                     |     0.010 |
|         mem_reg_0_31_101_101                     |     0.012 |
|         mem_reg_0_31_102_102                     |     0.012 |
|         mem_reg_0_31_103_103                     |     0.011 |
|         mem_reg_0_31_104_104                     |     0.010 |
|         mem_reg_0_31_105_105                     |     0.009 |
|         mem_reg_0_31_106_106                     |     0.010 |
|         mem_reg_0_31_107_107                     |     0.010 |
|         mem_reg_0_31_108_108                     |     0.010 |
|         mem_reg_0_31_109_109                     |     0.011 |
|         mem_reg_0_31_10_10                       |     0.010 |
|         mem_reg_0_31_110_110                     |     0.010 |
|         mem_reg_0_31_111_111                     |     0.010 |
|         mem_reg_0_31_112_112                     |     0.010 |
|         mem_reg_0_31_113_113                     |     0.011 |
|         mem_reg_0_31_114_114                     |     0.010 |
|         mem_reg_0_31_115_115                     |     0.010 |
|         mem_reg_0_31_116_116                     |     0.009 |
|         mem_reg_0_31_117_117                     |     0.010 |
|         mem_reg_0_31_118_118                     |     0.010 |
|         mem_reg_0_31_119_119                     |     0.009 |
|         mem_reg_0_31_11_11                       |     0.010 |
|         mem_reg_0_31_120_120                     |     0.009 |
|         mem_reg_0_31_121_121                     |     0.010 |
|         mem_reg_0_31_122_122                     |     0.010 |
|         mem_reg_0_31_123_123                     |     0.010 |
|         mem_reg_0_31_124_124                     |     0.012 |
|         mem_reg_0_31_125_125                     |     0.010 |
|         mem_reg_0_31_126_126                     |     0.010 |
|         mem_reg_0_31_127_127                     |     0.010 |
|         mem_reg_0_31_12_12                       |     0.010 |
|         mem_reg_0_31_13_13                       |     0.010 |
|         mem_reg_0_31_14_14                       |     0.010 |
|         mem_reg_0_31_15_15                       |     0.010 |
|         mem_reg_0_31_16_16                       |     0.009 |
|         mem_reg_0_31_17_17                       |     0.009 |
|         mem_reg_0_31_18_18                       |     0.011 |
|         mem_reg_0_31_19_19                       |     0.010 |
|         mem_reg_0_31_1_1                         |     0.010 |
|         mem_reg_0_31_20_20                       |     0.009 |
|         mem_reg_0_31_21_21                       |     0.010 |
|         mem_reg_0_31_22_22                       |     0.010 |
|         mem_reg_0_31_23_23                       |     0.010 |
|         mem_reg_0_31_24_24                       |     0.010 |
|         mem_reg_0_31_25_25                       |     0.010 |
|         mem_reg_0_31_26_26                       |     0.010 |
|         mem_reg_0_31_27_27                       |     0.010 |
|         mem_reg_0_31_28_28                       |     0.009 |
|         mem_reg_0_31_29_29                       |     0.010 |
|         mem_reg_0_31_2_2                         |     0.012 |
|         mem_reg_0_31_30_30                       |     0.009 |
|         mem_reg_0_31_31_31                       |     0.011 |
|         mem_reg_0_31_32_32                       |     0.008 |
|         mem_reg_0_31_33_33                       |     0.008 |
|         mem_reg_0_31_34_34                       |     0.009 |
|         mem_reg_0_31_35_35                       |     0.010 |
|         mem_reg_0_31_36_36                       |     0.010 |
|         mem_reg_0_31_37_37                       |     0.010 |
|         mem_reg_0_31_38_38                       |     0.010 |
|         mem_reg_0_31_39_39                       |     0.011 |
|         mem_reg_0_31_3_3                         |     0.010 |
|         mem_reg_0_31_40_40                       |     0.010 |
|         mem_reg_0_31_41_41                       |     0.009 |
|         mem_reg_0_31_42_42                       |     0.010 |
|         mem_reg_0_31_43_43                       |     0.010 |
|         mem_reg_0_31_44_44                       |     0.009 |
|         mem_reg_0_31_45_45                       |     0.009 |
|         mem_reg_0_31_46_46                       |     0.010 |
|         mem_reg_0_31_47_47                       |     0.009 |
|         mem_reg_0_31_48_48                       |     0.009 |
|         mem_reg_0_31_49_49                       |     0.009 |
|         mem_reg_0_31_4_4                         |     0.010 |
|         mem_reg_0_31_50_50                       |     0.009 |
|         mem_reg_0_31_51_51                       |     0.009 |
|         mem_reg_0_31_52_52                       |     0.010 |
|         mem_reg_0_31_53_53                       |     0.010 |
|         mem_reg_0_31_54_54                       |     0.010 |
|         mem_reg_0_31_55_55                       |     0.009 |
|         mem_reg_0_31_56_56                       |     0.009 |
|         mem_reg_0_31_57_57                       |     0.010 |
|         mem_reg_0_31_58_58                       |     0.010 |
|         mem_reg_0_31_59_59                       |     0.010 |
|         mem_reg_0_31_5_5                         |     0.009 |
|         mem_reg_0_31_60_60                       |     0.011 |
|         mem_reg_0_31_61_61                       |     0.011 |
|         mem_reg_0_31_62_62                       |     0.012 |
|         mem_reg_0_31_63_63                       |     0.010 |
|         mem_reg_0_31_64_64                       |     0.007 |
|         mem_reg_0_31_65_65                       |     0.010 |
|         mem_reg_0_31_66_66                       |     0.012 |
|         mem_reg_0_31_67_67                       |     0.011 |
|         mem_reg_0_31_68_68                       |     0.012 |
|         mem_reg_0_31_69_69                       |     0.013 |
|         mem_reg_0_31_6_6                         |     0.010 |
|         mem_reg_0_31_70_70                       |     0.012 |
|         mem_reg_0_31_71_71                       |     0.011 |
|         mem_reg_0_31_72_72                       |     0.011 |
|         mem_reg_0_31_73_73                       |     0.012 |
|         mem_reg_0_31_74_74                       |     0.011 |
|         mem_reg_0_31_75_75                       |     0.011 |
|         mem_reg_0_31_76_76                       |     0.010 |
|         mem_reg_0_31_77_77                       |     0.011 |
|         mem_reg_0_31_78_78                       |     0.012 |
|         mem_reg_0_31_79_79                       |     0.010 |
|         mem_reg_0_31_7_7                         |     0.011 |
|         mem_reg_0_31_80_80                       |     0.009 |
|         mem_reg_0_31_81_81                       |     0.010 |
|         mem_reg_0_31_82_82                       |     0.010 |
|         mem_reg_0_31_83_83                       |     0.009 |
|         mem_reg_0_31_84_84                       |     0.011 |
|         mem_reg_0_31_85_85                       |     0.011 |
|         mem_reg_0_31_86_86                       |     0.011 |
|         mem_reg_0_31_87_87                       |     0.011 |
|         mem_reg_0_31_88_88                       |     0.011 |
|         mem_reg_0_31_89_89                       |     0.011 |
|         mem_reg_0_31_8_8                         |     0.011 |
|         mem_reg_0_31_90_90                       |     0.011 |
|         mem_reg_0_31_91_91                       |     0.010 |
|         mem_reg_0_31_92_92                       |     0.011 |
|         mem_reg_0_31_93_93                       |     0.013 |
|         mem_reg_0_31_94_94                       |     0.011 |
|         mem_reg_0_31_95_95                       |     0.009 |
|         mem_reg_0_31_96_96                       |     0.008 |
|         mem_reg_0_31_97_97                       |     0.010 |
|         mem_reg_0_31_98_98                       |     0.010 |
|         mem_reg_0_31_99_99                       |     0.010 |
|         mem_reg_0_31_9_9                         |     0.009 |
|     mips1                                        |     3.910 |
|       dp                                         |     3.910 |
|         mainalu                                  |     0.014 |
|         pcadd1                                   |     0.058 |
|         pcadd2                                   |     0.039 |
|         pcreg                                    |     3.669 |
|         rf                                       |     0.120 |
|           mem_reg_0_31_0_0                       |    <0.001 |
|           mem_reg_0_31_10_10                     |    <0.001 |
|           mem_reg_0_31_11_11                     |    <0.001 |
|           mem_reg_0_31_12_12                     |    <0.001 |
|           mem_reg_0_31_13_13                     |    <0.001 |
|           mem_reg_0_31_14_14                     |    <0.001 |
|           mem_reg_0_31_15_15                     |    <0.001 |
|           mem_reg_0_31_16_16                     |    <0.001 |
|           mem_reg_0_31_17_17                     |    <0.001 |
|           mem_reg_0_31_18_18                     |    <0.001 |
|           mem_reg_0_31_19_19                     |    <0.001 |
|           mem_reg_0_31_1_1                       |    <0.001 |
|           mem_reg_0_31_20_20                     |    <0.001 |
|           mem_reg_0_31_21_21                     |    <0.001 |
|           mem_reg_0_31_22_22                     |    <0.001 |
|           mem_reg_0_31_23_23                     |    <0.001 |
|           mem_reg_0_31_24_24                     |    <0.001 |
|           mem_reg_0_31_25_25                     |    <0.001 |
|           mem_reg_0_31_26_26                     |    <0.001 |
|           mem_reg_0_31_27_27                     |    <0.001 |
|           mem_reg_0_31_28_28                     |    <0.001 |
|           mem_reg_0_31_29_29                     |    <0.001 |
|           mem_reg_0_31_2_2                       |    <0.001 |
|           mem_reg_0_31_30_30                     |    <0.001 |
|           mem_reg_0_31_31_31                     |    <0.001 |
|           mem_reg_0_31_3_3                       |    <0.001 |
|           mem_reg_0_31_4_4                       |    <0.001 |
|           mem_reg_0_31_5_5                       |    <0.001 |
|           mem_reg_0_31_6_6                       |    <0.001 |
|           mem_reg_0_31_7_7                       |    <0.001 |
|           mem_reg_0_31_8_8                       |    <0.001 |
|           mem_reg_0_31_9_9                       |    <0.001 |
|         zreg                                     |     0.010 |
+--------------------------------------------------+-----------+


