// Seed: 78020298
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2
);
  wire id_4;
endmodule
module module_0 (
    output tri id_0,
    output wor id_1,
    input tri0 module_1,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6
);
  final $display(id_2 - id_2, 1, 1);
  module_0(
      id_4, id_6, id_4
  );
endmodule
module module_2 (
    inout supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wor id_3,
    output wire id_4
);
  assign id_4 = 1;
  wire id_6;
  always @(id_0) begin
    assert (id_2);
  end
  module_0(
      id_2, id_0, id_2
  );
  tri id_7 = 1 ? id_1 : id_0;
  assign id_4 = 1;
endmodule
