/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [36:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire [26:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_10z[6] ? celloutsig_1_6z : celloutsig_1_10z[1];
  assign celloutsig_0_6z = in_data[92] ? celloutsig_0_0z : in_data[79];
  assign celloutsig_1_3z = ~(in_data[123] | celloutsig_1_0z[1]);
  assign celloutsig_1_9z = celloutsig_1_6z | celloutsig_1_0z[1];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 9'h000;
    else _01_ <= { _00_, celloutsig_0_6z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= in_data[64:57];
  reg [4:0] _08_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_0_22z[6:3], celloutsig_0_11z };
  assign out_data[4:0] = _08_;
  assign celloutsig_1_17z = celloutsig_1_0z[7:2] / { 1'h1, in_data[99:96], celloutsig_1_15z };
  assign celloutsig_0_13z = { celloutsig_0_7z[31:21], celloutsig_0_11z } / { 1'h1, in_data[9:0], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_13z[5], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_16z } / { 1'h1, celloutsig_0_13z[8:4], in_data[0] };
  assign celloutsig_1_8z = celloutsig_1_0z[7:3] / { 1'h1, celloutsig_1_0z[6:4], in_data[96] };
  assign celloutsig_0_7z = { celloutsig_0_0z, _00_, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, _00_, celloutsig_0_4z, _00_ } / { 1'h1, in_data[43:9], celloutsig_0_1z };
  assign celloutsig_1_16z = { in_data[124:117], celloutsig_1_0z[1], celloutsig_1_6z } === { celloutsig_1_10z[7:6], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_7z[28:19], celloutsig_0_0z, celloutsig_0_6z } === { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, _00_, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[2:0], celloutsig_0_3z, celloutsig_0_8z } === { in_data[62:59], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[90:76] && { in_data[74:61], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z[3], celloutsig_1_5z } && in_data[169:165];
  assign celloutsig_1_2z = in_data[151] & ~(in_data[159]);
  assign celloutsig_0_22z = { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[19:11], celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_5z != { celloutsig_1_5z[2:1], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_7z = celloutsig_1_4z[8:1] !== { in_data[123:118], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_10z = _00_[5:3] !== { celloutsig_0_7z[24:23], celloutsig_0_1z };
  assign celloutsig_0_4z = | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[93:89];
  assign celloutsig_0_11z = ^ { in_data[16], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_16z = ^ { _01_[1:0], celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_4z[8:1], celloutsig_1_2z, celloutsig_1_3z } << { in_data[180:177], celloutsig_1_7z, celloutsig_1_0z[1], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z[1], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_17z[4], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_3z } << { celloutsig_1_10z[7:1], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[153:146] - in_data[105:98];
  assign celloutsig_1_4z = in_data[124:116] - in_data[129:121];
  assign celloutsig_1_5z = celloutsig_1_0z[6:3] - { celloutsig_1_4z[2:0], celloutsig_1_3z };
  assign celloutsig_0_3z = ~((_00_[7] & celloutsig_0_1z) | (celloutsig_0_0z & _00_[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_9z) | (celloutsig_1_0z[1] & celloutsig_1_16z));
  assign { out_data[154:128], out_data[96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
