Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  6 19:09:56 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_timing_summary_routed.rpt -pb stepper_timing_summary_routed.pb -rpx stepper_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.300        0.000                      0                  170        0.122        0.000                      0                  170        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.300        0.000                      0                  170        0.122        0.000                      0                  170        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_control_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.477ns (47.897%)  route 3.782ns (52.103%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.744    11.800    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.118    11.918 r  ScanCode/FSM_onehot_control[3]_i_1/O
                         net (fo=4, routed)           0.619    12.536    ScanCode_n_12
    SLICE_X1Y82          FDSE                                         r  FSM_onehot_control_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDSE                                         r  FSM_onehot_control_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDSE (Setup_fdse_C_CE)      -0.407    14.836    FSM_onehot_control_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_control_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.477ns (47.897%)  route 3.782ns (52.103%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.744    11.800    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.118    11.918 r  ScanCode/FSM_onehot_control[3]_i_1/O
                         net (fo=4, routed)           0.619    12.536    ScanCode_n_12
    SLICE_X1Y82          FDRE                                         r  FSM_onehot_control_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  FSM_onehot_control_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.407    14.836    FSM_onehot_control_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_control_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.477ns (47.897%)  route 3.782ns (52.103%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.744    11.800    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.118    11.918 r  ScanCode/FSM_onehot_control[3]_i_1/O
                         net (fo=4, routed)           0.619    12.536    ScanCode_n_12
    SLICE_X1Y82          FDRE                                         r  FSM_onehot_control_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  FSM_onehot_control_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.407    14.836    FSM_onehot_control_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_control_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.477ns (47.897%)  route 3.782ns (52.103%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.744    11.800    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.118    11.918 r  ScanCode/FSM_onehot_control[3]_i_1/O
                         net (fo=4, routed)           0.619    12.536    ScanCode_n_12
    SLICE_X1Y82          FDRE                                         r  FSM_onehot_control_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  FSM_onehot_control_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.407    14.836    FSM_onehot_control_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 3.483ns (48.286%)  route 3.730ns (51.714%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.772    11.827    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.539    12.490    ScanCode_n_13
    SLICE_X1Y77          FDRE                                         r  current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  current_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 3.483ns (48.286%)  route 3.730ns (51.714%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.772    11.827    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.539    12.490    ScanCode_n_13
    SLICE_X1Y77          FDRE                                         r  current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  current_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 3.483ns (48.286%)  route 3.730ns (51.714%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.772    11.827    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.539    12.490    ScanCode_n_13
    SLICE_X1Y77          FDRE                                         r  current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  current_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 3.483ns (48.286%)  route 3.730ns (51.714%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.772    11.827    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.539    12.490    ScanCode_n_13
    SLICE_X1Y77          FDRE                                         r  current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  current_reg[3]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 3.483ns (48.286%)  route 3.730ns (51.714%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.772    11.827    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.539    12.490    ScanCode_n_13
    SLICE_X1Y77          FDRE                                         r  current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  current_reg[4]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 3.483ns (49.241%)  route 3.590ns (50.759%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.731 f  ScanCode/MemoryArray_reg/DOADO[0]
                         net (fo=2, routed)           1.171     8.902    ScanCode/posData[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  ScanCode/target[8]_i_2/O
                         net (fo=10, routed)          0.651     9.677    ScanCode/target[8]_i_2_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  ScanCode/target[3]_i_1/O
                         net (fo=2, routed)           0.597    10.399    ScanCode/MemoryArray_reg_3
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  ScanCode/FSM_onehot_control[3]_i_8/O
                         net (fo=1, routed)           0.000    10.523    ScanCode/FSM_onehot_control[3]_i_8_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.056 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.772    11.827    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.399    12.351    ScanCode_n_13
    SLICE_X1Y76          FDRE                                         r  current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.590    15.013    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  current_reg[5]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    current_reg[5]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps2/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.512    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps2/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps2/frame_reg[10]/Q
                         net (fo=1, routed)           0.056     1.709    ps2/frame_reg_n_0_[10]
    SLICE_X7Y77          FDRE                                         r  ps2/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     2.026    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps2/frame_reg[9]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.075     1.587    ps2/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ps2/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ps2/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.717    ps2/ps2_clk_clean
    SLICE_X8Y80          FDRE                                         r  ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ps2/ps2_clk_s_reg/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.053     1.539    ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps2/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.512    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps2/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps2/frame_reg[7]/Q
                         net (fo=3, routed)           0.131     1.785    ps2/CONV_INTEGER[6]
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.024    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[6]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.076     1.599    ps2/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.512    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps2/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps2/frame_reg[6]/Q
                         net (fo=3, routed)           0.131     1.785    ps2/CONV_INTEGER[5]
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.024    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[5]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.071     1.594    ps2/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ps2/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.148     1.634 r  ps2/clk_inter_reg/Q
                         net (fo=2, routed)           0.072     1.706    ps2/clk_inter
    SLICE_X8Y80          LUT4 (Prop_lut4_I0_O)        0.098     1.804 r  ps2/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.804    ps2/ps2_clk_clean_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  ps2/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ps2/ps2_clk_clean_reg/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.121     1.607    ps2/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.206%)  route 0.297ns (67.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.510    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ps2/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.297     1.948    ScanCode/Q[2]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.745    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ps2/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.148     1.635 r  ps2/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.086     1.721    ps2/clk_count_reg[3]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.098     1.819 r  ps2/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ps2/clk_count[1]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  ps2/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ps2/clk_count_reg[1]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.121     1.608    ps2/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.510    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ps2/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.305     1.957    ScanCode/Q[3]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.745    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.510    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  ps2/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ps2/rx_data_reg[1]/Q
                         net (fo=1, routed)           0.305     1.957    ScanCode/Q[1]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.745    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.121%)  route 0.145ns (40.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.512    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  ps2/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 f  ps2/bit_count_reg[2]/Q
                         net (fo=6, routed)           0.145     1.821    ps2/bit_count_reg[2]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  ps2/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.866    ps2/FSM_onehot_state[4]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  ps2/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     2.026    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  ps2/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120     1.645    ps2/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82     FSM_onehot_control_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82     FSM_onehot_control_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82     FSM_onehot_control_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82     FSM_onehot_control_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y76     accept_new_key_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y75     count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76     count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y75     count_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     accept_new_key_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     accept_new_key_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82     FSM_onehot_control_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     accept_new_key_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     accept_new_key_reg/C



