# This is an STM32F769I discovery board with a single STM32F769NIH6 chip.
# http://www.st.com/en/evaluation-tools/32f769idiscovery.html

# This is for using the onboard STLINK/V2-1
source [find interface/stlink-v2-1.cfg]

transport select hla_swd

# increase working area to 256KB
set WORKAREASIZE 0x40000

source [find target/stm32f7x.cfg]

flash bank $_CHIPNAME.mx25l51245 cmspi 0x90000000 0 0 0 $_TARGETNAME \
	0x3FC 0x40020414  6 0x40020414  2 \
	0x40020C14 13 0x3EC 0x3EC 0x04000000 0x40021014  2 0x3EC 0x3EC 0x00000010 \
	0x40020814 10 0x3EC 0x3EC 0x00100000 0x40020814  9 0x3EC 0x3EC 0x00040000

$_TARGETNAME configure -event reset-init {
	mww 0x40023C00 0x00000006				;# 6 WS for 192 MHz HCLK
	sleep 1
	mww 0x40023804 0x24003008				;# 192 MHz: PLLM=8, PLLN=192, PLLP=2
	mww 0x40023808 0x00009400				;# APB1: /4, APB2: /2
	mmw 0x40023800 0x01000000 0x00000000	;# PLL on
	sleep 1
	mmw 0x40023808 0x00000002 0x00000000	;# switch to PLL
	sleep 1

	adapter_khz 4000

	mmw 0x40023830 0x000007FF 0				;# RCC_AHB1ENR |= GPIOA-GPIOK (enable clocks)
	mmw 0x40023838 0x00000002 0				;# RCC_AHB3ENR |= QSPIEN (enable clock)
	sleep 1									;# Wait for clock startup

	# PB06:PP:M, PB02:PP:V, PC10:INUP:V, PC09:INUP:V, PD13:INUP:V, PE02:INUP:V
	# Port B: PB06:PP:M, PB02:PP:V
	mmw 0x40020400 0x00001010 0x00002020	;# MODER
	mmw 0x40020404 0x00000000 0x00000044	;# OTYPER
	mmw 0x40020408 0x00001030 0x00002000	;# OSPEEDR
	mmw 0x4002040C 0x00000000 0x00003030	;# PUPDR
	# Port C: PC10:INUP:V, PC09:INUP:V
	mmw 0x40020800 0x00000000 0x003C0000	;# MODER
	mmw 0x40020808 0x003C0000 0x00000000	;# OSPEEDR
	mmw 0x4002080C 0x00140000 0x00280000	;# PUPDR
	mmw 0x40020814 0x00000600 0x00000000	;# ODR
	# Port D: PD13:INUP:V
	mmw 0x40020C00 0x00000000 0x0C000000	;# MODER
	mmw 0x40020C08 0x0C000000 0x00000000	;# OSPEEDR
	mmw 0x40020C0C 0x04000000 0x08000000	;# PUPDR
	mmw 0x40020C14 0x00002000 0x00000000	;# ODR
	# Port E: PE02:INUP:V
	mmw 0x40021000 0x00000000 0x00000030	;# MODER
	mmw 0x40021008 0x00000030 0x00000000	;# OSPEEDR
	mmw 0x4002100C 0x00000010 0x00000020	;# PUPDR
	mmw 0x40021014 0x00000004 0x00000000	;# ODR

	# if demo firmware is installed, it will switch the SPI flash to QPI mode, which
	# which will remain active until power-cycling, hence QPI mode must be turned off first
	cmspi qpi 1 10							;# switch to QPI mode with 10 dummy cycles
	cmspi cmd 1 0 0xF5						;# RSTQIO: leave QPI mode
	mspi spi 1								;# back to SPI mode

	cmspi cmd 1 0 0x35						;# EQIO: enter QPI mode
	cmspi qpi 1 10							;# switch to QPI mode with 10 dummy cycles
	cmspi cmd 1 3 0xAF						;# QPIID: read ID
}
