
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532_Project/ECE532_Project/vivado_library/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 490.895 ; gain = 100.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/top.v:20]
	Parameter Idle bound to: 0 - type: integer 
	Parameter PowerOn bound to: 1 - type: integer 
	Parameter Active bound to: 2 - type: integer 
	Parameter Done bound to: 3 - type: integer 
	Parameter PowerOff bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OLEDCtrl' [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/OLEDCtrl.V:20]
	Parameter Idle bound to: 8'b00000000 
	Parameter Startup bound to: 8'b00010000 
	Parameter StartupFetch bound to: 8'b00010001 
	Parameter Active bound to: 8'b00100000 
	Parameter BringdownDispOff bound to: 8'b00110000 
	Parameter BringdownVCCENOff bound to: 8'b00110001 
	Parameter BringdownDelay bound to: 8'b00110010 
	Parameter BringdownPMODENOff bound to: 8'b00110011 
	Parameter UtilitySpiWait bound to: 8'b01000001 
	Parameter UtilityDelayWait bound to: 8'b01000010 
INFO: [Synth 8-3876] $readmem data file 'init_sequence.mem' is read successfully [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/OLEDCtrl.V:84]
INFO: [Synth 8-6157] synthesizing module 'SpiCtrl' [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/SpiCtrl.v:18]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Send bound to: 1 - type: integer 
	Parameter HoldCS bound to: 2 - type: integer 
	Parameter Hold bound to: 3 - type: integer 
	Parameter COUNTER_MID bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
	Parameter SCLK_DUTY bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/SpiCtrl.v:47]
INFO: [Synth 8-6155] done synthesizing module 'SpiCtrl' (1#1) [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/SpiCtrl.v:18]
INFO: [Synth 8-6157] synthesizing module 'delay_ms' [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/delay_ms.v:19]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Hold bound to: 1 - type: integer 
	Parameter Done bound to: 2 - type: integer 
	Parameter MAX bound to: 17'b11000011010011111 
INFO: [Synth 8-6155] done synthesizing module 'delay_ms' (2#1) [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/delay_ms.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'init_operation_reg' and it is trimmed from '16' to '15' bits. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/OLEDCtrl.V:123]
INFO: [Synth 8-6155] done synthesizing module 'OLEDCtrl' (3#1) [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/OLEDCtrl.V:20]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/debouncer.v:18]
	Parameter COUNT_MAX bound to: 65535 - type: integer 
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter Idle bound to: 2'b00 
	Parameter Tran bound to: 2'b01 
	Parameter Off bound to: 2'b00 
	Parameter On bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (4#1) [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/debouncer.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/top.v:20]
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 546.516 ; gain = 156.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 546.516 ; gain = 156.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 546.516 ; gain = 156.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'oled_dc_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'oled_pmoden_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'oled_res_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'oled_sclk_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'oled_sdin_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'oled_vccen_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'oled_cs_OBUF'. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.227 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.266 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 899.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 899.266 ; gain = 508.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 899.266 ; gain = 508.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for uut/temp_spi_data[0]. (constraint file  D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc, line 43).
Applied set_property MARK_DEBUG = true for uut/state[0]. (constraint file  D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc, line 52).
Applied set_property MARK_DEBUG = true for state[0]. (constraint file  D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc, line 61).
Applied set_property MARK_DEBUG = true for uut/init_operation[0]. (constraint file  D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc, line 66).
Applied set_property MARK_DEBUG = true for uut/startup_count[0]. (constraint file  D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc, line 82).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 899.266 ; gain = 508.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "shift_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SDO0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delay_ms'
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stop_time" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SPI_CTRL'. This will prevent further optimization [D:/ECE532_Project/PMOD_OLED/PMOD_OLED.srcs/sources_1/imports/hdl/OLEDCtrl.V:103]
INFO: [Synth 8-5546] ROM "startup_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_ready0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_off_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_dc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pmoden0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_vccen0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_spi_data0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_sequence_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
.p 6
.s 6
	 Default Idle 
	 Idle PowerOn 
	 PowerOn Active 
	 Active Done 
	 Done PowerOff 
	 PowerOff Idle 
.e
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Send |                              001 |                              001
                  HoldCS |                              010 |                              010
                    Hold |                              011 |                              011
                  iSTATE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
                    Hold |                             0010 |                               01
                    Done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delay_ms'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'top', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    Idle |                              000 |                              000
                 PowerOn |                              001 |                              001
                  Active |                              010 |                              010
                    Done |                              011 |                              011
                PowerOff |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 899.266 ; gain = 508.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	  67 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module delay_ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module OLEDCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  67 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 5     
Module debouncer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "shift_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/MS_DELAY/ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/startup_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "uut/after_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "uut/after_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/disp_on_ready0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/disp_on_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/disp_off_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/oled_dc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/oled_vccen0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/oled_pmoden0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/temp_spi_data0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_dBtnC/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_dBtnU/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_dBtnD/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_rstn/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'uut/temp_delay_ms_reg[9]' (FDRE) to 'uut/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'uut/temp_delay_ms_reg[10]' (FDRE) to 'uut/temp_delay_ms_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/temp_delay_ms_reg[11] )
INFO: [Synth 8-3886] merging instance 'uut/MS_DELAY/stop_time_reg[9]' (FDE) to 'uut/MS_DELAY/stop_time_reg[10]'
INFO: [Synth 8-3886] merging instance 'uut/MS_DELAY/stop_time_reg[10]' (FDE) to 'uut/MS_DELAY/stop_time_reg[11]'
INFO: [Synth 8-3886] merging instance 'uut/after_state_reg[0]' (FDE) to 'uut/after_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'uut/after_state_reg[2]' (FDE) to 'uut/after_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut/after_state_reg[3]' (FDE) to 'uut/after_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut/after_state_reg[6]' (FDE) to 'uut/after_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/after_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/MS_DELAY/stop_time_reg[11] )
WARNING: [Synth 8-3332] Sequential element (uut/MS_DELAY/FSM_onehot_state_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (get_dBtnC/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (get_dBtnC/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (get_dBtnU/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (get_dBtnU/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (get_dBtnD/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (get_dBtnD/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 899.266 ; gain = 508.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 899.266 ; gain = 508.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 908.238 ; gain = 517.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     6|
|4     |LUT2   |    11|
|5     |LUT3   |    23|
|6     |LUT4   |    30|
|7     |LUT5   |    40|
|8     |LUT6   |    50|
|9     |MUXF7  |     4|
|10    |FDRE   |   150|
|11    |FDSE   |     8|
|12    |IBUF   |     2|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   352|
|2     |  get_rstn   |debouncer |    32|
|3     |  uut        |OLEDCtrl  |   294|
|4     |    SPI_CTRL |SpiCtrl   |    57|
|5     |    MS_DELAY |delay_ms  |    84|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 910.609 ; gain = 167.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 910.609 ; gain = 520.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 30 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 910.609 ; gain = 533.207
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ECE532_Project/PMOD_OLED/PMOD_OLED.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 08:22:31 2024...
