$date
	Mon Jan 20 15:50:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module countSyn_tb $end
$var wire 32 ! m_in [31:0] $end
$var wire 32 " count [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module LUT $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 32 % count [31:0] $end
$var reg 32 & m_in [31:0] $end
$var integer 32 ' m [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#5
1#
#10
0#
0$
#15
b1 "
b1 %
1#
#20
0#
#25
b10 "
b10 %
1#
#30
0#
#35
b11 "
b11 %
1#
#40
0#
#45
b100 "
b100 %
1#
#50
0#
#55
b101 "
b101 %
1#
#60
0#
#65
b110 "
b110 %
1#
#70
0#
#75
b111 "
b111 %
1#
#80
0#
#85
b1000 "
b1000 %
1#
#90
0#
#95
b1001 "
b1001 %
1#
#100
0#
#105
b1010 "
b1010 %
1#
#110
0#
