{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681420835012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681420835028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 16:20:34 2023 " "Processing started: Thu Apr 13 16:20:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681420835028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420835028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420835028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681420835671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681420835671 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "finalproject.qsys " "Elaborating Platform Designer system entity \"finalproject.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420845104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:49 Progress: Loading final_project/finalproject.qsys " "2023.04.13.16:20:49 Progress: Loading final_project/finalproject.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420849115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:49 Progress: Reading input file " "2023.04.13.16:20:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420849666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:49 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.04.13.16:20:49 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420849760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:50 Progress: Parameterizing module clk_0 " "2023.04.13.16:20:50 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420850699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:50 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\] " "2023.04.13.16:20:50 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420850699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:50 Progress: Parameterizing module hex_digits_pio " "2023.04.13.16:20:50 Progress: Parameterizing module hex_digits_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420850824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:50 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\] " "2023.04.13.16:20:50 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420850824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Parameterizing module i2c_0 " "2023.04.13.16:20:51 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.04.13.16:20:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Parameterizing module jtag_uart_0 " "2023.04.13.16:20:51 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Adding key \[altera_avalon_pio 18.1\] " "2023.04.13.16:20:51 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Parameterizing module key " "2023.04.13.16:20:51 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2023.04.13.16:20:51 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Parameterizing module keycode " "2023.04.13.16:20:51 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:51 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.04.13.16:20:51 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420851872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module nios2_gen2_0 " "2023.04.13.16:20:52 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.04.13.16:20:52 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module onchip_memory2_0 " "2023.04.13.16:20:52 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2023.04.13.16:20:52 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module sdram " "2023.04.13.16:20:52 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding sdram_pll \[altpll 18.1\] " "2023.04.13.16:20:52 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module sdram_pll " "2023.04.13.16:20:52 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2023.04.13.16:20:52 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module sysid_qsys_0 " "2023.04.13.16:20:52 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2023.04.13.16:20:52 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module timer_0 " "2023.04.13.16:20:52 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\] " "2023.04.13.16:20:52 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module usb_gpx " "2023.04.13.16:20:52 Progress: Parameterizing module usb_gpx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding usb_irq \[altera_avalon_pio 18.1\] " "2023.04.13.16:20:52 Progress: Adding usb_irq \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module usb_irq " "2023.04.13.16:20:52 Progress: Parameterizing module usb_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Adding usb_rst \[altera_avalon_pio 18.1\] " "2023.04.13.16:20:52 Progress: Adding usb_rst \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing module usb_rst " "2023.04.13.16:20:52 Progress: Parameterizing module usb_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Building connections " "2023.04.13.16:20:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Parameterizing connections " "2023.04.13.16:20:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:52 Progress: Validating " "2023.04.13.16:20:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420852249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.13.16:20:53 Progress: Done reading input file " "2023.04.13.16:20:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Finalproject.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Finalproject.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Finalproject.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Finalproject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Finalproject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Finalproject.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Finalproject.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420853917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject: Generating finalproject \"finalproject\" for QUARTUS_SYNTH " "Finalproject: Generating finalproject \"finalproject\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420854705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420856750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420856750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420856766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420856766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Starting RTL generation for module 'finalproject_hex_digits_pio' " "Hex_digits_pio: Starting RTL generation for module 'finalproject_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_hex_digits_pio --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0002_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0002_hex_digits_pio_gen//finalproject_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \] " "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_hex_digits_pio --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0002_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0002_hex_digits_pio_gen//finalproject_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Done RTL generation for module 'finalproject_hex_digits_pio' " "Hex_digits_pio: Done RTL generation for module 'finalproject_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: \"finalproject\" instantiated altera_avalon_pio \"hex_digits_pio\" " "Hex_digits_pio: \"finalproject\" instantiated altera_avalon_pio \"hex_digits_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"finalproject\" instantiated altera_avalon_i2c \"i2c_0\" " "I2c_0: \"finalproject\" instantiated altera_avalon_i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'finalproject_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'finalproject_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproject_jtag_uart_0 --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0004_jtag_uart_0_gen//finalproject_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproject_jtag_uart_0 --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0004_jtag_uart_0_gen//finalproject_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420860747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'finalproject_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'finalproject_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"finalproject\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"finalproject\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'finalproject_key' " "Key: Starting RTL generation for module 'finalproject_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_key --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0005_key_gen//finalproject_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_key --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0005_key_gen//finalproject_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'finalproject_key' " "Key: Done RTL generation for module 'finalproject_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"finalproject\" instantiated altera_avalon_pio \"key\" " "Key: \"finalproject\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'finalproject_keycode' " "Keycode: Starting RTL generation for module 'finalproject_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_keycode --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0006_keycode_gen//finalproject_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_keycode --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0006_keycode_gen//finalproject_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'finalproject_keycode' " "Keycode: Done RTL generation for module 'finalproject_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"finalproject\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"finalproject\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"finalproject\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"finalproject\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'finalproject_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'finalproject_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproject_onchip_memory2_0 --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0007_onchip_memory2_0_gen//finalproject_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproject_onchip_memory2_0 --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0007_onchip_memory2_0_gen//finalproject_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'finalproject_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'finalproject_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"finalproject\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"finalproject\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'finalproject_sdram' " "Sdram: Starting RTL generation for module 'finalproject_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproject_sdram --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0008_sdram_gen//finalproject_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproject_sdram --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0008_sdram_gen//finalproject_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420861956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'finalproject_sdram' " "Sdram: Done RTL generation for module 'finalproject_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420862269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"finalproject\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"finalproject\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420862284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"finalproject\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"finalproject\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"finalproject\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"finalproject\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'finalproject_timer_0' " "Timer_0: Starting RTL generation for module 'finalproject_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalproject_timer_0 --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0012_timer_0_gen//finalproject_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalproject_timer_0 --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0012_timer_0_gen//finalproject_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'finalproject_timer_0' " "Timer_0: Done RTL generation for module 'finalproject_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"finalproject\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"finalproject\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Starting RTL generation for module 'finalproject_usb_gpx' " "Usb_gpx: Starting RTL generation for module 'finalproject_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_usb_gpx --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0013_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0013_usb_gpx_gen//finalproject_usb_gpx_component_configuration.pl  --do_build_sim=0  \] " "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_usb_gpx --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0013_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0013_usb_gpx_gen//finalproject_usb_gpx_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Done RTL generation for module 'finalproject_usb_gpx' " "Usb_gpx: Done RTL generation for module 'finalproject_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: \"finalproject\" instantiated altera_avalon_pio \"usb_gpx\" " "Usb_gpx: \"finalproject\" instantiated altera_avalon_pio \"usb_gpx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Starting RTL generation for module 'finalproject_usb_rst' " "Usb_rst: Starting RTL generation for module 'finalproject_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_usb_rst --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0014_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0014_usb_rst_gen//finalproject_usb_rst_component_configuration.pl  --do_build_sim=0  \] " "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproject_usb_rst --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0014_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0014_usb_rst_gen//finalproject_usb_rst_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Done RTL generation for module 'finalproject_usb_rst' " "Usb_rst: Done RTL generation for module 'finalproject_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: \"finalproject\" instantiated altera_avalon_pio \"usb_rst\" " "Usb_rst: \"finalproject\" instantiated altera_avalon_pio \"usb_rst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420863818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420867452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420867656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420867844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420868032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420868220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420868408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420868596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420868784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420868988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420869176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420869364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420869552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420869741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420869913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"finalproject\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"finalproject\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420873054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"finalproject\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"finalproject\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420873054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"finalproject\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"finalproject\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420873054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'finalproject_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'finalproject_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420873086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproject_nios2_gen2_0_cpu --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0017_cpu_gen//finalproject_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproject_nios2_gen2_0_cpu --dir=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/oddly/AppData/Local/Temp/alt9460_8769985994822897989.dir/0017_cpu_gen//finalproject_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420873086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:13 (*) Starting Nios II generation " "Cpu: # 2023.04.13 16:21:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:13 (*)   Checking for plaintext license. " "Cpu: # 2023.04.13 16:21:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.04.13 16:21:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.04.13 16:21:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.04.13 16:21:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   Plaintext license not found. " "Cpu: # 2023.04.13 16:21:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.04.13 16:21:14 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.04.13 16:21:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:14 (*)   Creating all objects for CPU " "Cpu: # 2023.04.13 16:21:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:15 (*)   Generating RTL from CPU objects " "Cpu: # 2023.04.13 16:21:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:15 (*)   Creating plain-text RTL " "Cpu: # 2023.04.13 16:21:15 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.13 16:21:15 (*) Done Nios II generation " "Cpu: # 2023.04.13 16:21:15 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'finalproject_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'finalproject_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420875941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420876302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420876636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420876636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420876636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproject: Done \"finalproject\" with 37 modules, 72 files " "Finalproject: Done \"finalproject\" with 37 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420876636 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "finalproject.qsys " "Finished elaborating Platform Designer system entity \"finalproject.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420877748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "finalproject.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/finalproject.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420877998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420877998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_ctrl " "Found entity 1: keyboard_ctrl" {  } { { "keyboard_ctrl.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/keyboard_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420877998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420877998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "db/ip/finalproject/finalproject.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878091 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/finalproject/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/finalproject/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/finalproject/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/finalproject/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878202 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878233 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878233 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878233 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878233 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/finalproject/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/finalproject/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/finalproject/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/finalproject/submodules/altera_reset_controller.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/finalproject/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/finalproject/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/finalproject/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/finalproject/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_hex_digits_pio " "Found entity 1: finalproject_hex_digits_pio" {  } { { "db/ip/finalproject/submodules/finalproject_hex_digits_pio.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_irq_mapper " "Found entity 1: finalproject_irq_mapper" {  } { { "db/ip/finalproject/submodules/finalproject_irq_mapper.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproject_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_jtag_uart_0_scfifo_w " "Found entity 2: finalproject_jtag_uart_0_scfifo_w" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproject_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_jtag_uart_0_scfifo_r " "Found entity 4: finalproject_jtag_uart_0_scfifo_r" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_jtag_uart_0 " "Found entity 5: finalproject_jtag_uart_0" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_key " "Found entity 1: finalproject_key" {  } { { "db/ip/finalproject/submodules/finalproject_key.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_keycode " "Found entity 1: finalproject_keycode" {  } { { "db/ip/finalproject/submodules/finalproject_keycode.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0 " "Found entity 1: finalproject_mm_interconnect_0" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_demux " "Found entity 1: finalproject_mm_interconnect_0_cmd_demux" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_mux " "Found entity 1: finalproject_mm_interconnect_0_cmd_mux" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_default_decode" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878547 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router " "Found entity 2: finalproject_mm_interconnect_0_router" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878547 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_002 " "Found entity 2: finalproject_mm_interconnect_0_router_002" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681420878547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_008_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878562 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_008 " "Found entity 2: finalproject_mm_interconnect_0_router_008" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_demux " "Found entity 1: finalproject_mm_interconnect_0_rsp_demux" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_mux " "Found entity 1: finalproject_mm_interconnect_0_rsp_mux" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0 " "Found entity 1: finalproject_nios2_gen2_0" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproject_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproject_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproject_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproject_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproject_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproject_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproject_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproject_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproject_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproject_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproject_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproject_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproject_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproject_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproject_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproject_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproject_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproject_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproject_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproject_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproject_nios2_gen2_0_cpu " "Found entity 21: finalproject_nios2_gen2_0_cpu" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproject_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproject_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproject_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproject_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_onchip_memory2_0 " "Found entity 1: finalproject_onchip_memory2_0" {  } { { "db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproject/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sdram_input_efifo_module " "Found entity 1: finalproject_sdram_input_efifo_module" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878719 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_sdram " "Found entity 2: finalproject_sdram" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/finalproject/submodules/finalproject_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sdram_pll_dffpipe_l2c " "Found entity 1: finalproject_sdram_pll_dffpipe_l2c" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878734 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_sdram_pll_stdsync_sv6 " "Found entity 2: finalproject_sdram_pll_stdsync_sv6" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878734 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_sdram_pll_altpll_vg92 " "Found entity 3: finalproject_sdram_pll_altpll_vg92" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878734 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_sdram_pll " "Found entity 4: finalproject_sdram_pll" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sysid_qsys_0 " "Found entity 1: finalproject_sysid_qsys_0" {  } { { "db/ip/finalproject/submodules/finalproject_sysid_qsys_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_timer_0 " "Found entity 1: finalproject_timer_0" {  } { { "db/ip/finalproject/submodules/finalproject_timer_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_usb_gpx " "Found entity 1: finalproject_usb_gpx" {  } { { "db/ip/finalproject/submodules/finalproject_usb_gpx.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproject/submodules/finalproject_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproject/submodules/finalproject_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_usb_rst " "Found entity 1: finalproject_usb_rst" {  } { { "db/ip/finalproject/submodules/finalproject_usb_rst.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420878766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420878766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_DAIN finalproject.sv(81) " "Verilog HDL Implicit Net warning at finalproject.sv(81): created implicit net for \"I2C_DAIN\"" {  } { { "finalproject.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/finalproject.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h finalproject.sv(122) " "Verilog HDL Implicit Net warning at finalproject.sv(122): created implicit net for \"Reset_h\"" {  } { { "finalproject.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/finalproject.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1681420878766 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(318) " "Verilog HDL or VHDL warning at finalproject_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681420878797 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(328) " "Verilog HDL or VHDL warning at finalproject_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681420878797 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(338) " "Verilog HDL or VHDL warning at finalproject_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681420878797 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(682) " "Verilog HDL or VHDL warning at finalproject_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681420878797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681420879048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_hex_digits_pio finalproject_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalproject_hex_digits_pio\" for hierarchy \"finalproject_hex_digits_pio:hex_digits_pio\"" {  } { { "db/ip/finalproject/finalproject.v" "hex_digits_pio" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"altera_avalon_i2c:i2c_0\"" {  } { { "db/ip/finalproject/finalproject.v" "i2c_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681420879111 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879220 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681420879220 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879330 ""}  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420879330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879408 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681420879408 "|finalproject|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879439 ""}  } { { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420879439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_jtag_uart_0 finalproject_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproject_jtag_uart_0\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/finalproject/finalproject.v" "jtag_uart_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_jtag_uart_0_scfifo_w finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproject_jtag_uart_0_scfifo_w\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "the_finalproject_jtag_uart_0_scfifo_w" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "wfifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420879737 ""}  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420879737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420879972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420879972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420879972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420880019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420880019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_w:the_finalproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420880035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_jtag_uart_0_scfifo_r finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_r:the_finalproject_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproject_jtag_uart_0_scfifo_r\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|finalproject_jtag_uart_0_scfifo_r:the_finalproject_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "the_finalproject_jtag_uart_0_scfifo_r" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420880066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "finalproject_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420880379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420880394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420880394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420880394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420880394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420880394 ""}  } { { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420880394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420880942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_key finalproject_key:key " "Elaborating entity \"finalproject_key\" for hierarchy \"finalproject_key:key\"" {  } { { "db/ip/finalproject/finalproject.v" "key" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_keycode finalproject_keycode:keycode " "Elaborating entity \"finalproject_keycode\" for hierarchy \"finalproject_keycode:keycode\"" {  } { { "db/ip/finalproject/finalproject.v" "keycode" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0 finalproject_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproject_nios2_gen2_0\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/finalproject/finalproject.v" "nios2_gen2_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproject_nios2_gen2_0_cpu\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v" "cpu" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_test_bench finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_test_bench:the_finalproject_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_test_bench:the_finalproject_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_register_bank_a_module finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "finalproject_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881287 ""}  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420881287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420881350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420881350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_a_module:finalproject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_register_bank_b_module finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_b_module:finalproject_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_register_bank_b_module:finalproject_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "finalproject_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_debug finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881476 ""}  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420881476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_break finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_itrace finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "finalproject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_fifo finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_pib finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_oci_im finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_avalon_reg finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_nios2_ocimem finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "finalproject_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420881788 ""}  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420881788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420881851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420881851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_debug_slave_wrapper finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_debug_slave_tck finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproject_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_nios2_gen2_0_cpu_debug_slave_sysclk finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproject_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420881945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproject_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882023 ""}  } { { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420882023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproject_nios2_gen2_0:nios2_gen2_0\|finalproject_nios2_gen2_0_cpu:cpu\|finalproject_nios2_gen2_0_cpu_nios2_oci:the_finalproject_nios2_gen2_0_cpu_nios2_oci\|finalproject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_onchip_memory2_0 finalproject_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalproject_onchip_memory2_0\" for hierarchy \"finalproject_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/finalproject/finalproject.v" "onchip_memory2_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproject_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalproject_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1200 " "Parameter \"maximum_depth\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681420882117 ""}  } { { "db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681420882117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvg1 " "Found entity 1: altsyncram_mvg1" {  } { { "db/altsyncram_mvg1.tdf" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_mvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420882164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420882164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvg1 finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvg1:auto_generated " "Elaborating entity \"altsyncram_mvg1\" for hierarchy \"finalproject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram finalproject_sdram:sdram " "Elaborating entity \"finalproject_sdram\" for hierarchy \"finalproject_sdram:sdram\"" {  } { { "db/ip/finalproject/finalproject.v" "sdram" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram_input_efifo_module finalproject_sdram:sdram\|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module " "Elaborating entity \"finalproject_sdram_input_efifo_module\" for hierarchy \"finalproject_sdram:sdram\|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module\"" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "the_finalproject_sdram_input_efifo_module" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram_pll finalproject_sdram_pll:sdram_pll " "Elaborating entity \"finalproject_sdram_pll\" for hierarchy \"finalproject_sdram_pll:sdram_pll\"" {  } { { "db/ip/finalproject/finalproject.v" "sdram_pll" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram_pll_stdsync_sv6 finalproject_sdram_pll:sdram_pll\|finalproject_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproject_sdram_pll_stdsync_sv6\" for hierarchy \"finalproject_sdram_pll:sdram_pll\|finalproject_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "stdsync2" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram_pll_dffpipe_l2c finalproject_sdram_pll:sdram_pll\|finalproject_sdram_pll_stdsync_sv6:stdsync2\|finalproject_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproject_sdram_pll_dffpipe_l2c\" for hierarchy \"finalproject_sdram_pll:sdram_pll\|finalproject_sdram_pll_stdsync_sv6:stdsync2\|finalproject_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "dffpipe3" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram_pll_altpll_vg92 finalproject_sdram_pll:sdram_pll\|finalproject_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalproject_sdram_pll_altpll_vg92\" for hierarchy \"finalproject_sdram_pll:sdram_pll\|finalproject_sdram_pll_altpll_vg92:sd1\"" {  } { { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "sd1" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sysid_qsys_0 finalproject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproject_sysid_qsys_0\" for hierarchy \"finalproject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/finalproject/finalproject.v" "sysid_qsys_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_timer_0 finalproject_timer_0:timer_0 " "Elaborating entity \"finalproject_timer_0\" for hierarchy \"finalproject_timer_0:timer_0\"" {  } { { "db/ip/finalproject/finalproject.v" "timer_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_usb_gpx finalproject_usb_gpx:usb_gpx " "Elaborating entity \"finalproject_usb_gpx\" for hierarchy \"finalproject_usb_gpx:usb_gpx\"" {  } { { "db/ip/finalproject/finalproject.v" "usb_gpx" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_usb_rst finalproject_usb_rst:usb_rst " "Elaborating entity \"finalproject_usb_rst\" for hierarchy \"finalproject_usb_rst:usb_rst\"" {  } { { "db/ip/finalproject/finalproject.v" "usb_rst" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0 finalproject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproject_mm_interconnect_0\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/finalproject/finalproject.v" "mm_interconnect_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420882618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 3176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 3258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router " "Elaborating entity \"finalproject_mm_interconnect_0_router\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "router" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_default_decode finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router\|finalproject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router\|finalproject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_002 finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproject_mm_interconnect_0_router_002\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "router_002" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_002_default_decode finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002\|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002\|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_008 finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"finalproject_mm_interconnect_0_router_008\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "router_008" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_008_default_decode finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_008:router_008\|finalproject_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_008_default_decode\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_008:router_008\|finalproject_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_cmd_demux finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproject_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_cmd_mux finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproject_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_rsp_demux finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproject_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 4974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420883979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_rsp_mux finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproject_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 5368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 5529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681420884135 "|finalproject|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681420884135 "|finalproject|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681420884135 "|finalproject|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 5595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "crosser" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 5629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_avalon_st_adapter finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 5760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_avalon_st_adapter_006 finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"finalproject_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v" 5934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_irq_mapper finalproject_irq_mapper:irq_mapper " "Elaborating entity \"finalproject_irq_mapper\" for hierarchy \"finalproject_irq_mapper:irq_mapper\"" {  } { { "db/ip/finalproject/finalproject.v" "irq_mapper" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/finalproject/finalproject.v" "rst_controller" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/finalproject/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/finalproject/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/finalproject/finalproject.v" "rst_controller_001" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/finalproject/finalproject.v" "rst_controller_002" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420884495 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681420886528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.13.16:21:30 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl " "2023.04.13.16:21:30 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420890632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420893011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420893184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420895014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420895108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420895202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420895312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420895312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420895312 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681420896000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7c6b933/alt_sld_fab.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420896220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420896314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420896330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420896394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896487 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420896487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681420896550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420896550 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1681420899832 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681420899832 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681420903134 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 442 -1 0 } } { "db/ip/finalproject/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/finalproject/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 356 -1 0 } } { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "db/ip/finalproject/submodules/finalproject_sdram.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v" 398 -1 0 } } { "db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "db/ip/finalproject/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v" 272 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/finalproject/submodules/finalproject_timer_0.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/finalproject_timer_0.v" 181 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681420903305 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681420903305 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "db/ip/finalproject/finalproject.v" "" { Text "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/finalproject/finalproject.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681420905262 "|finalproject|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681420905262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420905527 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "329 " "329 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681420907936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681420908093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681420908093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420908233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681420908624 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1681420908624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oddly/OneDrive/Documents/GitHub/final_project/output_files/finalproject.map.smsg " "Generated suppressed messages file C:/Users/oddly/OneDrive/Documents/GitHub/final_project/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420909375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681420910800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681420910800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5018 " "Implemented 5018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681420911237 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681420911237 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681420911237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4776 " "Implemented 4776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681420911237 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681420911237 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681420911237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681420911237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5025 " "Peak virtual memory: 5025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681420911316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 16:21:51 2023 " "Processing ended: Thu Apr 13 16:21:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681420911316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681420911316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681420911316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681420911316 ""}
