Timing Analyzer report for HW2
Tue Apr 28 16:13:35 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50M'
 13. Slow 1200mV 85C Model Hold: 'clk_50M'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_50M'
 22. Slow 1200mV 0C Model Hold: 'clk_50M'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_50M'
 30. Fast 1200mV 0C Model Hold: 'clk_50M'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; HW2                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_50M    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50M } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 205.76 MHz ; 205.76 MHz      ; clk_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clk_50M ; -3.860 ; -430.882         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_50M ; 0.386 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk_50M ; -3.000 ; -175.190                       ;
+---------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50M'                                                                                 ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -3.860 ; counter_period[5]  ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.860 ; counter_period[5]  ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.771      ;
; -3.741 ; counter_period[5]  ; counter_bits[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.741 ; counter_period[5]  ; counter_bits[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 5.065      ;
; -3.721 ; counter_period[7]  ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.721 ; counter_period[7]  ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.632      ;
; -3.715 ; counter_period[5]  ; counter_data[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.715 ; counter_period[5]  ; counter_data[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.327      ; 5.040      ;
; -3.690 ; counter_period[5]  ; counter_data[1]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[2]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[3]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[4]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[5]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[6]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[7]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[8]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[9]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[10]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[11]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[12]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[13]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[14]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[15]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.690 ; counter_period[5]  ; counter_data[0]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.325      ; 5.013      ;
; -3.689 ; counter_period[5]  ; counter_bits[11]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[4]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[0]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[1]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[2]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[3]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[5]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[6]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[7]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[8]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[9]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[10]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[12]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[14]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[13]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.689 ; counter_period[5]  ; counter_bits[15]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.311      ; 4.998      ;
; -3.612 ; counter_period[15] ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.612 ; counter_period[15] ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.087     ; 4.523      ;
; -3.608 ; counter_period[19] ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
; -3.608 ; counter_period[19] ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.080     ; 4.526      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50M'                                                                                   ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; spi_csn~reg0        ; spi_csn~reg0        ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; write_complete~reg0 ; write_complete~reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; state.S1            ; state.S1            ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.669      ;
; 0.546 ; counter_period[25]  ; counter_period[26]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.510      ; 1.242      ;
; 0.546 ; counter_period[23]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.510      ; 1.242      ;
; 0.559 ; counter_period[30]  ; counter_period[31]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.510      ; 1.255      ;
; 0.559 ; counter_period[28]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.510      ; 1.255      ;
; 0.560 ; counter_period[22]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.510      ; 1.256      ;
; 0.639 ; counter_data[19]    ; counter_data[19]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_data[3]     ; counter_data[3]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_data[5]     ; counter_data[5]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_data[13]    ; counter_data[13]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_data[15]    ; counter_data[15]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_data[21]    ; counter_data[21]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_data[29]    ; counter_data[29]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_bits[3]     ; counter_bits[3]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_bits[5]     ; counter_bits[5]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_bits[13]    ; counter_bits[13]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_bits[15]    ; counter_bits[15]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.921      ;
; 0.639 ; counter_bits[19]    ; counter_bits[19]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_bits[21]    ; counter_bits[21]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_bits[29]    ; counter_bits[29]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_period[21]  ; counter_period[21]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; counter_period[29]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.922      ;
; 0.640 ; counter_data[1]     ; counter_data[1]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; counter_data[11]    ; counter_data[11]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; counter_data[17]    ; counter_data[17]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; counter_data[27]    ; counter_data[27]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; counter_bits[11]    ; counter_bits[11]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; counter_bits[1]     ; counter_bits[1]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; counter_bits[17]    ; counter_bits[17]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; counter_bits[27]    ; counter_bits[27]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; counter_data[22]    ; counter_data[22]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; counter_data[31]    ; counter_data[31]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; counter_bits[22]    ; counter_bits[22]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; counter_bits[31]    ; counter_bits[31]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; counter_period[31]  ; counter_period[31]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.924      ;
; 0.642 ; counter_data[6]     ; counter_data[6]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; counter_data[7]     ; counter_data[7]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; counter_data[9]     ; counter_data[9]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; counter_data[23]    ; counter_data[23]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.925      ;
; 0.642 ; counter_data[25]    ; counter_data[25]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.925      ;
; 0.642 ; counter_bits[6]     ; counter_bits[6]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; counter_bits[7]     ; counter_bits[7]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; counter_bits[9]     ; counter_bits[9]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; counter_bits[23]    ; counter_bits[23]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.925      ;
; 0.642 ; counter_bits[25]    ; counter_bits[25]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; counter_data[16]    ; counter_data[16]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.926      ;
; 0.643 ; counter_bits[16]    ; counter_bits[16]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.926      ;
; 0.644 ; counter_data[2]     ; counter_data[2]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.926      ;
; 0.644 ; counter_data[14]    ; counter_data[14]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.926      ;
; 0.644 ; counter_data[18]    ; counter_data[18]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; counter_data[20]    ; counter_data[20]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; counter_bits[2]     ; counter_bits[2]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.926      ;
; 0.644 ; counter_bits[14]    ; counter_bits[14]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.926      ;
; 0.644 ; counter_bits[18]    ; counter_bits[18]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; counter_bits[20]    ; counter_bits[20]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.927      ;
; 0.645 ; counter_data[4]     ; counter_data[4]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_data[8]     ; counter_data[8]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_data[10]    ; counter_data[10]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_data[12]    ; counter_data[12]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_data[24]    ; counter_data[24]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_data[26]    ; counter_data[26]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_data[28]    ; counter_data[28]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_data[30]    ; counter_data[30]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_bits[4]     ; counter_bits[4]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_bits[8]     ; counter_bits[8]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_bits[10]    ; counter_bits[10]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_bits[12]    ; counter_bits[12]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; counter_bits[24]    ; counter_bits[24]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_bits[28]    ; counter_bits[28]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_bits[26]    ; counter_bits[26]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_bits[30]    ; counter_bits[30]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_period[26]  ; counter_period[26]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; counter_period[24]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.097      ; 0.928      ;
; 0.654 ; counter_period[15]  ; counter_period[15]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; counter_period[3]   ; counter_period[3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_period[5]   ; counter_period[5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_period[11]  ; counter_period[11]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_period[13]  ; counter_period[13]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_period[19]  ; counter_period[19]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_delay[15]   ; counter_delay[15]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_delay[13]   ; counter_delay[13]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_delay[5]    ; counter_delay[5]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter_delay[3]    ; counter_delay[3]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; counter_period[1]   ; counter_period[1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; counter_delay[29]   ; counter_delay[29]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; counter_delay[21]   ; counter_delay[21]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; counter_delay[19]   ; counter_delay[19]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; counter_delay[11]   ; counter_delay[11]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; counter_delay[1]    ; counter_delay[1]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; counter_period[6]   ; counter_period[6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; counter_period[27]  ; counter_period[27]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; counter_delay[27]   ; counter_delay[27]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; counter_delay[17]   ; counter_delay[17]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; counter_period[7]   ; counter_period[7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; counter_period[9]   ; counter_period[9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; counter_period[22]  ; counter_period[22]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; counter_delay[31]   ; counter_delay[31]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; counter_delay[22]   ; counter_delay[22]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.080      ; 0.924      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 224.32 MHz ; 224.32 MHz      ; clk_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50M ; -3.458 ; -381.201        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50M ; 0.339 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_50M ; -3.000 ; -175.190                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50M'                                                                                  ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -3.458 ; counter_period[5]  ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.458 ; counter_period[5]  ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.378      ;
; -3.339 ; counter_period[5]  ; counter_bits[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.339 ; counter_period[5]  ; counter_bits[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 4.639      ;
; -3.329 ; counter_period[7]  ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.329 ; counter_period[7]  ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.249      ;
; -3.310 ; counter_period[5]  ; counter_data[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.310 ; counter_period[5]  ; counter_data[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 4.611      ;
; -3.290 ; counter_period[5]  ; counter_bits[11]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[4]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[0]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[1]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[2]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[3]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[5]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[6]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[7]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[8]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[9]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[10]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[12]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[14]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[13]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.290 ; counter_period[5]  ; counter_bits[15]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.289      ; 4.578      ;
; -3.287 ; counter_period[5]  ; counter_data[1]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[2]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[3]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[4]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[5]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[6]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[7]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[8]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[9]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[10]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[11]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[12]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[13]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[14]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[15]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.287 ; counter_period[5]  ; counter_data[0]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 4.586      ;
; -3.240 ; counter_period[15] ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.240 ; counter_period[15] ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.079     ; 4.160      ;
; -3.212 ; counter_period[19] ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
; -3.212 ; counter_period[19] ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.071     ; 4.140      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50M'                                                                                    ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; spi_csn~reg0        ; spi_csn~reg0        ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; write_complete~reg0 ; write_complete~reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; state.S1            ; state.S1            ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.597      ;
; 0.495 ; counter_period[25]  ; counter_period[26]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.133      ;
; 0.495 ; counter_period[23]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.133      ;
; 0.497 ; counter_period[30]  ; counter_period[31]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.135      ;
; 0.498 ; counter_period[28]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.136      ;
; 0.505 ; counter_period[22]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.143      ;
; 0.583 ; counter_data[3]     ; counter_data[3]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.841      ;
; 0.583 ; counter_data[13]    ; counter_data[13]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.841      ;
; 0.583 ; counter_data[15]    ; counter_data[15]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.841      ;
; 0.584 ; counter_data[19]    ; counter_data[19]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_data[5]     ; counter_data[5]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_data[11]    ; counter_data[11]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_data[21]    ; counter_data[21]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_data[29]    ; counter_data[29]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_bits[3]     ; counter_bits[3]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.841      ;
; 0.584 ; counter_bits[13]    ; counter_bits[13]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.841      ;
; 0.584 ; counter_bits[15]    ; counter_bits[15]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.841      ;
; 0.584 ; counter_bits[19]    ; counter_bits[19]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_bits[21]    ; counter_bits[21]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_bits[29]    ; counter_bits[29]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_period[21]  ; counter_period[21]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_period[29]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; counter_data[6]     ; counter_data[6]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; counter_data[31]    ; counter_data[31]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; counter_data[27]    ; counter_data[27]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; counter_bits[11]    ; counter_bits[11]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; counter_bits[5]     ; counter_bits[5]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; counter_bits[27]    ; counter_bits[27]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; counter_bits[31]    ; counter_bits[31]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; counter_period[31]  ; counter_period[31]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; counter_data[1]     ; counter_data[1]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; counter_data[17]    ; counter_data[17]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; counter_data[22]    ; counter_data[22]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; counter_bits[6]     ; counter_bits[6]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; counter_bits[17]    ; counter_bits[17]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; counter_bits[22]    ; counter_bits[22]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; counter_data[7]     ; counter_data[7]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; counter_data[9]     ; counter_data[9]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; counter_bits[1]     ; counter_bits[1]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.844      ;
; 0.588 ; counter_data[2]     ; counter_data[2]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_data[14]    ; counter_data[14]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_data[16]    ; counter_data[16]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_data[23]    ; counter_data[23]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_data[25]    ; counter_data[25]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_bits[7]     ; counter_bits[7]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.845      ;
; 0.588 ; counter_bits[9]     ; counter_bits[9]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.845      ;
; 0.588 ; counter_bits[16]    ; counter_bits[16]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_bits[23]    ; counter_bits[23]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_bits[25]    ; counter_bits[25]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; counter_data[4]     ; counter_data[4]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_data[8]     ; counter_data[8]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_data[10]    ; counter_data[10]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_data[12]    ; counter_data[12]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_data[18]    ; counter_data[18]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_data[20]    ; counter_data[20]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_data[30]    ; counter_data[30]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_bits[2]     ; counter_bits[2]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.846      ;
; 0.589 ; counter_bits[14]    ; counter_bits[14]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.846      ;
; 0.589 ; counter_bits[18]    ; counter_bits[18]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_bits[20]    ; counter_bits[20]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_bits[30]    ; counter_bits[30]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_period[19]  ; counter_period[21]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.227      ;
; 0.590 ; counter_data[24]    ; counter_data[24]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_data[26]    ; counter_data[26]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_data[28]    ; counter_data[28]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_bits[4]     ; counter_bits[4]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; counter_bits[8]     ; counter_bits[8]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; counter_bits[10]    ; counter_bits[10]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; counter_bits[12]    ; counter_bits[12]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; counter_bits[24]    ; counter_bits[24]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_bits[28]    ; counter_bits[28]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_bits[26]    ; counter_bits[26]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_period[26]  ; counter_period[26]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_period[24]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_period[27]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.467      ; 1.228      ;
; 0.597 ; counter_period[15]  ; counter_period[15]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; counter_period[3]   ; counter_period[3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; counter_period[5]   ; counter_period[5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; counter_period[13]  ; counter_period[13]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; counter_period[11]  ; counter_period[11]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; counter_delay[15]   ; counter_delay[15]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; counter_delay[13]   ; counter_delay[13]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; counter_delay[3]    ; counter_delay[3]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; counter_period[1]   ; counter_period[1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; counter_period[6]   ; counter_period[6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; counter_period[19]  ; counter_period[19]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter_delay[29]   ; counter_delay[29]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter_delay[21]   ; counter_delay[21]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter_delay[19]   ; counter_delay[19]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter_delay[11]   ; counter_delay[11]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter_delay[5]    ; counter_delay[5]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; counter_period[27]  ; counter_period[27]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; counter_delay[31]   ; counter_delay[31]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; counter_delay[27]   ; counter_delay[27]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; counter_delay[6]    ; counter_delay[6]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; counter_period[7]   ; counter_period[7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; counter_period[9]   ; counter_period[9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; counter_period[22]  ; counter_period[22]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.844      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50M ; -1.338 ; -141.281        ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50M ; 0.174 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_50M ; -3.000 ; -147.298                      ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50M'                                                                                 ;
+--------+-------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.338 ; counter_period[5] ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; counter_period[5] ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.281      ;
; -1.318 ; counter_period[5] ; counter_bits[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.318 ; counter_period[5] ; counter_bits[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.451      ;
; -1.299 ; counter_period[5] ; counter_data[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.299 ; counter_period[5] ; counter_data[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.436      ;
; -1.297 ; counter_period[5] ; counter_bits[11]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[4]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[0]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[1]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[2]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[3]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[5]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[6]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[7]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[8]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[9]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[10]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[12]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[14]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[13]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.297 ; counter_period[5] ; counter_bits[15]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.136      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[1]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[2]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[3]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[4]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[5]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[6]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[7]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[8]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[9]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[10]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[11]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[12]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[13]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[14]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[15]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.285 ; counter_period[5] ; counter_data[0]    ; clk_50M      ; clk_50M     ; 1.000        ; 0.148      ; 2.420      ;
; -1.268 ; counter_period[7] ; counter_period[16] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[19] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[18] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[22] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[23] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[25] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[27] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[28] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.268 ; counter_period[7] ; counter_period[30] ; clk_50M      ; clk_50M     ; 1.000        ; -0.044     ; 2.211      ;
; -1.251 ; counter_period[7] ; counter_bits[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[24]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[17]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[18]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[20]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[21]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[22]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[23]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[28]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[25]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[26]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[27]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[30]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[29]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; counter_period[7] ; counter_bits[31]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.146      ; 2.384      ;
; -1.232 ; counter_period[7] ; counter_data[19]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.369      ;
; -1.232 ; counter_period[7] ; counter_data[16]   ; clk_50M      ; clk_50M     ; 1.000        ; 0.150      ; 2.369      ;
+--------+-------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50M'                                                                                    ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; write_complete~reg0 ; write_complete~reg0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; state.S1            ; state.S1            ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; spi_csn~reg0        ; spi_csn~reg0        ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.307      ;
; 0.248 ; counter_period[25]  ; counter_period[26]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.243      ; 0.575      ;
; 0.248 ; counter_period[23]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.243      ; 0.575      ;
; 0.258 ; counter_period[30]  ; counter_period[31]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.243      ; 0.585      ;
; 0.259 ; counter_period[28]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.243      ; 0.586      ;
; 0.260 ; counter_period[22]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.243      ; 0.587      ;
; 0.291 ; counter_data[15]    ; counter_data[15]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.423      ;
; 0.291 ; counter_bits[15]    ; counter_bits[15]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.423      ;
; 0.291 ; counter_period[31]  ; counter_period[31]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.424      ;
; 0.292 ; counter_data[3]     ; counter_data[3]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_data[5]     ; counter_data[5]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_data[13]    ; counter_data[13]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_data[31]    ; counter_data[31]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_bits[3]     ; counter_bits[3]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_bits[5]     ; counter_bits[5]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_bits[13]    ; counter_bits[13]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_bits[31]    ; counter_bits[31]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; counter_period[21]  ; counter_period[21]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; counter_period[29]  ; counter_period[29]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; counter_data[19]    ; counter_data[19]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[1]     ; counter_data[1]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[6]     ; counter_data[6]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[7]     ; counter_data[7]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[11]    ; counter_data[11]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[17]    ; counter_data[17]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[21]    ; counter_data[21]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[27]    ; counter_data[27]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_data[29]    ; counter_data[29]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[11]    ; counter_bits[11]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[1]     ; counter_bits[1]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[6]     ; counter_bits[6]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[7]     ; counter_bits[7]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[17]    ; counter_bits[17]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[19]    ; counter_bits[19]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[21]    ; counter_bits[21]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[27]    ; counter_bits[27]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_bits[29]    ; counter_bits[29]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.425      ;
; 0.294 ; counter_data[2]     ; counter_data[2]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[8]     ; counter_data[8]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[9]     ; counter_data[9]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[14]    ; counter_data[14]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[16]    ; counter_data[16]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[22]    ; counter_data[22]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[23]    ; counter_data[23]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_data[25]    ; counter_data[25]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[2]     ; counter_bits[2]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[8]     ; counter_bits[8]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[9]     ; counter_bits[9]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[14]    ; counter_bits[14]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[16]    ; counter_bits[16]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[22]    ; counter_bits[22]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[23]    ; counter_bits[23]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_bits[25]    ; counter_bits[25]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_period[24]  ; counter_period[24]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.427      ;
; 0.295 ; counter_data[4]     ; counter_data[4]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_data[10]    ; counter_data[10]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_data[12]    ; counter_data[12]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_data[18]    ; counter_data[18]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_data[20]    ; counter_data[20]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_data[24]    ; counter_data[24]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_data[30]    ; counter_data[30]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[4]     ; counter_bits[4]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[10]    ; counter_bits[10]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[12]    ; counter_bits[12]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[24]    ; counter_bits[24]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[18]    ; counter_bits[18]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[20]    ; counter_bits[20]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_bits[30]    ; counter_bits[30]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_period[26]  ; counter_period[26]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; counter_data[26]    ; counter_data[26]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; counter_data[28]    ; counter_data[28]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; counter_bits[28]    ; counter_bits[28]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; counter_bits[26]    ; counter_bits[26]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.048      ; 0.428      ;
; 0.298 ; counter_period[15]  ; counter_period[15]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; counter_period[1]   ; counter_period[1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter_period[3]   ; counter_period[3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter_period[5]   ; counter_period[5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter_period[11]  ; counter_period[11]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter_period[13]  ; counter_period[13]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter_delay[31]   ; counter_delay[31]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter_delay[15]   ; counter_delay[15]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; counter_period[16]  ; counter_period[16]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_period[6]   ; counter_period[6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_period[7]   ; counter_period[7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_period[19]  ; counter_period[19]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_period[27]  ; counter_period[27]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_delay[29]   ; counter_delay[29]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_delay[27]   ; counter_delay[27]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_delay[21]   ; counter_delay[21]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_delay[19]   ; counter_delay[19]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_delay[17]   ; counter_delay[17]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter_delay[13]   ; counter_delay[13]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; counter_delay[5]    ; counter_delay[5]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; counter_delay[3]    ; counter_delay[3]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; counter_period[2]   ; counter_period[2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; counter_period[4]   ; counter_period[4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; counter_period[8]   ; counter_period[8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; counter_period[9]   ; counter_period[9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.041      ; 0.426      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.860   ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  clk_50M         ; -3.860   ; 0.174 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -430.882 ; 0.0   ; 0.0      ; 0.0     ; -175.19             ;
;  clk_50M         ; -430.882 ; 0.000 ; N/A      ; N/A     ; -175.190            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; write_complete ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_value[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; read_complete  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_csn        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_do         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_di         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; read                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write_value[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_complete ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; read_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; read_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; read_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; read_complete  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; spi_csn        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; spi_sck        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; spi_do         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; spi_di         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_complete ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; read_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; read_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; read_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; read_complete  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; spi_csn        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; spi_do         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; spi_di         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_complete ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; read_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; read_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; read_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; read_complete  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_csn        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; spi_do         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_di         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50M    ; clk_50M  ; 7827     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50M    ; clk_50M  ; 7827     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 250   ; 250  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clk_50M ; clk_50M ; Base ; Constrained ;
+---------+---------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; reset_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; spi_csn        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_do         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_complete ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; reset_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_value[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; spi_csn        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_do         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_complete ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 28 16:13:28 2020
Info: Command: quartus_sta HW2 -c HW2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'HW2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50M clk_50M
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.860            -430.882 clk_50M 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -175.190 clk_50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.458            -381.201 clk_50M 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -175.190 clk_50M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.338            -141.281 clk_50M 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 clk_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -147.298 clk_50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Tue Apr 28 16:13:35 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


