0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/miche/Desktop/LAB_ELETTRONICA/project/lab/UART/rtl/uart_tx_FSM.v,1770375432,systemVerilog,,,,uart_tx_FSM,,,C:/Users/miche/Desktop/LAB_ELETTRONICA/project/lab/UART/work/sim/../../rtl,,,,,
