// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xtime (
        ap_ready,
        x_V,
        ap_return
);


output   ap_ready;
input  [7:0] x_V;
output  [7:0] ap_return;

wire   [0:0] tmp_fu_26_p3;
wire   [7:0] tmp_1_cast_cast_fu_34_p3;
wire   [7:0] r_V_fu_20_p2;

assign ap_ready = 1'b1;

assign ap_return = (tmp_1_cast_cast_fu_34_p3 ^ r_V_fu_20_p2);

assign r_V_fu_20_p2 = x_V << 8'd1;

assign tmp_1_cast_cast_fu_34_p3 = ((tmp_fu_26_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign tmp_fu_26_p3 = x_V[32'd7];

endmodule //xtime
