---
layout: default
title: "Passive Design | å—å‹•éƒ¨å“è¨­è¨ˆ"
permalink: /Assembly-Integration/Passives/Passive-Design/
---

---

# âš¡ Passive Design / å—å‹•éƒ¨å“è¨­è¨ˆ

---

## ğŸ”— ãƒªãƒ³ã‚¯ / Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸŒ View Site | ãƒšãƒ¼ã‚¸è¡¨ç¤º / *View this page on site* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Passives/Passive-Design/) |
| ğŸ“‚ View Repo | GitHubãƒªãƒã‚¸ãƒˆãƒª / *View source on GitHub* | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Passives/Passive-Design.md) |

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
1. [æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)  
2. [è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets](#-è¨­è¨ˆã‚´ãƒ¼ãƒ«--design-targets)  
3. [å—å‹•éƒ¨å“ã®å¯„ç”Ÿæˆåˆ† / Parasitics](#-å—å‹•éƒ¨å“ã®å¯„ç”Ÿæˆåˆ†--parasitics)  
4. [é…ç½®ã¨é…ç·š / Placement & Routing](#-é…ç½®ã¨é…ç·š--placement--routing)  
5. [é«˜å‘¨æ³¢ãƒ»é«˜é€Ÿè¨­è¨ˆ / RF & High-Speed Considerations](#-é«˜å‘¨æ³¢é«˜é€Ÿè¨­è¨ˆ--rf--high-speed-considerations)  
6. [ç†±è¨­è¨ˆã¨ä¿¡é ¼æ€§ / Thermal & Reliability](#-ç†±è¨­è¨ˆã¨ä¿¡é ¼æ€§--thermal--reliability)  
7. [ãƒ¢ãƒ‡ãƒ«åŒ–ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Modeling & Simulation](#-ãƒ¢ãƒ‡ãƒ«åŒ–ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³--modeling--simulation)  
8. [å­¦ç¿’ç›®æ¨™ / Learning Goals](#-å­¦ç¿’ç›®æ¨™--learning-goals)  
9. [é–¢é€£ãƒªãƒ³ã‚¯ / Related Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)  
10. [â¬†ï¸ Back to Passives](#ï¸-back-to-passives)  

---

## ğŸ— æ¦‚è¦ / Overview
å—å‹•éƒ¨å“ï¼ˆæŠµæŠ— Rã€ã‚³ãƒ³ãƒ‡ãƒ³ã‚µ Cã€ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ Lï¼‰ã¯ PCB è¨­è¨ˆã«ãŠã‘ã‚‹**æœ€å°æ§‹æˆè¦ç´ **ã§ã™ãŒã€å¯„ç”Ÿæˆåˆ†ã‚„å®Ÿè£…æ¡ä»¶ã«ã‚ˆã£ã¦æ€§èƒ½ãŒå¤§ããå¤‰åŒ–ã—ã¾ã™ã€‚  
*Resistors, capacitors, and inductors are fundamental building blocks, but their real-world behavior strongly depends on parasitics and implementation.*  

é©åˆ‡ãªè¨­è¨ˆãŒã§ããªã‘ã‚Œã°ã€SI/PI/EMC ã®åŠ£åŒ–ã‚„ç†±å•é¡Œã‚’å¼•ãèµ·ã“ã—ã€ã‚·ã‚¹ãƒ†ãƒ ä¿¡é ¼æ€§ã«ç›´çµã—ã¾ã™ã€‚  

---

## ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets
- **SI/PIã®å®‰å®šåŒ–**: ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡ã¨ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°è¨­è¨ˆ  
  *Stabilize SI/PI with impedance control and decoupling*  
- **å¯„ç”Ÿæˆåˆ†ã®æŠ‘åˆ¶**: ESL, ESR, stray C ã®æœ€å°åŒ–  
  *Minimize parasitics such as ESL, ESR, stray capacitance*  
- **ç†±è² è·è€æ€§**: å®šæ ¼é›»åŠ›ãƒ»æ¸©åº¦ä¸Šæ˜‡ã‚’æŠ‘ãˆã‚‹é…ç½®  
  *Maintain rated power and minimize thermal rise*  
- **é•·æœŸä¿¡é ¼æ€§**: DC bias / aging / ç’°å¢ƒæ¡ä»¶ã‚’è€ƒæ…®  
  *Consider DC bias, aging, and environmental stresses*  

---

## ğŸ§® å—å‹•éƒ¨å“ã®å¯„ç”Ÿæˆåˆ† / Parasitics
| éƒ¨å“ / Component | ä¸»ãªå¯„ç”Ÿè¦ç´  / Parasitics | å½±éŸ¿ / Impact |
|------------------|--------------------------|----------------|
| æŠµæŠ— (R) | ESL, stray C | GHzå¸¯ã§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ä¸å®‰å®š |
| ã‚³ãƒ³ãƒ‡ãƒ³ã‚µ (C) | ESR, ESL, DC biasåŠ¹æœ | ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°åŠ¹æœä½ä¸‹ |
| ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ (L) | ç›´æµæŠµæŠ— DCRã€ã‚³ã‚¢æå¤±ã€åˆ†å¸ƒC | é£½å’Œãƒ»é«˜å‘¨æ³¢æå¤± |

- **ç›´åˆ—ãƒ¢ãƒ‡ãƒ«è¿‘ä¼¼**:  
  ã‚³ãƒ³ãƒ‡ãƒ³ã‚µå®Ÿãƒ‡ãƒã‚¤ã‚¹ã¯  
  $$ Z(j\omega) \approx ESR + j\omega L_{ESL} + \frac{1}{j\omega C} $$  
  ã§è¡¨ç¾ã•ã‚Œã€å‘¨æ³¢æ•°ã§æœ€é©å‹•ä½œç‚¹ãŒå¤‰åŒ–ã—ã¾ã™ã€‚  

---

## ğŸ§© é…ç½®ã¨é…ç·š / Placement & Routing
- æŠµæŠ—ï¼šçµ‚ç«¯æŠµæŠ—ã¯ã‚¯ãƒ­ãƒƒã‚¯/é«˜é€ŸI/Oã«ã¦ã‚½ãƒ¼ã‚¹ç›´è¿‘ã¸ã€‚  
  *Termination resistors placed near source for clocks/high-speed I/O.*  
- ã‚³ãƒ³ãƒ‡ãƒ³ã‚µï¼šICé›»æºãƒ”ãƒ³ç›´è¿‘ã€**å¤šViaæ¥ç¶š**ã§ä½ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹åŒ–ã€‚  
  *Place decoupling capacitors close to IC power pins with multiple vias.*  
- ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ï¼šãƒ•ã‚£ãƒ«ã‚¿å›è·¯ã¯é›»æºãƒ©ã‚¤ãƒ³ã«ç›´åˆ—é…ç½®ã€ãƒ«ãƒ¼ãƒ—é¢ç©ã‚’æœ€å°åŒ–ã€‚  
  *Inductors in filters placed in series with minimized loop area.*  

---

## ğŸ“¡ é«˜å‘¨æ³¢ãƒ»é«˜é€Ÿè¨­è¨ˆ / RF & High-Speed Considerations
- **ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯**: 0.1 ÂµF + 1 ÂµF + 10 ÂµF ã®ä¸¦åˆ—ã§åºƒå¸¯åŸŸåŒ–ã€‚  
  *Use multiple capacitors in parallel for broadband decoupling.*  
- **é…ç·šé•·**: 1/20 Î» ä»¥ä¸Šã§å¯„ç”Ÿã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹ç„¡è¦–ä¸å¯ã€‚  
  *Above 1/20 Î», trace inductance significantly affects behavior.*  
- **ãƒ•ã‚£ãƒ«ã‚¿è¨­è¨ˆ**: LCå…±æŒ¯å‘¨æ³¢æ•° $f = \frac{1}{2\pi\sqrt{LC}}$ ã‚’æ˜ç¤ºçš„ã«ç®¡ç†ã€‚  
  *Filter cutoff defined by LC resonance frequency.*  

---

## ğŸŒ¡ ç†±è¨­è¨ˆã¨ä¿¡é ¼æ€§ / Thermal & Reliability
- **æŠµæŠ—å™¨**: å®šæ ¼é›»åŠ›ã® 50â€“70% ä»¥ä¸‹ã§è¨­è¨ˆã€‚  
  *Design resistors below 50â€“70% of rated power.*  
- **ã‚³ãƒ³ãƒ‡ãƒ³ã‚µ**: ã‚»ãƒ©ãƒŸãƒƒã‚¯ MLCC ã¯ DC ãƒã‚¤ã‚¢ã‚¹ã§å®¹é‡ãŒ 20â€“60% æ¸›å°‘ã€‚  
  *MLCC capacitance drops 20â€“60% under DC bias.*  
- **ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿**: é£½å’Œé›»æµ ($I_{sat}$) ã¨æ¸©åº¦ä¸Šæ˜‡ ($Î”T$) ã‚’åŒæ™‚è€ƒæ…®ã€‚  
  *Evaluate inductors for both saturation current and thermal rise.*  

---

## ğŸ” ãƒ¢ãƒ‡ãƒ«åŒ–ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Modeling & Simulation
- **ç­‰ä¾¡å›è·¯ãƒ¢ãƒ‡ãƒ« (RLC)** ã‚’ç”¨ã„ãŸ SPICE ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã€‚  
- **Sãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿**ï¼ˆãƒ¡ãƒ¼ã‚«ãƒ¼æä¾› Touchstoneãƒ•ã‚¡ã‚¤ãƒ«ï¼‰ã‚’æ´»ç”¨ã€‚  
- **3D EM ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³**ã§é«˜å‘¨æ³¢å¯„ç”Ÿã‚’è©•ä¾¡ã€‚  

*Use RLC equivalent circuits, S-parameters, and EM solvers for accuracy.*  

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ / Learning Goals
- éƒ¨å“å¯„ç”Ÿã‚’è€ƒæ…®ã—ãŸæ­£ç¢ºãªè¨­è¨ˆãŒã§ãã‚‹ã€‚  
  *Design with awareness of parasitics.*  
- é…ç½®ãƒ»é…ç·šã¨é«˜å‘¨æ³¢æŒ™å‹•ã®é–¢ä¿‚ã‚’ç†è§£ã§ãã‚‹ã€‚  
  *Understand placement/routing vs RF behavior.*  
- ç†±ãƒ»ä¿¡é ¼æ€§ã‚’å«ã‚ãŸçµ±åˆè¨­è¨ˆãŒå¯èƒ½ã«ãªã‚‹ã€‚  
  *Perform integrated design including thermal & reliability aspects.*  

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸ“˜ Resistor | æŠµæŠ—å™¨ã®ç¨®é¡ã¨ç‰¹æ€§<br>*Types and characteristics of resistors* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Passives/Resistor/) <br> [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Passives/Resistor.md) |
| ğŸ“— Capacitor | ã‚³ãƒ³ãƒ‡ãƒ³ã‚µã®ç¨®é¡ã¨ç‰¹æ€§<br>*Types and characteristics of capacitors* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Passives/Capacitor/) <br> [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Passives/Capacitor.md) |
| ğŸ“™ Inductor | ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã®ç¨®é¡ã¨ç‰¹æ€§<br>*Types and characteristics of inductors* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Passives/Inductor/) <br> [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Passives/Inductor.md) |

---

## â¬†ï¸ Back to Passives

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸŒ Back to Site | Passives å…¨ä½“ãƒšãƒ¼ã‚¸ã¸æˆ»ã‚‹<br>*Back to Passives site* | [![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Passives/) |
| ğŸ“‚ Back to Repo | GitHubãƒªãƒã‚¸ãƒˆãƒªã«æˆ»ã‚‹<br>*Back to GitHub repo* | [![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/Passives) |
