{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749219904",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XVII, 183 p)",
            "creator": "Divekar, Dileep",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "digital"
            ],
            "identifier": [
                "(isbn13)9781461316879",
                "(firstid)GBV:749219904",
                "(ppn)749219904",
                "(doi)10.1007/978-1-4613-1687-9"
            ],
            "publisher": "Springer",
            "subject": [
                "Engineering",
                "Computer engineering",
                "Electrical engineering.",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=loc)TK1-9971",
                "(classificationName=ddc)621.3"
            ],
            "title": "FET Modeling for Circuit Simulation",
            "abstract": [
                "Circuit simulation is widely used for the design of circuits, both discrete and integrated. Device modeling is an impor\u00ad tant aspect of circuit simulation since it is the link between the physical device and the sim ulate d device. Curren tly available circuit simulation programs provide a variety of built-in models. Many circuit designers use these built-in models whereas some incorporate new models in the circuit sim ulation programs. Understanding device modeling with particular emphasis on circuit simulation will be helpful in utilizing the built-in models more efficiently as well as in implementing new models. SPICE is used as a vehicle since it is the most widely used circuit sim ulation program. How\u00ad ever, some issues are addressed which are not directly appli\u00ad cable to SPICE but are applicable to circuit simulation in general. These discussions are useful for modifying SPICE and for understanding other simulation programs. The gen\u00ad eric version 2G. 6 is used as a reference for SPICE, although numerous different versions exist with different modifications. This book describes field effect transistor models commonly used in a variety of circuit sim ulation pro\u00ad grams. Understanding of the basic device physics and some familiarity with device modeling is assumed. Derivation of the model equations is not included. ( SPICE is a circuit sim ulation program available from EECS Industrial Support Office, 461 Cory Hall, University of Cali\u00ad fornia, Berkeley, CA 94720. ) Acknowledgements I wish to express my gratitude to Valid Logic Systems, Inc.",
                "1 \u2014 Circuit Simulation -- 1.1 Introduction -- 1.2 Circuit Simulation Programs -- 1.3 Circuit Analysis -- 2 \u2014 Device Modeling -- 2.1 Model Development -- 2.2 Model Specification -- 2.3 Model Computation -- 2.4 Model Parameter Extraction -- 3 \u2014 Diode Models -- 3.1 Introduction -- 3.2 DC Characteristics -- 3.3 Junction voltage limiting -- 3.4 Charge storage -- 3.5 Temperature dependence -- 3.6 Model parameter extraction -- 4 \u2014 Jfet Models -- 4.1 Introduction -- 4.2 DC Characteristics -- 4.3 Device symmetry -- 4.4 Voltage limiting -- 4.5 Charge storage -- 4.6 Temperature dependence -- 4.7 Model parameter extraction -- 5 \u2014 Mosfet Models -- 5.1 Introduction -- 5.2 Basic dc characteristics -- 5.3 Device dimensions -- 5.4 MOSFET parasitics -- 5.5 Common model parameters -- 5.6 Basic device model (level 1) -- 5.7 Second order effects -- 5.8 Bulk doping term -- 5.9 Threshold voltage shift -- 5.10 Mobility reduction -- 5.11 Velocity saturation -- 5.12 Channel length modulation -- 5.13 Subthreshold conduction -- 5.14 Avalanche current -- 5.15 Oxide charging -- 5.16 Device symmetry -- 5.17 Voltage limiting -- 5.18 Geometry dependence -- 5.19 Level 2 model -- 5.20 Level 3 model -- 5.21 CSIM model -- 5.22 BSIM model -- 5.23 Table lookup models -- 5.24 Depletion devices -- 5.25 Model parameter extraction -- 5.26 Charge storage -- 5.27 Meyer capacitance model -- 5.28 Smoothed Meyer model -- 5.29 Charge non conservation problem -- 5.30 Charge based models -- 5.31 Ward-Dutton charge model -- 5.32 Yang-Chatter je e charge model -- 5.33 BSIM charge model -- 5.34 Second order effects on charges -- 5.35 Temperature dependence -- 5.36 Modeling for Analog Applications -- 5.37 Power MOSFETs -- 6 \u2014 Mesfet Models -- 6.1 Introduction -- 6.2 Device symmetry -- 6.3 DC characteristics -- 6.4 Subthreshold conduction -- 6.5 Charge storage -- 6.6 Charge based model -- 6.7 Temperature dependence -- 6.8 Modeling for analog applications -- 6.9 Model parameter extraction -- References."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "1988",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "48",
            "isLike": "doi:10.1007/978-1-4613-1687-9",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "title": "http://purl.org/dc/elements/1.1/title",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "description": "http://purl.org/dc/elements/1.1/description",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "volume": "http://purl.org/ontology/bibo/volume",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "license": "http://purl.org/dc/terms/license",
        "contributor": "http://purl.org/dc/terms/contributor",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}