Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx4-2tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : system

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/anderson/Escritorio/fpga_mcu/system/system.v" into library work
Parsing module <system>.
Analyzing Verilog file "/home/anderson/Escritorio/fpga_mcu/system/rtl/chip_select/chip_select.v" into library work
Parsing module <chip_select>.
Analyzing Verilog file "/home/anderson/Escritorio/fpga_mcu/system/rtl/p_example/p_example.v" into library work
Parsing module <p_example>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system>.
WARNING:HDLCompiler:413 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 127: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <chip_select>.

Elaborating module <p_example>.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 51: Net <data_out_p2[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 52: Net <data_out_p3[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 53: Net <data_out_p4[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 54: Net <data_out_p5[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 55: Net <data_out_p6[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 56: Net <data_out_p7[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/anderson/Escritorio/fpga_mcu/system/system.v" Line 57: Net <data_out_p8[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/anderson/Escritorio/fpga_mcu/system/system.v".
        CLK_FREQ = 96000000
        NUM_PERIP = 8
WARNING:Xst:653 - Signal <data_out_p2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_out_p3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_out_p4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_out_p5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_out_p6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_out_p7> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_out_p8> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <snwe>.
    Found 8-bit register for signal <buffer_data>.
    Found 13-bit register for signal <buffer_address>.
    Found 1-bit register for signal <w_st>.
    Found 1-bit register for signal <we>.
    Found 8-bit register for signal <rd_bus>.
    Found 25-bit register for signal <counter>.
    Found 1-bit register for signal <sncs>.
    Found 25-bit adder for signal <counter[24]_GND_1_o_add_19_OUT> created at line 127.
    Found 1-bit tristate buffer for signal <data_bus<7>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<6>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<5>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<4>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<3>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<2>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<1>> created at line 65
    Found 1-bit tristate buffer for signal <data_bus<0>> created at line 65
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <system> synthesized.

Synthesizing Unit <chip_select>.
    Related source file is "/home/anderson/Escritorio/fpga_mcu/system/rtl/chip_select/chip_select.v".
    Found 8-bit register for signal <chip_select>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <chip_select> synthesized.

Synthesizing Unit <p_example>.
    Related source file is "/home/anderson/Escritorio/fpga_mcu/system/rtl/p_example/p_example.v".
    Found 8-bit register for signal <data1>.
    Found 8-bit register for signal <data2>.
    Found 8-bit register for signal <data3>.
    Found 8-bit register for signal <data4>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit 4-to-1 multiplexer for signal <_n0157> created at line 49.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <p_example> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Registers                                            : 14
 1-bit register                                        : 4
 13-bit register                                       : 1
 25-bit register                                       : 1
 8-bit register                                        : 8
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <system>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <system> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 81
 Flip-Flops                                            : 81
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Optimizing unit <chip_select> ...

Optimizing unit <p_example> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 6.
FlipFlop counter_24 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 122
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 12
#      LUT3                        : 9
#      LUT4                        : 5
#      LUT5                        : 8
#      LUT6                        : 11
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 107
#      FD                          : 27
#      FD_1                        : 23
#      FDR                         : 17
#      FDRE                        : 40
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 17
#      IOBUF                       : 8
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of   4800     1%  
 Number of Slice LUTs:                   71  out of   2400     2%  
    Number used as Logic:                71  out of   2400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     82
   Number with an unused Flip Flop:       6  out of     82     7%  
   Number with an unused LUT:            11  out of     82    13%  
   Number of fully used LUT-FF pairs:    65  out of     82    79%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  27  out of    102    26%  
    IOB Flip Flops/Latches:              31

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 107   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.476ns (Maximum Frequency: 117.980MHz)
   Minimum input arrival time before clock: 5.283ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: 6.223ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.476ns (frequency: 117.980MHz)
  Total number of paths / destination ports: 971 / 140
-------------------------------------------------------------------------
Delay:               4.238ns (Levels of Logic = 2)
  Source:            buffer_address_5 (FF)
  Destination:       p_example0/data4_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: buffer_address_5 to p_example0/data4_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.525   1.156  buffer_address_5 (buffer_address_5)
     LUT6:I1->O            4   0.254   0.804  p_example0/_n0229_inv11 (p_example0/_n0229_inv11)
     LUT4:I3->O            8   0.254   0.943  p_example0/_n0281_inv1 (p_example0/_n0281_inv)
     FDRE:CE                   0.302          p_example0/data4_0
    ----------------------------------------
    Total                      4.238ns (1.335ns logic, 2.903ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 81 / 81
-------------------------------------------------------------------------
Offset:              5.283ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       rd_bus_7 (FF)
  Destination Clock: clk rising

  Data Path: reset to rd_bus_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.912  reset_IBUF (reset_IBUF)
     LUT4:I2->O            1   0.250   1.137  chip_select[7]_GND_1_o_equal_7_o_inv_0_SW0 (N3)
     LUT6:I0->O            8   0.254   0.943  chip_select[7]_GND_1_o_equal_7_o_inv_0 (chip_select[7]_GND_1_o_equal_7_o_inv_0)
     FDR:R                     0.459          rd_bus_7
    ----------------------------------------
    Total                      5.283ns (2.291ns logic, 2.992ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            rd_bus_7 (FF)
  Destination:       data_bus<7> (PAD)
  Source Clock:      clk rising

  Data Path: rd_bus_7 to data_bus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  rd_bus_7 (rd_bus_7)
     IOBUF:I->IO               2.912          data_bus_7_IOBUF (data_bus<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               6.223ns (Levels of Logic = 3)
  Source:            nrd (PAD)
  Destination:       data_bus<7> (PAD)

  Data Path: nrd to data_bus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  nrd_IBUF (nrd_IBUF)
     LUT2:I0->O            8   0.250   0.943  nrd_ncs_OR_1_o1 (nrd_ncs_OR_1_o)
     IOBUF:T->IO               2.912          data_bus_7_IOBUF (data_bus<7>)
    ----------------------------------------
    Total                      6.223ns (4.490ns logic, 1.733ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.553|    4.238|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 4.64 secs
 
--> 


Total memory usage is 390220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

