// Seed: 377514547
module module_0 (
    output wire id_0,
    output wor  id_1,
    input  wand id_2
);
  wire id_4;
  module_2(
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0
  );
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    output wire id_4,
    output wor id_5,
    input wand id_6
);
  integer id_8;
  module_0(
      id_5, id_5, id_6
  );
  wire id_9 = id_8;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wire id_4,
    input wor id_5,
    output wire id_6,
    input tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    output wand id_15,
    input supply1 id_16,
    input wire id_17,
    output tri id_18,
    input supply1 id_19,
    output wor id_20
);
endmodule
