/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [31:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [26:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[139] ? in_data[110] : in_data[108];
  assign celloutsig_0_4z = celloutsig_0_2z[15] | ~(_00_);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_4z);
  reg [4:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 5'h00;
    else _06_ <= { in_data[24:22], celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[4:3], _00_, _01_[1:0] } = _06_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 5'h00;
    else _02_ <= { in_data[87:86], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[34:20], celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[13:2], celloutsig_0_0z, celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_0z[14:12] === celloutsig_1_1z[2:0];
  assign celloutsig_1_6z = { in_data[171:165], celloutsig_1_5z } === in_data[155:146];
  assign celloutsig_1_10z = { celloutsig_1_1z[4:2], celloutsig_1_5z, celloutsig_1_1z } === celloutsig_1_0z[20:10];
  assign celloutsig_1_19z = { celloutsig_1_14z[14:1], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z } >= { celloutsig_1_0z[27:17], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[95:93], celloutsig_0_4z, celloutsig_0_1z } > { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_0z[26:13], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z } > { in_data[103:96], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[47:45] <= in_data[87:85];
  assign celloutsig_1_3z = celloutsig_1_1z <= celloutsig_1_0z[26:22];
  assign celloutsig_0_1z = { in_data[60:54], celloutsig_0_0z } || { in_data[8:3], celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_2z[15:2], celloutsig_0_2z[0] } = in_data[16] ? { in_data[67:55], celloutsig_0_0z, celloutsig_0_1z } : { in_data[37:25], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[127:96];
  assign celloutsig_1_1z = - celloutsig_1_0z[26:22];
  assign celloutsig_1_5z = - { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_12z = - celloutsig_1_0z[23:21];
  assign celloutsig_1_18z = - { celloutsig_1_14z[14:2], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_14z = { in_data[140:119], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_12z } | { in_data[142:119], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_8z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_11z = | { celloutsig_1_4z, celloutsig_1_1z[3:1] };
  assign celloutsig_0_11z = ~^ celloutsig_0_6z[16:1];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } >> { celloutsig_1_5z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_2z[13:3], _02_, _02_ } - { celloutsig_0_6z[15:11], celloutsig_0_2z[15:2], celloutsig_0_0z, celloutsig_0_2z[0] };
  assign _01_[2] = _00_;
  assign celloutsig_0_2z[1] = celloutsig_0_0z;
  assign { out_data[148:128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
