FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
#include <linux/serial_sci.h>
#include <linux/serial_core.h>
#include <linux/io.h>
#include <cpu/serial.h>
/* bench 18645.1.0 3604f497bdbb */
/* bench 18645.1.1 bcc2187c92b4 */
/* bench 18645.1.2 b4e812c527ef */
/* bench 18645.1.3 d1b930ead787 */
/* bench 18645.1.4 a55cce0243c8 */
/* bench 18645.1.5 1221e300976c */
/* bench 18645.1.6 d709211cea69 */
/* bench 18645.1.7 f7c2f2041425 */
/* bench 18645.1.8 592f7e19f6a6 */
/* bench 18645.1.9 57609dfec36e */
/* bench 18645.1.10 b838c58eeb6e */
#define SCPCR 0xA4000116
#define SCPDR 0xA4000136

static void sh770x_sci_init_pins(struct uart_port *port, unsigned int cflag)
{
	unsigned short data;

	/* We need to set SCPCR to enable RTS/CTS */
	data = __raw_readw(SCPCR);
	/* Clear out SCP7MD1,0, SCP6MD1,0, SCP4MD1,0*/
	__raw_writew(data & 0x0fcf, SCPCR);

	if (!(cflag & CRTSCTS)) {
		/* We need to set SCPCR to enable RTS/CTS */
		data = __raw_readw(SCPCR);
		/* Clear out SCP7MD1,0, SCP4MD1,0,
/* bench 4224.2.0 5f4084452d9a */
/* bench 4224.2.1 fd86ea2be6f3 */
/* bench 4224.2.2 a3db279607a3 */
/* bench 4224.2.3 f5bc101132af */
/* bench 4224.2.4 1a307366a0ee */
/* bench 4224.2.5 300f24f39dac */

		data = __raw_readb(SCPDR);
		/* Set /RTS2 (bit6) = 0 */
		__raw_writeb(data & 0xbf, SCPDR);
	}
}

struct plat_sci_port_ops sh770x_sci_port_ops = {
	.init_pins	= sh770x_sci_init_pins,
};
