`begin_keywords "1800-2017"
`line 1 "FSM_bin.v" 1
module FSM_bin
	(
		input  clk, in, reset,
		output reg out
	);

`line 7 "FSM_bin.v" 0
	parameter[3:0] S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6, S7 = 7, S8 = 8;

`line 9 "FSM_bin.v" 0
/*verilator lint_off CASEINCOMPLETE*/ 
	reg [3:0] state;
	always @ (state) begin
		case(state)
			S0 : out = 1'b0;
			S1 : out = 1'b0;
			S2 : out = 1'b0;
			S3 : out = 1'b0;
			S4 : out = 1'b1;
			S5 : out = 1'b0;
			S6 : out = 1'b0;
			S7 : out = 1'b0;
			S8 : out = 1'b1;
		endcase
	end

`line 25 "FSM_bin.v" 0
	always@ (posedge clk) begin
		if(reset)
			state <= S0;
		else
			case(state)
				S0 : if (in) state <= S5; else state <= S1;
				S1 : if (in) state <= S5; else state <= S2;
				S2 : if (in) state <= S5; else state <= S3;
				S3 : if (in) state <= S5; else state <= S4;
				S4 : if (in) state <= S5; else state <= S4;
				S5 : if (in) state <= S6; else state <= S1;
				S6 : if (in) state <= S7; else state <= S1;
				S7 : if (in) state <= S8; else state <= S1;
				S8 : if (in) state <= S8; else state <= S1;
			endcase
	end
	
/*verilator lint_on CASEINCOMPLETE*/ 

`line 44 "FSM_bin.v" 0
 






`line 51 "FSM_bin.v" 0
 



`line 55 "FSM_bin.v" 0
 
 
 
 
 
 
 
 
 
 
 

`line 67 "FSM_bin.v" 0
 
 
 
 
 
 
 
 
 
 
 

`line 79 "FSM_bin.v" 0
endmodule

`line 81 "FSM_bin.v" 2
