<profile>

<section name = "Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_192_1'" level="0">
<item name = "Date">Tue Feb 25 14:23:53 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.299 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_192_1">9216, 9216, 2, 1, 1, 9216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 212, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="rep_4_fu_249_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln192_fu_243_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_temp_2_phi_fu_227_p4">14, 3, 128, 384</column>
<column name="ap_sig_allocacmp_rep_3">9, 2, 32, 64</column>
<column name="conv3_sild_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_16_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_17_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_18_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_19_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_20_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_21_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_22_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_23_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_24_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_25_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_26_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_27_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_28_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_29_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_30_blk_n">9, 2, 1, 2</column>
<column name="fifo_SA_A_blk_n">9, 2, 1, 2</column>
<column name="mm_a_blk_n">9, 2, 1, 2</column>
<column name="rep_fu_84">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln192_reg_321">1, 0, 1, 0</column>
<column name="rep_fu_84">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_192_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_192_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_192_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_192_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_192_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_192_1, return value</column>
<column name="mm_a_dout">in, 128, ap_fifo, mm_a, pointer</column>
<column name="mm_a_empty_n">in, 1, ap_fifo, mm_a, pointer</column>
<column name="mm_a_read">out, 1, ap_fifo, mm_a, pointer</column>
<column name="conv3_sild_dout">in, 128, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_empty_n">in, 1, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_read">out, 1, ap_fifo, conv3_sild, pointer</column>
<column name="fifo_SA_A_din">out, 32, ap_fifo, fifo_SA_A, pointer</column>
<column name="fifo_SA_A_full_n">in, 1, ap_fifo, fifo_SA_A, pointer</column>
<column name="fifo_SA_A_write">out, 1, ap_fifo, fifo_SA_A, pointer</column>
<column name="fifo_SA_A_16_din">out, 32, ap_fifo, fifo_SA_A_16, pointer</column>
<column name="fifo_SA_A_16_full_n">in, 1, ap_fifo, fifo_SA_A_16, pointer</column>
<column name="fifo_SA_A_16_write">out, 1, ap_fifo, fifo_SA_A_16, pointer</column>
<column name="fifo_SA_A_17_din">out, 32, ap_fifo, fifo_SA_A_17, pointer</column>
<column name="fifo_SA_A_17_full_n">in, 1, ap_fifo, fifo_SA_A_17, pointer</column>
<column name="fifo_SA_A_17_write">out, 1, ap_fifo, fifo_SA_A_17, pointer</column>
<column name="fifo_SA_A_18_din">out, 32, ap_fifo, fifo_SA_A_18, pointer</column>
<column name="fifo_SA_A_18_full_n">in, 1, ap_fifo, fifo_SA_A_18, pointer</column>
<column name="fifo_SA_A_18_write">out, 1, ap_fifo, fifo_SA_A_18, pointer</column>
<column name="fifo_SA_A_19_din">out, 32, ap_fifo, fifo_SA_A_19, pointer</column>
<column name="fifo_SA_A_19_full_n">in, 1, ap_fifo, fifo_SA_A_19, pointer</column>
<column name="fifo_SA_A_19_write">out, 1, ap_fifo, fifo_SA_A_19, pointer</column>
<column name="fifo_SA_A_20_din">out, 32, ap_fifo, fifo_SA_A_20, pointer</column>
<column name="fifo_SA_A_20_full_n">in, 1, ap_fifo, fifo_SA_A_20, pointer</column>
<column name="fifo_SA_A_20_write">out, 1, ap_fifo, fifo_SA_A_20, pointer</column>
<column name="fifo_SA_A_21_din">out, 32, ap_fifo, fifo_SA_A_21, pointer</column>
<column name="fifo_SA_A_21_full_n">in, 1, ap_fifo, fifo_SA_A_21, pointer</column>
<column name="fifo_SA_A_21_write">out, 1, ap_fifo, fifo_SA_A_21, pointer</column>
<column name="fifo_SA_A_22_din">out, 32, ap_fifo, fifo_SA_A_22, pointer</column>
<column name="fifo_SA_A_22_full_n">in, 1, ap_fifo, fifo_SA_A_22, pointer</column>
<column name="fifo_SA_A_22_write">out, 1, ap_fifo, fifo_SA_A_22, pointer</column>
<column name="fifo_SA_A_23_din">out, 32, ap_fifo, fifo_SA_A_23, pointer</column>
<column name="fifo_SA_A_23_full_n">in, 1, ap_fifo, fifo_SA_A_23, pointer</column>
<column name="fifo_SA_A_23_write">out, 1, ap_fifo, fifo_SA_A_23, pointer</column>
<column name="fifo_SA_A_24_din">out, 32, ap_fifo, fifo_SA_A_24, pointer</column>
<column name="fifo_SA_A_24_full_n">in, 1, ap_fifo, fifo_SA_A_24, pointer</column>
<column name="fifo_SA_A_24_write">out, 1, ap_fifo, fifo_SA_A_24, pointer</column>
<column name="fifo_SA_A_25_din">out, 32, ap_fifo, fifo_SA_A_25, pointer</column>
<column name="fifo_SA_A_25_full_n">in, 1, ap_fifo, fifo_SA_A_25, pointer</column>
<column name="fifo_SA_A_25_write">out, 1, ap_fifo, fifo_SA_A_25, pointer</column>
<column name="fifo_SA_A_26_din">out, 32, ap_fifo, fifo_SA_A_26, pointer</column>
<column name="fifo_SA_A_26_full_n">in, 1, ap_fifo, fifo_SA_A_26, pointer</column>
<column name="fifo_SA_A_26_write">out, 1, ap_fifo, fifo_SA_A_26, pointer</column>
<column name="fifo_SA_A_27_din">out, 32, ap_fifo, fifo_SA_A_27, pointer</column>
<column name="fifo_SA_A_27_full_n">in, 1, ap_fifo, fifo_SA_A_27, pointer</column>
<column name="fifo_SA_A_27_write">out, 1, ap_fifo, fifo_SA_A_27, pointer</column>
<column name="fifo_SA_A_28_din">out, 32, ap_fifo, fifo_SA_A_28, pointer</column>
<column name="fifo_SA_A_28_full_n">in, 1, ap_fifo, fifo_SA_A_28, pointer</column>
<column name="fifo_SA_A_28_write">out, 1, ap_fifo, fifo_SA_A_28, pointer</column>
<column name="fifo_SA_A_29_din">out, 32, ap_fifo, fifo_SA_A_29, pointer</column>
<column name="fifo_SA_A_29_full_n">in, 1, ap_fifo, fifo_SA_A_29, pointer</column>
<column name="fifo_SA_A_29_write">out, 1, ap_fifo, fifo_SA_A_29, pointer</column>
<column name="fifo_SA_A_30_din">out, 32, ap_fifo, fifo_SA_A_30, pointer</column>
<column name="fifo_SA_A_30_full_n">in, 1, ap_fifo, fifo_SA_A_30, pointer</column>
<column name="fifo_SA_A_30_write">out, 1, ap_fifo, fifo_SA_A_30, pointer</column>
<column name="num_a_sa_089">in, 32, ap_none, num_a_sa_089, scalar</column>
<column name="mode">in, 1, ap_none, mode, scalar</column>
</table>
</item>
</section>
</profile>
