#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000072edd0 .scope module, "andgate_tb" "andgate_tb" 2 1;
 .timescale 0 0;
v00000000007f9110_0 .var "t_a", 0 0;
v0000000000777100_0 .var "t_b", 0 0;
v00000000007771a0_0 .net "t_y", 0 0, L_0000000000777240;  1 drivers
S_00000000007f8db0 .scope module, "my_gate" "andgate" 2 5, 3 1 0, S_000000000072edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_0000000000777240 .functor AND 1, v00000000007f9110_0, v0000000000777100_0, C4<1>, C4<1>;
v00000000007f8f30_0 .net "a", 0 0, v00000000007f9110_0;  1 drivers
v00000000007f8fd0_0 .net "b", 0 0, v0000000000777100_0;  1 drivers
v00000000007f9070_0 .net "y", 0 0, L_0000000000777240;  alias, 1 drivers
    .scope S_000000000072edd0;
T_0 ;
    %vpi_call 2 9 "$monitor", "%b AND %b:%b", v00000000007f9110_0, v0000000000777100_0, v00000000007771a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007f9110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000777100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007f9110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000777100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007f9110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000777100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007f9110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000777100_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "and_tb.v";
    "and.v";
