
---------- Begin Simulation Statistics ----------
final_tick                                43820218125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692532                       # Number of bytes of host memory used
host_op_rate                                   199816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   546.12                       # Real time elapsed on the host
host_tick_rate                               80238795                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109123917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043820                       # Number of seconds simulated
sim_ticks                                 43820218125                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.086835                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11608550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19003358                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1030536                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22598842                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             396031                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          401554                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5523                       # Number of indirect misses.
system.cpu.branchPred.lookups                28143644                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1628398                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1593                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 415289478                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 72640666                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            869351                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   21269205                       # Number of branches committed
system.cpu.commit.bw_lim_events               2392076                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          180205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        13910414                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              109123917                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     67901738                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.607086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.066589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27083926     39.89%     39.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16968590     24.99%     64.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7389882     10.88%     75.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6374900      9.39%     85.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3163724      4.66%     89.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1990996      2.93%     92.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1259129      1.85%     94.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1278515      1.88%     96.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2392076      3.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     67901738                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1101808                       # Number of function calls committed.
system.cpu.commit.int_insts                  87226991                       # Number of committed integer instructions.
system.cpu.commit.loads                      21632607                       # Number of loads committed
system.cpu.commit.membars                       90058                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71426315     65.45%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          424190      0.39%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        21632607     19.82%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15640805     14.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         109123917                       # Class of committed instruction
system.cpu.commit.refs                       37273412                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     109123917                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.701124                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.701124                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              11075108                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                161269                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             10834370                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              131390533                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4440585                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  51589883                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 870336                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts               5206055                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2116780                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    28143644                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  32929089                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      68057760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   256                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          302                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      130224301                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         13956                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 2063106                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         16                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.401408                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             989043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13632979                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.857366                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           70092692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.037799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.131482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10940204     15.61%     15.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10772899     15.37%     30.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13076869     18.66%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 35302720     50.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             70092692                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           19658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               919812                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        4.148124                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            19.086830                       # Percentage of branches executed
system.cpu.iew.exec_branches                 22174170                       # Number of branches executed
system.cpu.iew.exec_nop                          4860                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.656987                       # Inst execution rate
system.cpu.iew.exec_refs                     40397906                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16194607                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1320852                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              25457731                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              90215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17052324                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           125016839                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              24203299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1459676                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             116175238                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 16295                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 870336                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16301                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1687488                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         7628                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          934                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       297192                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3825116                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1411517                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            934                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       433462                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         486350                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 100377300                       # num instructions consuming a value
system.cpu.iew.wb_count                     115037899                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603602                       # average fanout of values written-back
system.cpu.iew.wb_producers                  60587924                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.640765                       # insts written-back per cycle
system.cpu.iew.wb_sent                      115312250                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                115074762                       # number of integer regfile reads
system.cpu.int_regfile_writes                58265234                       # number of integer regfile writes
system.cpu.ipc                               1.426282                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.426282                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              75964550     64.58%     64.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               424191      0.36%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   48      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24741434     21.03%     85.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16504629     14.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              117634916                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    35446186                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.301324                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18670282     52.67%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10121121     28.55%     81.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6654783     18.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              153081069                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          342292578                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    115037899                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         140900942                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  124831678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 117634916                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              180301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15888034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1483870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             96                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     40732991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      70092692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.678276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.193504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17223648     24.57%     24.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10516603     15.00%     39.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22538632     32.16%     71.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17251615     24.61%     96.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2524766      3.60%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37428      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        70092692                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.677806                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1287021                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           743265                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             25457731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17052324                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                42226346                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 360229                       # number of misc regfile writes
system.cpu.numCycles                         70112350                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3521317                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             124074834                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    604                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8457766                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1405                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                729859                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             555301420                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              127017334                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           146787762                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  49538082                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1536684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 870336                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts               2056675                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               3268063                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22712889                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        128389942                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        4437128                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              90253                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3866367                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          90218                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            99032                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    188542810                       # The number of ROB reads
system.cpu.rob.rob_writes                   248269632                       # The number of ROB writes
system.cpu.timesIdled                             308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    96208                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   97654                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          131                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        119942                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52265                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7266                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39028                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39028                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20976                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       179500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 180353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7647744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7676288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60411                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002268                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.047568                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60274     99.77%     99.77% # Request fanout histogram
system.membus.snoop_fanout::1                     137      0.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               60411                       # Request fanout histogram
system.membus.reqLayer0.occupancy           409482750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2164625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          323266125                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3840256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3866304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3344960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3344960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           60004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               60411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            594429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87636624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88231053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       594429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           594429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76333714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76333714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76333714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           594429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87636624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            164564767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     59388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     59197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000376610000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              187660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       60411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      59400                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    59400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3387                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    818078500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  297990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1935541000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13726.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32476.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   41602                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                59400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.247250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.323109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.410612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25505     57.36%     57.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8378     18.84%     76.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5300     11.92%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1410      3.17%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1705      3.83%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          589      1.32%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          573      1.29%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          514      1.16%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          487      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44461                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.330038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.075174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.996689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           3432     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5      0.15%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.264612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.235641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1271     36.96%     36.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      2.01%     38.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2021     58.77%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               75      2.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3814272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3799872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3866304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3801600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        87.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43819478375                       # Total gap between requests
system.mem_ctrls.avgGap                     365738.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3788608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3799872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 585665.729157070513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 86457990.446162343025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86715040.741253733635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        60004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        59400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10857125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1924683875                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1041982691875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26675.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32075.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17541796.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            136780980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             72700815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           187760580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          137113740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3458579280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15039754380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4161907680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23194597455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.312688                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10677377375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1463020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31679820750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            180691980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             96028680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           237769140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172813320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3458579280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16754411850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2717985600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23618279850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.981339                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6912734125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1463020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35444464000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     32928601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32928601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32928601                       # number of overall hits
system.cpu.icache.overall_hits::total        32928601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          488                       # number of overall misses
system.cpu.icache.overall_misses::total           488                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26939994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26939994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26939994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26939994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32929089                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32929089                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32929089                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32929089                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55204.905738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55204.905738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55204.905738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55204.905738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6656                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               102                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.254902                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           81                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23600619                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23600619                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23600619                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23600619                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57986.778870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57986.778870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57986.778870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57986.778870                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32928601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32928601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           488                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26939994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26939994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32929089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32929089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55204.905738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55204.905738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23600619                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23600619                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57986.778870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57986.778870                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.336246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32929008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               407                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80906.653563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.336246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.717454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.717454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         131716763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        131716763                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36543857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36543857                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36547228                       # number of overall hits
system.cpu.dcache.overall_hits::total        36547228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       136235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         136235                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       136276                       # number of overall misses
system.cpu.dcache.overall_misses::total        136276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8676596499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8676596499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8676596499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8676596499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36680092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36680092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36683504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36683504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003715                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63688.453767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63688.453767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63669.292458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63669.292458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       219464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2407                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.177399                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        59492                       # number of writebacks
system.cpu.dcache.writebacks::total             59492                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76270                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3846145375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3846145375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3848486500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3848486500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64139.837822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64139.837822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64139.303690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64139.303690                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21924220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21924220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2629702875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2629702875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21965046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21965046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64412.454686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64412.454686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1602185125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1602185125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66980.983487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66980.983487                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14619637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14619637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        95409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        95409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6046893624                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6046893624                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006484                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006484                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63378.650064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63378.650064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        59364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2243960250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2243960250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62254.411153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62254.411153                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2341125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2341125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63273.648649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63273.648649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90060                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90060                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       252750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       252750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 63187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       114625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 57312.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57312.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43820218125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.361359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36787349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            613.081611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.361359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         147514504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        147514504                       # Number of data accesses

---------- End Simulation Statistics   ----------
