# ğŸ‘‹ Hi there, I'm Rahul Teradal!
ğŸ¯ SoC Verification Enthusiast | ğŸ’» Digital Design | Verilog | SystemVerilog | UVM
ğŸš€ Building my SoC verification profile with daily GitHub updates
ğŸ§  Intern at Sion Semiconductors | ğŸ“š 100-Day SoC Verification Challenge

## ğŸ“ˆ GitHub Stats
![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=Rahul3056&theme=radical)   
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=Rahul3056&show_icons=true&theme=radical)

## ğŸ§‘â€ğŸ’» About Me
- ğŸ”­ Iâ€™m currently building my GitHub profile with SoC verification projects
- ğŸ“– Iâ€™m improving my skills in Verilog, SystemVerilog, and UVM
- ğŸŒ± Iâ€™m currently learning VLSI design techniques
- ğŸ¯ My goal: Master SoC verification and contribute to open-source

## ğŸ“… 100-Day SoC Verification Challenge Progress
- âœ… Day 1: Basic Logic Gates in Verilog
- âœ… Day 2: Full Adder Design and Simulation
- âœ… Day 3: 4-bit ALU Design
- ğŸš§ Day 4: Ongoing...

- ## ğŸ“« Connect with Me
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/rahulteradal/)
- ğŸŒ [GitHub](https://github.com/Rahul3056)
- âœ‰ï¸ Email: rahulteradal45@gmail.com
