// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [15:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [15:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [15:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [15:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [31:0] pY;
reg   [31:0] sY;
reg   [15:0] kernel_data_V_3_8;
reg   [15:0] kernel_data_V_3_9;
reg   [15:0] kernel_data_V_3_10;
reg   [15:0] kernel_data_V_3_11;
reg   [15:0] kernel_data_V_3_12;
reg   [15:0] kernel_data_V_3_13;
reg   [15:0] kernel_data_V_3_14;
reg   [15:0] kernel_data_V_3_15;
reg   [15:0] kernel_data_V_3_24;
reg   [15:0] kernel_data_V_3_25;
reg   [15:0] kernel_data_V_3_26;
reg   [15:0] kernel_data_V_3_27;
reg   [15:0] kernel_data_V_3_28;
reg   [15:0] kernel_data_V_3_29;
reg   [15:0] kernel_data_V_3_30;
reg   [15:0] kernel_data_V_3_31;
reg    line_buffer_Array_V_3_0_0_ce0;
reg    line_buffer_Array_V_3_0_0_we0;
wire   [15:0] line_buffer_Array_V_3_0_0_q0;
reg    line_buffer_Array_V_3_0_1_ce0;
reg    line_buffer_Array_V_3_0_1_we0;
wire   [15:0] line_buffer_Array_V_3_0_1_q0;
reg    line_buffer_Array_V_3_0_2_ce0;
reg    line_buffer_Array_V_3_0_2_we0;
wire   [15:0] line_buffer_Array_V_3_0_2_q0;
reg    line_buffer_Array_V_3_0_3_ce0;
reg    line_buffer_Array_V_3_0_3_we0;
wire   [15:0] line_buffer_Array_V_3_0_3_q0;
reg    line_buffer_Array_V_3_0_4_ce0;
reg    line_buffer_Array_V_3_0_4_we0;
wire   [15:0] line_buffer_Array_V_3_0_4_q0;
reg    line_buffer_Array_V_3_0_5_ce0;
reg    line_buffer_Array_V_3_0_5_we0;
wire   [15:0] line_buffer_Array_V_3_0_5_q0;
reg    line_buffer_Array_V_3_0_6_ce0;
reg    line_buffer_Array_V_3_0_6_we0;
wire   [15:0] line_buffer_Array_V_3_0_6_q0;
reg    line_buffer_Array_V_3_0_7_ce0;
reg    line_buffer_Array_V_3_0_7_we0;
wire   [15:0] line_buffer_Array_V_3_0_7_q0;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln241_reg_1336;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] and_ln191_2_reg_1473;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [4:0] indvar_flatten_reg_398;
wire   [0:0] icmp_ln241_fu_420_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    io_acc_block_signal_op28;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    io_acc_block_signal_op185;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln241_reg_1336_pp0_iter1_reg;
wire   [4:0] add_ln241_fu_426_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] pool_window_3_V_reg_1345;
reg   [15:0] pool_window_3_V_1_reg_1353;
reg   [15:0] pool_window_3_V_2_reg_1361;
reg   [15:0] pool_window_3_V_3_reg_1369;
reg   [15:0] pool_window_3_V_4_reg_1377;
reg   [15:0] pool_window_3_V_5_reg_1385;
reg   [15:0] pool_window_3_V_6_reg_1393;
reg   [15:0] pool_window_3_V_7_reg_1401;
reg   [15:0] pool_window_1_V_reg_1409;
reg   [15:0] pool_window_1_V_1_reg_1417;
reg   [15:0] pool_window_1_V_2_reg_1425;
reg   [15:0] pool_window_1_V_3_reg_1433;
reg   [15:0] pool_window_1_V_4_reg_1441;
reg   [15:0] pool_window_1_V_5_reg_1449;
reg   [15:0] pool_window_1_V_6_reg_1457;
reg   [15:0] pool_window_1_V_7_reg_1465;
wire   [0:0] and_ln191_2_fu_740_p2;
wire   [15:0] tmp_data_0_V_fu_796_p6;
reg   [15:0] tmp_data_0_V_reg_1477;
wire   [15:0] tmp_data_1_V_fu_858_p6;
reg   [15:0] tmp_data_1_V_reg_1482;
wire   [15:0] tmp_data_2_V_fu_920_p6;
reg   [15:0] tmp_data_2_V_reg_1487;
wire   [15:0] tmp_data_3_V_fu_982_p6;
reg   [15:0] tmp_data_3_V_reg_1492;
wire   [15:0] tmp_data_4_V_fu_1044_p6;
reg   [15:0] tmp_data_4_V_reg_1497;
wire   [15:0] tmp_data_5_V_fu_1106_p6;
reg   [15:0] tmp_data_5_V_reg_1502;
wire   [15:0] tmp_data_6_V_fu_1168_p6;
reg   [15:0] tmp_data_6_V_reg_1507;
wire   [15:0] tmp_data_7_V_fu_1230_p6;
reg   [15:0] tmp_data_7_V_reg_1512;
wire   [0:0] icmp_ln212_fu_1242_p2;
reg   [0:0] icmp_ln212_reg_1517;
wire   [0:0] icmp_ln216_fu_1292_p2;
wire   [31:0] select_ln222_fu_1316_p3;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_i_reg_409;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_i_reg_409;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge_i_i_reg_409;
reg   [31:0] ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409;
wire   [31:0] add_ln225_fu_1248_p2;
wire   [31:0] select_ln227_fu_1266_p3;
wire   [31:0] add_ln220_fu_1298_p2;
reg   [31:0] ap_sig_allocacmp_sY_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln191_fu_692_p2;
wire   [0:0] icmp_ln191_1_fu_702_p2;
wire   [0:0] icmp_ln191_2_fu_712_p2;
wire   [0:0] icmp_ln191_3_fu_722_p2;
wire   [0:0] and_ln191_1_fu_734_p2;
wire   [0:0] and_ln191_fu_728_p2;
wire   [0:0] icmp_ln1496_fu_746_p2;
wire   [0:0] icmp_ln1496_1_fu_758_p2;
wire   [15:0] select_ln65_fu_751_p3;
wire   [15:0] select_ln65_2_fu_771_p3;
wire   [0:0] icmp_ln1496_2_fu_778_p2;
wire   [1:0] select_ln65_1_fu_763_p3;
wire   [1:0] zext_ln65_fu_784_p1;
wire   [1:0] tmp_data_0_V_fu_796_p5;
wire   [0:0] icmp_ln1496_8_fu_808_p2;
wire   [0:0] icmp_ln1496_9_fu_820_p2;
wire   [15:0] select_ln65_4_fu_813_p3;
wire   [15:0] select_ln65_6_fu_833_p3;
wire   [0:0] icmp_ln1496_10_fu_840_p2;
wire   [1:0] select_ln65_5_fu_825_p3;
wire   [1:0] zext_ln65_1_fu_846_p1;
wire   [1:0] tmp_data_1_V_fu_858_p5;
wire   [0:0] icmp_ln1496_11_fu_870_p2;
wire   [0:0] icmp_ln1496_12_fu_882_p2;
wire   [15:0] select_ln65_8_fu_875_p3;
wire   [15:0] select_ln65_10_fu_895_p3;
wire   [0:0] icmp_ln1496_13_fu_902_p2;
wire   [1:0] select_ln65_9_fu_887_p3;
wire   [1:0] zext_ln65_2_fu_908_p1;
wire   [1:0] tmp_data_2_V_fu_920_p5;
wire   [0:0] icmp_ln1496_3_fu_932_p2;
wire   [0:0] icmp_ln1496_14_fu_944_p2;
wire   [15:0] select_ln65_12_fu_937_p3;
wire   [15:0] select_ln65_14_fu_957_p3;
wire   [0:0] icmp_ln1496_15_fu_964_p2;
wire   [1:0] select_ln65_13_fu_949_p3;
wire   [1:0] zext_ln65_3_fu_970_p1;
wire   [1:0] tmp_data_3_V_fu_982_p5;
wire   [0:0] icmp_ln1496_4_fu_994_p2;
wire   [0:0] icmp_ln1496_16_fu_1006_p2;
wire   [15:0] select_ln65_16_fu_999_p3;
wire   [15:0] select_ln65_18_fu_1019_p3;
wire   [0:0] icmp_ln1496_17_fu_1026_p2;
wire   [1:0] select_ln65_17_fu_1011_p3;
wire   [1:0] zext_ln65_4_fu_1032_p1;
wire   [1:0] tmp_data_4_V_fu_1044_p5;
wire   [0:0] icmp_ln1496_5_fu_1056_p2;
wire   [0:0] icmp_ln1496_18_fu_1068_p2;
wire   [15:0] select_ln65_20_fu_1061_p3;
wire   [15:0] select_ln65_22_fu_1081_p3;
wire   [0:0] icmp_ln1496_19_fu_1088_p2;
wire   [1:0] select_ln65_21_fu_1073_p3;
wire   [1:0] zext_ln65_5_fu_1094_p1;
wire   [1:0] tmp_data_5_V_fu_1106_p5;
wire   [0:0] icmp_ln1496_6_fu_1118_p2;
wire   [0:0] icmp_ln1496_20_fu_1130_p2;
wire   [15:0] select_ln65_24_fu_1123_p3;
wire   [15:0] select_ln65_26_fu_1143_p3;
wire   [0:0] icmp_ln1496_21_fu_1150_p2;
wire   [1:0] select_ln65_25_fu_1135_p3;
wire   [1:0] zext_ln65_6_fu_1156_p1;
wire   [1:0] tmp_data_6_V_fu_1168_p5;
wire   [0:0] icmp_ln1496_7_fu_1180_p2;
wire   [0:0] icmp_ln1496_22_fu_1192_p2;
wire   [15:0] select_ln65_28_fu_1185_p3;
wire   [15:0] select_ln65_30_fu_1205_p3;
wire   [0:0] icmp_ln1496_23_fu_1212_p2;
wire   [1:0] select_ln65_29_fu_1197_p3;
wire   [1:0] zext_ln65_7_fu_1218_p1;
wire   [1:0] tmp_data_7_V_fu_1230_p5;
wire   [31:0] add_ln227_fu_1260_p2;
wire   [31:0] add_ln222_fu_1310_p2;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_326;
reg    ap_condition_359;
reg    ap_condition_964;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 pY = 32'd0;
#0 sY = 32'd0;
#0 kernel_data_V_3_8 = 16'd0;
#0 kernel_data_V_3_9 = 16'd0;
#0 kernel_data_V_3_10 = 16'd0;
#0 kernel_data_V_3_11 = 16'd0;
#0 kernel_data_V_3_12 = 16'd0;
#0 kernel_data_V_3_13 = 16'd0;
#0 kernel_data_V_3_14 = 16'd0;
#0 kernel_data_V_3_15 = 16'd0;
#0 kernel_data_V_3_24 = 16'd0;
#0 kernel_data_V_3_25 = 16'd0;
#0 kernel_data_V_3_26 = 16'd0;
#0 kernel_data_V_3_27 = 16'd0;
#0 kernel_data_V_3_28 = 16'd0;
#0 kernel_data_V_3_29 = 16'd0;
#0 kernel_data_V_3_30 = 16'd0;
#0 kernel_data_V_3_31 = 16'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_0_ce0),
    .we0(line_buffer_Array_V_3_0_0_we0),
    .d0(data_V_data_0_V_dout),
    .q0(line_buffer_Array_V_3_0_0_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_1_ce0),
    .we0(line_buffer_Array_V_3_0_1_we0),
    .d0(data_V_data_1_V_dout),
    .q0(line_buffer_Array_V_3_0_1_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_2_ce0),
    .we0(line_buffer_Array_V_3_0_2_we0),
    .d0(data_V_data_2_V_dout),
    .q0(line_buffer_Array_V_3_0_2_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_3_ce0),
    .we0(line_buffer_Array_V_3_0_3_we0),
    .d0(data_V_data_3_V_dout),
    .q0(line_buffer_Array_V_3_0_3_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_4_ce0),
    .we0(line_buffer_Array_V_3_0_4_we0),
    .d0(data_V_data_4_V_dout),
    .q0(line_buffer_Array_V_3_0_4_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_5_ce0),
    .we0(line_buffer_Array_V_3_0_5_we0),
    .d0(data_V_data_5_V_dout),
    .q0(line_buffer_Array_V_3_0_5_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_6_ce0),
    .we0(line_buffer_Array_V_3_0_6_we0),
    .d0(data_V_data_6_V_dout),
    .q0(line_buffer_Array_V_3_0_6_q0)
);

pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
line_buffer_Array_V_3_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(line_buffer_Array_V_3_0_7_ce0),
    .we0(line_buffer_Array_V_3_0_7_we0),
    .d0(data_V_data_7_V_dout),
    .q0(line_buffer_Array_V_3_0_7_q0)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U102(
    .din0(kernel_data_V_3_8),
    .din1(pool_window_1_V_reg_1409),
    .din2(kernel_data_V_3_24),
    .din3(pool_window_3_V_reg_1345),
    .din4(tmp_data_0_V_fu_796_p5),
    .dout(tmp_data_0_V_fu_796_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U103(
    .din0(kernel_data_V_3_9),
    .din1(pool_window_1_V_1_reg_1417),
    .din2(kernel_data_V_3_25),
    .din3(pool_window_3_V_1_reg_1353),
    .din4(tmp_data_1_V_fu_858_p5),
    .dout(tmp_data_1_V_fu_858_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U104(
    .din0(kernel_data_V_3_10),
    .din1(pool_window_1_V_2_reg_1425),
    .din2(kernel_data_V_3_26),
    .din3(pool_window_3_V_2_reg_1361),
    .din4(tmp_data_2_V_fu_920_p5),
    .dout(tmp_data_2_V_fu_920_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U105(
    .din0(kernel_data_V_3_11),
    .din1(pool_window_1_V_3_reg_1433),
    .din2(kernel_data_V_3_27),
    .din3(pool_window_3_V_3_reg_1369),
    .din4(tmp_data_3_V_fu_982_p5),
    .dout(tmp_data_3_V_fu_982_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U106(
    .din0(kernel_data_V_3_12),
    .din1(pool_window_1_V_4_reg_1441),
    .din2(kernel_data_V_3_28),
    .din3(pool_window_3_V_4_reg_1377),
    .din4(tmp_data_4_V_fu_1044_p5),
    .dout(tmp_data_4_V_fu_1044_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U107(
    .din0(kernel_data_V_3_13),
    .din1(pool_window_1_V_5_reg_1449),
    .din2(kernel_data_V_3_29),
    .din3(pool_window_3_V_5_reg_1385),
    .din4(tmp_data_5_V_fu_1106_p5),
    .dout(tmp_data_5_V_fu_1106_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U108(
    .din0(kernel_data_V_3_14),
    .din1(pool_window_1_V_6_reg_1457),
    .din2(kernel_data_V_3_30),
    .din3(pool_window_3_V_6_reg_1393),
    .din4(tmp_data_6_V_fu_1168_p5),
    .dout(tmp_data_6_V_fu_1168_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U109(
    .din0(kernel_data_V_3_15),
    .din1(pool_window_1_V_7_reg_1465),
    .din2(kernel_data_V_3_31),
    .din3(pool_window_3_V_7_reg_1401),
    .din4(tmp_data_7_V_fu_1230_p5),
    .dout(tmp_data_7_V_fu_1230_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_359)) begin
            ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409 <= 32'd0;
        end else if ((1'b1 == ap_condition_326)) begin
            ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409 <= select_ln222_fu_1316_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409 <= ap_phi_reg_pp0_iter2_storemerge_i_i_reg_409;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_fu_420_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_398 <= add_ln241_fu_426_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_398 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln212_fu_1242_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln212_fu_1242_p2 == 1'd0)) begin
            pX <= add_ln225_fu_1248_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_964)) begin
        if ((icmp_ln216_fu_1292_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln216_fu_1292_p2 == 1'd0)) begin
            pY <= add_ln220_fu_1298_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln212_fu_1242_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln212_fu_1242_p2 == 1'd0)) begin
            sX <= select_ln227_fu_1266_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336_pp0_iter1_reg == 1'd0))) begin
        and_ln191_2_reg_1473 <= and_ln191_2_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge_i_i_reg_409 <= ap_phi_reg_pp0_iter0_storemerge_i_i_reg_409;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_storemerge_i_i_reg_409 <= ap_phi_reg_pp0_iter1_storemerge_i_i_reg_409;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln212_reg_1517 <= icmp_ln212_fu_1242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln241_reg_1336 <= icmp_ln241_fu_420_p2;
        icmp_ln241_reg_1336_pp0_iter1_reg <= icmp_ln241_reg_1336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        kernel_data_V_3_10 <= pool_window_1_V_2_reg_1425;
        kernel_data_V_3_11 <= pool_window_1_V_3_reg_1433;
        kernel_data_V_3_12 <= pool_window_1_V_4_reg_1441;
        kernel_data_V_3_13 <= pool_window_1_V_5_reg_1449;
        kernel_data_V_3_14 <= pool_window_1_V_6_reg_1457;
        kernel_data_V_3_15 <= pool_window_1_V_7_reg_1465;
        kernel_data_V_3_24 <= pool_window_3_V_reg_1345;
        kernel_data_V_3_25 <= pool_window_3_V_1_reg_1353;
        kernel_data_V_3_26 <= pool_window_3_V_2_reg_1361;
        kernel_data_V_3_27 <= pool_window_3_V_3_reg_1369;
        kernel_data_V_3_28 <= pool_window_3_V_4_reg_1377;
        kernel_data_V_3_29 <= pool_window_3_V_5_reg_1385;
        kernel_data_V_3_30 <= pool_window_3_V_6_reg_1393;
        kernel_data_V_3_31 <= pool_window_3_V_7_reg_1401;
        kernel_data_V_3_8 <= pool_window_1_V_reg_1409;
        kernel_data_V_3_9 <= pool_window_1_V_1_reg_1417;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_window_1_V_1_reg_1417 <= line_buffer_Array_V_3_0_1_q0;
        pool_window_1_V_2_reg_1425 <= line_buffer_Array_V_3_0_2_q0;
        pool_window_1_V_3_reg_1433 <= line_buffer_Array_V_3_0_3_q0;
        pool_window_1_V_4_reg_1441 <= line_buffer_Array_V_3_0_4_q0;
        pool_window_1_V_5_reg_1449 <= line_buffer_Array_V_3_0_5_q0;
        pool_window_1_V_6_reg_1457 <= line_buffer_Array_V_3_0_6_q0;
        pool_window_1_V_7_reg_1465 <= line_buffer_Array_V_3_0_7_q0;
        pool_window_1_V_reg_1409 <= line_buffer_Array_V_3_0_0_q0;
        pool_window_3_V_1_reg_1353 <= data_V_data_1_V_dout;
        pool_window_3_V_2_reg_1361 <= data_V_data_2_V_dout;
        pool_window_3_V_3_reg_1369 <= data_V_data_3_V_dout;
        pool_window_3_V_4_reg_1377 <= data_V_data_4_V_dout;
        pool_window_3_V_5_reg_1385 <= data_V_data_5_V_dout;
        pool_window_3_V_6_reg_1393 <= data_V_data_6_V_dout;
        pool_window_3_V_7_reg_1401 <= data_V_data_7_V_dout;
        pool_window_3_V_reg_1345 <= data_V_data_0_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_reg_1517 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sY <= ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_fu_740_p2))) begin
        tmp_data_0_V_reg_1477 <= tmp_data_0_V_fu_796_p6;
        tmp_data_1_V_reg_1482 <= tmp_data_1_V_fu_858_p6;
        tmp_data_2_V_reg_1487 <= tmp_data_2_V_fu_920_p6;
        tmp_data_3_V_reg_1492 <= tmp_data_3_V_fu_982_p6;
        tmp_data_4_V_reg_1497 <= tmp_data_4_V_fu_1044_p6;
        tmp_data_5_V_reg_1502 <= tmp_data_5_V_fu_1106_p6;
        tmp_data_6_V_reg_1507 <= tmp_data_6_V_fu_1168_p6;
        tmp_data_7_V_reg_1512 <= tmp_data_7_V_fu_1230_p6;
    end
end

always @ (*) begin
    if ((icmp_ln241_fu_420_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln212_reg_1517 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_sY_load = ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409;
    end else begin
        ap_sig_allocacmp_sY_load = sY;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_4_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_4_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_5_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_5_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_6_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_6_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_7_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_Array_V_3_0_7_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_3_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln241_fu_420_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln241_fu_420_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln220_fu_1298_p2 = (pY + 32'd1);

assign add_ln222_fu_1310_p2 = (ap_sig_allocacmp_sY_load + 32'd1);

assign add_ln225_fu_1248_p2 = (pX + 32'd1);

assign add_ln227_fu_1260_p2 = (sX + 32'd1);

assign add_ln241_fu_426_p2 = (indvar_flatten_reg_398 + 5'd1);

assign and_ln191_1_fu_734_p2 = (icmp_ln191_3_fu_722_p2 & icmp_ln191_2_fu_712_p2);

assign and_ln191_2_fu_740_p2 = (and_ln191_fu_728_p2 & and_ln191_1_fu_734_p2);

assign and_ln191_fu_728_p2 = (icmp_ln191_fu_692_p2 & icmp_ln191_1_fu_702_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((io_acc_block_signal_op185 == 1'b0) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((io_acc_block_signal_op28 == 1'b0) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((io_acc_block_signal_op185 == 1'b0) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((io_acc_block_signal_op28 == 1'b0) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((io_acc_block_signal_op185 == 1'b0) & (1'd1 == and_ln191_2_reg_1473) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((io_acc_block_signal_op28 == 1'b0) & (icmp_ln241_reg_1336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((io_acc_block_signal_op28 == 1'b0) & (icmp_ln241_reg_1336 == 1'd0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((io_acc_block_signal_op185 == 1'b0) & (1'd1 == and_ln191_2_reg_1473));
end

always @ (*) begin
    ap_condition_326 = ((icmp_ln212_fu_1242_p2 == 1'd1) & (icmp_ln216_fu_1292_p2 == 1'd0) & (icmp_ln241_reg_1336_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_359 = ((icmp_ln216_fu_1292_p2 == 1'd1) & (icmp_ln212_fu_1242_p2 == 1'd1) & (icmp_ln241_reg_1336_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_964 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_1242_p2 == 1'd1) & (icmp_ln241_reg_1336_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_i_i_reg_409 = 'bx;

assign ap_ready = internal_ap_ready;

assign icmp_ln1496_10_fu_840_p2 = (($signed(select_ln65_4_fu_813_p3) < $signed(select_ln65_6_fu_833_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_11_fu_870_p2 = (($signed(kernel_data_V_3_10) < $signed(pool_window_1_V_2_reg_1425)) ? 1'b1 : 1'b0);

assign icmp_ln1496_12_fu_882_p2 = (($signed(kernel_data_V_3_26) < $signed(pool_window_3_V_2_reg_1361)) ? 1'b1 : 1'b0);

assign icmp_ln1496_13_fu_902_p2 = (($signed(select_ln65_8_fu_875_p3) < $signed(select_ln65_10_fu_895_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_14_fu_944_p2 = (($signed(kernel_data_V_3_27) < $signed(pool_window_3_V_3_reg_1369)) ? 1'b1 : 1'b0);

assign icmp_ln1496_15_fu_964_p2 = (($signed(select_ln65_12_fu_937_p3) < $signed(select_ln65_14_fu_957_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_16_fu_1006_p2 = (($signed(kernel_data_V_3_28) < $signed(pool_window_3_V_4_reg_1377)) ? 1'b1 : 1'b0);

assign icmp_ln1496_17_fu_1026_p2 = (($signed(select_ln65_16_fu_999_p3) < $signed(select_ln65_18_fu_1019_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_18_fu_1068_p2 = (($signed(kernel_data_V_3_29) < $signed(pool_window_3_V_5_reg_1385)) ? 1'b1 : 1'b0);

assign icmp_ln1496_19_fu_1088_p2 = (($signed(select_ln65_20_fu_1061_p3) < $signed(select_ln65_22_fu_1081_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_1_fu_758_p2 = (($signed(kernel_data_V_3_24) < $signed(pool_window_3_V_reg_1345)) ? 1'b1 : 1'b0);

assign icmp_ln1496_20_fu_1130_p2 = (($signed(kernel_data_V_3_30) < $signed(pool_window_3_V_6_reg_1393)) ? 1'b1 : 1'b0);

assign icmp_ln1496_21_fu_1150_p2 = (($signed(select_ln65_24_fu_1123_p3) < $signed(select_ln65_26_fu_1143_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_22_fu_1192_p2 = (($signed(kernel_data_V_3_31) < $signed(pool_window_3_V_7_reg_1401)) ? 1'b1 : 1'b0);

assign icmp_ln1496_23_fu_1212_p2 = (($signed(select_ln65_28_fu_1185_p3) < $signed(select_ln65_30_fu_1205_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_2_fu_778_p2 = (($signed(select_ln65_fu_751_p3) < $signed(select_ln65_2_fu_771_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_3_fu_932_p2 = (($signed(kernel_data_V_3_11) < $signed(pool_window_1_V_3_reg_1433)) ? 1'b1 : 1'b0);

assign icmp_ln1496_4_fu_994_p2 = (($signed(kernel_data_V_3_12) < $signed(pool_window_1_V_4_reg_1441)) ? 1'b1 : 1'b0);

assign icmp_ln1496_5_fu_1056_p2 = (($signed(kernel_data_V_3_13) < $signed(pool_window_1_V_5_reg_1449)) ? 1'b1 : 1'b0);

assign icmp_ln1496_6_fu_1118_p2 = (($signed(kernel_data_V_3_14) < $signed(pool_window_1_V_6_reg_1457)) ? 1'b1 : 1'b0);

assign icmp_ln1496_7_fu_1180_p2 = (($signed(kernel_data_V_3_15) < $signed(pool_window_1_V_7_reg_1465)) ? 1'b1 : 1'b0);

assign icmp_ln1496_8_fu_808_p2 = (($signed(kernel_data_V_3_9) < $signed(pool_window_1_V_1_reg_1417)) ? 1'b1 : 1'b0);

assign icmp_ln1496_9_fu_820_p2 = (($signed(kernel_data_V_3_25) < $signed(pool_window_3_V_1_reg_1353)) ? 1'b1 : 1'b0);

assign icmp_ln1496_fu_746_p2 = (($signed(kernel_data_V_3_8) < $signed(pool_window_1_V_reg_1409)) ? 1'b1 : 1'b0);

assign icmp_ln191_1_fu_702_p2 = ((ap_sig_allocacmp_sY_load == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_2_fu_712_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_3_fu_722_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_692_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_1242_p2 = ((pX == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_1292_p2 = ((pY == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_420_p2 = ((indvar_flatten_reg_398 == 5'd16) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op185 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op28 = (data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign res_V_data_0_V_din = tmp_data_0_V_reg_1477;

assign res_V_data_1_V_din = tmp_data_1_V_reg_1482;

assign res_V_data_2_V_din = tmp_data_2_V_reg_1487;

assign res_V_data_3_V_din = tmp_data_3_V_reg_1492;

assign res_V_data_4_V_din = tmp_data_4_V_reg_1497;

assign res_V_data_5_V_din = tmp_data_5_V_reg_1502;

assign res_V_data_6_V_din = tmp_data_6_V_reg_1507;

assign res_V_data_7_V_din = tmp_data_7_V_reg_1512;

assign select_ln222_fu_1316_p3 = ((icmp_ln191_1_fu_702_p2[0:0] === 1'b1) ? 32'd0 : add_ln222_fu_1310_p2);

assign select_ln227_fu_1266_p3 = ((icmp_ln191_fu_692_p2[0:0] === 1'b1) ? 32'd0 : add_ln227_fu_1260_p2);

assign select_ln65_10_fu_895_p3 = ((icmp_ln1496_12_fu_882_p2[0:0] === 1'b1) ? pool_window_3_V_2_reg_1361 : kernel_data_V_3_26);

assign select_ln65_12_fu_937_p3 = ((icmp_ln1496_3_fu_932_p2[0:0] === 1'b1) ? pool_window_1_V_3_reg_1433 : kernel_data_V_3_11);

assign select_ln65_13_fu_949_p3 = ((icmp_ln1496_14_fu_944_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_14_fu_957_p3 = ((icmp_ln1496_14_fu_944_p2[0:0] === 1'b1) ? pool_window_3_V_3_reg_1369 : kernel_data_V_3_27);

assign select_ln65_16_fu_999_p3 = ((icmp_ln1496_4_fu_994_p2[0:0] === 1'b1) ? pool_window_1_V_4_reg_1441 : kernel_data_V_3_12);

assign select_ln65_17_fu_1011_p3 = ((icmp_ln1496_16_fu_1006_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_18_fu_1019_p3 = ((icmp_ln1496_16_fu_1006_p2[0:0] === 1'b1) ? pool_window_3_V_4_reg_1377 : kernel_data_V_3_28);

assign select_ln65_1_fu_763_p3 = ((icmp_ln1496_1_fu_758_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_20_fu_1061_p3 = ((icmp_ln1496_5_fu_1056_p2[0:0] === 1'b1) ? pool_window_1_V_5_reg_1449 : kernel_data_V_3_13);

assign select_ln65_21_fu_1073_p3 = ((icmp_ln1496_18_fu_1068_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_22_fu_1081_p3 = ((icmp_ln1496_18_fu_1068_p2[0:0] === 1'b1) ? pool_window_3_V_5_reg_1385 : kernel_data_V_3_29);

assign select_ln65_24_fu_1123_p3 = ((icmp_ln1496_6_fu_1118_p2[0:0] === 1'b1) ? pool_window_1_V_6_reg_1457 : kernel_data_V_3_14);

assign select_ln65_25_fu_1135_p3 = ((icmp_ln1496_20_fu_1130_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_26_fu_1143_p3 = ((icmp_ln1496_20_fu_1130_p2[0:0] === 1'b1) ? pool_window_3_V_6_reg_1393 : kernel_data_V_3_30);

assign select_ln65_28_fu_1185_p3 = ((icmp_ln1496_7_fu_1180_p2[0:0] === 1'b1) ? pool_window_1_V_7_reg_1465 : kernel_data_V_3_15);

assign select_ln65_29_fu_1197_p3 = ((icmp_ln1496_22_fu_1192_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_2_fu_771_p3 = ((icmp_ln1496_1_fu_758_p2[0:0] === 1'b1) ? pool_window_3_V_reg_1345 : kernel_data_V_3_24);

assign select_ln65_30_fu_1205_p3 = ((icmp_ln1496_22_fu_1192_p2[0:0] === 1'b1) ? pool_window_3_V_7_reg_1401 : kernel_data_V_3_31);

assign select_ln65_4_fu_813_p3 = ((icmp_ln1496_8_fu_808_p2[0:0] === 1'b1) ? pool_window_1_V_1_reg_1417 : kernel_data_V_3_9);

assign select_ln65_5_fu_825_p3 = ((icmp_ln1496_9_fu_820_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_6_fu_833_p3 = ((icmp_ln1496_9_fu_820_p2[0:0] === 1'b1) ? pool_window_3_V_1_reg_1353 : kernel_data_V_3_25);

assign select_ln65_8_fu_875_p3 = ((icmp_ln1496_11_fu_870_p2[0:0] === 1'b1) ? pool_window_1_V_2_reg_1425 : kernel_data_V_3_10);

assign select_ln65_9_fu_887_p3 = ((icmp_ln1496_12_fu_882_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln65_fu_751_p3 = ((icmp_ln1496_fu_746_p2[0:0] === 1'b1) ? pool_window_1_V_reg_1409 : kernel_data_V_3_8);

assign start_out = real_start;

assign tmp_data_0_V_fu_796_p5 = ((icmp_ln1496_2_fu_778_p2[0:0] === 1'b1) ? select_ln65_1_fu_763_p3 : zext_ln65_fu_784_p1);

assign tmp_data_1_V_fu_858_p5 = ((icmp_ln1496_10_fu_840_p2[0:0] === 1'b1) ? select_ln65_5_fu_825_p3 : zext_ln65_1_fu_846_p1);

assign tmp_data_2_V_fu_920_p5 = ((icmp_ln1496_13_fu_902_p2[0:0] === 1'b1) ? select_ln65_9_fu_887_p3 : zext_ln65_2_fu_908_p1);

assign tmp_data_3_V_fu_982_p5 = ((icmp_ln1496_15_fu_964_p2[0:0] === 1'b1) ? select_ln65_13_fu_949_p3 : zext_ln65_3_fu_970_p1);

assign tmp_data_4_V_fu_1044_p5 = ((icmp_ln1496_17_fu_1026_p2[0:0] === 1'b1) ? select_ln65_17_fu_1011_p3 : zext_ln65_4_fu_1032_p1);

assign tmp_data_5_V_fu_1106_p5 = ((icmp_ln1496_19_fu_1088_p2[0:0] === 1'b1) ? select_ln65_21_fu_1073_p3 : zext_ln65_5_fu_1094_p1);

assign tmp_data_6_V_fu_1168_p5 = ((icmp_ln1496_21_fu_1150_p2[0:0] === 1'b1) ? select_ln65_25_fu_1135_p3 : zext_ln65_6_fu_1156_p1);

assign tmp_data_7_V_fu_1230_p5 = ((icmp_ln1496_23_fu_1212_p2[0:0] === 1'b1) ? select_ln65_29_fu_1197_p3 : zext_ln65_7_fu_1218_p1);

assign zext_ln65_1_fu_846_p1 = icmp_ln1496_8_fu_808_p2;

assign zext_ln65_2_fu_908_p1 = icmp_ln1496_11_fu_870_p2;

assign zext_ln65_3_fu_970_p1 = icmp_ln1496_3_fu_932_p2;

assign zext_ln65_4_fu_1032_p1 = icmp_ln1496_4_fu_994_p2;

assign zext_ln65_5_fu_1094_p1 = icmp_ln1496_5_fu_1056_p2;

assign zext_ln65_6_fu_1156_p1 = icmp_ln1496_6_fu_1118_p2;

assign zext_ln65_7_fu_1218_p1 = icmp_ln1496_7_fu_1180_p2;

assign zext_ln65_fu_784_p1 = icmp_ln1496_fu_746_p2;

endmodule //pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
