start_gui
cd C:/xilinx
source ./targeted_functions/multiplier/ide.tcl
# set name "multiplier"
# puts [exec vivado_hls -f ./targeted_functions/$name/hls.tcl]
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'E:/Xilinx_install_dir/15.4/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'student' on host 'psl-realsense' (Windows NT_amd64 version 6.2) on Fri Jan 22 12:31:45 +0200 2016
            in directory 'C:/xilinx'
@I [HLS-10] Opening and resetting project 'C:/xilinx/hls'.
@I [HLS-10] Adding design file './targeted_functions/multiplier/targeted_function.c' to the project
@I [HLS-10] Creating and opening solution 'C:/xilinx/hls/multiplier'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file './targeted_functions/multiplier/targeted_function.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 2.317 seconds; current memory usage: 70.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'targeted_function' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.046 seconds; current memory usage: 70.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.016 seconds; current memory usage: 70.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'targeted_function/input_000' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/input_001' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_000' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'targeted_function' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'targeted_function_mul_32s_32s_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'targeted_function'.
@I [HLS-111] Elapsed time: 0.031 seconds; current memory usage: 70.5 MB.
@I [RTMG-282] Generating pipelined core: 'targeted_function_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'targeted_function'.
@I [WVHDL-304] Generating RTL VHDL for 'targeted_function'.
@I [WVLOG-307] Generating RTL Verilog for 'targeted_function'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 22 12:31:52 2016...
@I [HLS-112] Total elapsed time: 13.238 seconds; peak memory usage: 72.7 MB.
# set verilogs [glob -dir ./targeted_functions/$name/verilogs *.v]
# read_verilog $verilogs
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
# synth_design -mode out_of_context -flatten_hierarchy rebuilt -top targeted_function -part xc7z020clg400-1
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top targeted_function -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'targeted_function' [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 6'b000001 
	Parameter ap_ST_st2_fsm_1 bound to: 6'b000010 
	Parameter ap_ST_st3_fsm_2 bound to: 6'b000100 
	Parameter ap_ST_st4_fsm_3 bound to: 6'b001000 
	Parameter ap_ST_st5_fsm_4 bound to: 6'b010000 
	Parameter ap_ST_st6_fsm_5 bound to: 6'b100000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter C_S_AXI_RM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_RM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_true bound to: 1'b1 
	Parameter C_S_AXI_RM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function.v:79]
INFO: [Synth 8-638] synthesizing module 'targeted_function_rm_s_axi' [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_rm_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_AP_RETURN_0 bound to: 6'b010000 
	Parameter ADDR_INPUT_000_DATA_0 bound to: 6'b011000 
	Parameter ADDR_INPUT_000_CTRL bound to: 6'b011100 
	Parameter ADDR_INPUT_001_DATA_0 bound to: 6'b100000 
	Parameter ADDR_INPUT_001_CTRL bound to: 6'b100100 
	Parameter ADDR_OUTPUT_000_DATA_0 bound to: 6'b101000 
	Parameter ADDR_OUTPUT_000_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_rm_s_axi.v:217]
INFO: [Synth 8-256] done synthesizing module 'targeted_function_rm_s_axi' (1#1) [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_rm_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'targeted_function_mul_32s_32s_32_6' [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_mul_32s_32s_32_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'targeted_function_mul_32s_32s_32_6_MulnS_0' [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'targeted_function_mul_32s_32s_32_6_MulnS_0' (2#1) [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'targeted_function_mul_32s_32s_32_6' (3#1) [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function_mul_32s_32s_32_6.v:41]
INFO: [Synth 8-256] done synthesizing module 'targeted_function' (4#1) [C:/xilinx/targeted_functions/multiplier/verilogs/targeted_function.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 826.199 ; gain = 655.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 826.199 ; gain = 655.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 826.199 ; gain = 655.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 844.008 ; gain = 673.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module targeted_function 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module targeted_function_rm_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module targeted_function_mul_32s_32s_32_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 942.871 ; gain = 772.035
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register B is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B2)')'.
DSP Report: register B is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register A is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: operator targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: operator targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_AWADDR[11]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_AWADDR[10]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_AWADDR[9]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_AWADDR[8]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_AWADDR[7]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_AWADDR[6]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_ARADDR[11]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_ARADDR[10]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_ARADDR[9]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_ARADDR[8]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_ARADDR[7]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_ARADDR[6]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 944.117 ; gain = 773.281
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 944.117 ; gain = 773.281

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------------+-------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping             | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|targeted_function | (A''*B'')'              | No           | 18     | 18     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 0    | 
|targeted_function | ((PCIN>>17)+(A''*B2)')' | No           | 18     | 15     | 48     | 25     | 48     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
|targeted_function | (PCIN+(A''*B'')')'      | No           | 18     | 15     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
+------------------+-------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[0] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[1] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[1] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[2] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[2] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[3] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[3] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[4] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[4] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[5] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[5] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[6] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[6] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[7] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[7] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[8] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[8] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[9] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[9] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[10] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[10] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[11] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[11] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[12] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[12] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[13] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[13] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[14] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[14] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[15] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[15] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[16] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[16] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[17] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[17] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[18] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[18] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[19] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[19] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[20] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[20] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[21] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[21] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[22] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[22] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[23] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[23] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[24] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[24] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[25] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[25] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[26] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[26] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[27] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[27] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[28] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[28] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[29] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[29] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[30] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/int_ap_return_reg[30] ' (FDRE) to '\targeted_function_rm_s_axi_U/int_ap_return_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[27] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[26] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[25] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[24] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[23] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[22] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[21] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[20] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[19] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[18] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[17] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[16] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[15] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[14] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[13] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[12] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[11] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[10] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[9] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[8] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[7] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[6] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[5] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[4] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[3] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[2] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[1] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[0] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[47] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[46] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[45] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[44] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[43] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[42] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[41] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[40] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[39] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[38] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[37] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[36] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[35] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[34] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[33] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[32] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[27] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[26] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[25] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[24] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[23] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[22] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[21] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[20] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[19] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[18] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[17] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[47] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[46] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[45] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[44] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[43] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[42] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[41] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[40] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[39] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[38] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[37] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[36] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[35] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[34] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[33] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[32] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[27] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[26] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[25] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[24] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[23] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[22] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[21] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[20] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[19] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[18] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[17] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/a_reg0_reg[16] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/a_reg0_reg[15] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/a_reg0_reg[14] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/a_reg0_reg[13] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/a_reg0_reg[12] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_mul_32s_32s_32_6_U0/targeted_function_mul_32s_32s_32_6_MulnS_0_U/a_reg0_reg[11] ) is unused and will be removed from module targeted_function.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 964.430 ; gain = 793.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 964.430 ; gain = 793.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |LUT1    |     2|
|3     |LUT2    |     6|
|4     |LUT3    |    72|
|5     |LUT4    |     6|
|6     |LUT5    |    12|
|7     |LUT6    |    42|
|8     |FDRE    |   232|
|9     |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-------------------------------------------+------+
|      |Instance                                         |Module                                     |Cells |
+------+-------------------------------------------------+-------------------------------------------+------+
|1     |top                                              |                                           |   376|
|2     |  targeted_function_mul_32s_32s_32_6_U0          |targeted_function_mul_32s_32s_32_6         |    84|
|3     |    targeted_function_mul_32s_32s_32_6_MulnS_0_U |targeted_function_mul_32s_32s_32_6_MulnS_0 |    84|
|4     |  targeted_function_rm_s_axi_U                   |targeted_function_rm_s_axi                 |   286|
+------+-------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 964.430 ; gain = 228.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 964.430 ; gain = 793.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.836 ; gain = 450.500
# write_checkpoint -force ./targeted_functions/$name/synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1425.723 ; gain = 265.887
# close_design
# close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/xilinx/.Xil/Vivado-60616-psl-realsense/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 12:32:22 2016...
# open_checkpoint ./targeted_functions/template.dcp
Command: open_checkpoint ./targeted_functions/template.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1557.465 ; gain = 128.328
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1581.727 ; gain = 19.145
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1581.727 ; gain = 19.145
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_00_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_00' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5831]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_01_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_01' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5851]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_02_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_02' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5871]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_03_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_03' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5891]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_04_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_04' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5911]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_05_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_05' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5931]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_06_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_06' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5951]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_07_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_07' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5971]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_08_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_08' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5991]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_09_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_09' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6011]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_10_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_10' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6031]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_11_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_11' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6051]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_12_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_12' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6071]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_13_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_13' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6091]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_14_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_14' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6111]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_15_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_15' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6131]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1679.855 ; gain = 250.719
# set idx_list {02 03 06 07 08 11 14 15}
# foreach idx $idx_list {
# 	read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_$idx ./targeted_functions/$name/synth.dcp
# }
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_02 ./targeted_functions/multiplier/synth.dcp
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_03 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_06 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_07 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_08 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_11 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_14 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_15 ./targeted_functions/multiplier/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/multiplier/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
# set del_list {00 01 04 05 09 10 12 13}
# foreach del $del_list {
# 	update_design -buffer_ports -cell top_i/reconfigurable_logic/reconfigurable_module_$del
# }
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1729.754 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b652ad43

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b652ad43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1729.754 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1b652ad43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.754 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 520 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 16 unconnected cells.
Phase 3 Sweep | Checksum: 204a00bcc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1729.754 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1729.754 ; gain = 0.000
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 204a00bcc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1729.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 204a00bcc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1729.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1729.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1729.754 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a8b63235

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.754 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a8b63235

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.664 ; gain = 1.910

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a8b63235

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.664 ; gain = 1.910

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a8b63235

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.664 ; gain = 1.910
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13eb3df0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.664 ; gain = 1.910

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 178d94b90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1731.664 ; gain = 1.910
Phase 1.2.1 Place Init Design | Checksum: 24bb3204a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.664 ; gain = 1.910
Phase 1.2 Build Placer Netlist Model | Checksum: 24bb3204a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.664 ; gain = 1.910

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 24bb3204a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.664 ; gain = 1.910
Phase 1.3 Constrain Clocks/Macros | Checksum: 24bb3204a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.664 ; gain = 1.910

Phase 1.4 Constrain UC2 PartPins
Phase 1.4 Constrain UC2 PartPins | Checksum: 24bb3204a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.664 ; gain = 1.910
Phase 1 Placer Initialization | Checksum: 24bb3204a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.664 ; gain = 1.910

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11d303a6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11d303a6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1858ded15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c399587d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c399587d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 159df2eb0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d8e6c6dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 14327c5be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 14327c5be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 14327c5be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 14327c5be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 3.7 Small Shape Detail Placement | Checksum: 14327c5be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15c6304cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 3 Detail Placement | Checksum: 15c6304cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1c6819b94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1c6819b94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1c6819b94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1429fd893

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1429fd893

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1429fd893

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.174. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 4.1.3 Post Placement Optimization | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 4.1 Post Commit Optimization | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 4.4 Placer Reporting | Checksum: 1c5baa2fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 161d26e46

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 161d26e46

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137
Ending Placer Task | Checksum: 7e43a1e8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1732.891 ; gain = 3.137
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1732.891 ; gain = 3.137
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8a2c2d7 ConstDB: 0 ShapeSum: 75a0df11 RouteDB: 56a59e46

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d4d43d51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1914.469 ; gain = 71.801

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 236813df8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1915.816 ; gain = 73.148

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 236813df8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1924.816 ; gain = 82.148
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15a93af66

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1952.168 ; gain = 109.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.653 | TNS=-284.181| WHS=-0.165 | THS=-164.057|

Phase 2 Router Initialization | Checksum: 15a877c7c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 221439697

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19231acd5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2019.938 ; gain = 177.270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.581 | TNS=-359.492| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 2d156196c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 26b6e841d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.938 ; gain = 177.270
Phase 4.1.2 GlobIterForTiming | Checksum: 24c625c8b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.938 ; gain = 177.270
Phase 4.1 Global Iteration 0 | Checksum: 24c625c8b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 236c72692

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2019.938 ; gain = 177.270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.556 | TNS=-358.904| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 2a7bcdebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 26c56a45c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2019.938 ; gain = 177.270
Phase 4.2.2 GlobIterForTiming | Checksum: 1f60280d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2019.938 ; gain = 177.270
Phase 4.2 Global Iteration 1 | Checksum: 1f60280d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2019.938 ; gain = 177.270
Phase 4 Rip-up And Reroute | Checksum: 1f60280d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b3905f8b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.938 ; gain = 177.270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.556 | TNS=-357.558| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 274ab9b81

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 274ab9b81

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.938 ; gain = 177.270
Phase 5 Delay and Skew Optimization | Checksum: 274ab9b81

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2e5b8013e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2019.938 ; gain = 177.270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.556 | TNS=-338.553| WHS=0.056  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 2b039beb2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.03252 %
  Global Horizontal Routing Utilization  = 0.649425 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 29a71b427

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29a71b427

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2140c3a40

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2019.938 ; gain = 177.270

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.556 | TNS=-338.553| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2140c3a40

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2019.938 ; gain = 177.270
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2019.938 ; gain = 177.270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2019.938 ; gain = 286.086
# write_checkpoint -force ./targeted_functions/$name/impl.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.938 ; gain = 0.000
# close_design
# pr_verify ./targeted_functions/blank/impl.dcp ./targeted_functions/$name/impl.dcp
Command: pr_verify ./targeted_functions/blank/impl.dcp ./targeted_functions/multiplier/impl.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.938 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.938 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp_2/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.832 ; gain = 21.180
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.832 ; gain = 21.180
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./targeted_functions/blank/impl.dcp
  Number of reconfigurable modules compared = 16
  Number of partition pins compared         = 1728
  Number of static tiles compared           = 13770
  Number of static sites compared           = 2537
  Number of static cells compared           = 14742
  Number of static routed nodes compared    = 183956
  Number of static routed pips compared     = 170263

DCP2: ./targeted_functions/multiplier/impl.dcp
  Number of reconfigurable modules compared = 16
  Number of partition pins compared         = 1728
  Number of static tiles compared           = 13770
  Number of static sites compared           = 2537
  Number of static cells compared           = 14742
  Number of static routed nodes compared    = 183956
  Number of static routed pips compared     = 170263
INFO: [Vivado 12-3253] PR_VERIFY: check points ./targeted_functions/blank/impl.dcp and ./targeted_functions/multiplier/impl.dcp are compatible
pr_verify: Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 2260.039 ; gain = 240.102
# open_checkpoint ./targeted_functions/$name/impl.dcp
Command: open_checkpoint ./targeted_functions/multiplier/impl.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2260.039 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-60616-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.039 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2260.039 ; gain = 0.000
# file delete -force ./targeted_functions/$name/bitstreams
# file mkdir ./targeted_functions/$name/bitstreams
# write_bitstream ./targeted_functions/$name/bitstreams/$name.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "reconfigurable_partition_15" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_15"
Partition "reconfigurable_partition_12" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_12"
Partition "reconfigurable_partition_14" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_14"
Partition "reconfigurable_partition_13" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_13"
Partition "reconfigurable_partition_04" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_04"
Partition "reconfigurable_partition_00" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_00"
Partition "reconfigurable_partition_02" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_02"
Partition "reconfigurable_partition_03" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_03"
Partition "reconfigurable_partition_01" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_01"
Partition "reconfigurable_partition_05" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_05"
Partition "reconfigurable_partition_08" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_08"
Partition "reconfigurable_partition_06" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_06"
Partition "reconfigurable_partition_11" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_11"
Partition "reconfigurable_partition_07" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_07"
Partition "reconfigurable_partition_10" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_10"
Partition "reconfigurable_partition_09" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_09"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier.bit...
Process Partition "reconfigurable_partition_15"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_15" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_15_partial.bit...
Process Partition "reconfigurable_partition_12"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_12" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_12_partial.bit...
Process Partition "reconfigurable_partition_14"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_14" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_14_partial.bit...
Process Partition "reconfigurable_partition_13"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_13" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2119808 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_13_partial.bit...
Process Partition "reconfigurable_partition_04"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_04" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_04_partial.bit...
Process Partition "reconfigurable_partition_00"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_00" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_00_partial.bit...
Process Partition "reconfigurable_partition_02"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_02" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_02_partial.bit...
Process Partition "reconfigurable_partition_03"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_03" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_03_partial.bit...
Process Partition "reconfigurable_partition_01"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_01" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_01_partial.bit...
Process Partition "reconfigurable_partition_05"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_05" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_05_partial.bit...
Process Partition "reconfigurable_partition_08"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_08" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2039264 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_08_partial.bit...
Process Partition "reconfigurable_partition_06"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_06" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_06_partial.bit...
Process Partition "reconfigurable_partition_11"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_11" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2271968 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_11_partial.bit...
Process Partition "reconfigurable_partition_07"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_07" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_07_partial.bit...
Process Partition "reconfigurable_partition_10"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_10" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1832416 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_10_partial.bit...
Process Partition "reconfigurable_partition_09"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_09" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_09_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:23 ; elapsed = 00:02:21 . Memory (MB): peak = 2260.039 ; gain = 0.000
# file delete ./targeted_functions/$name/bitstreams/$name.bit
# foreach del $del_list {
# 	file delete ./targeted_functions/$name/bitstreams/${name}_reconfigurable_partition_${del}_partial.bit
# }
# close_design
# file delete -force ./sdcard/hwdll/library/$name
# file mkdir ./sdcard/hwdll/library/$name
# foreach idx $idx_list {
# 	write_cfgmem -format BIN -size 16 -interface SMAPx32 -disablebitswap -loadbit "up 0x0 ./targeted_functions/$name/bitstreams/${name}_reconfigurable_partition_${idx}_partial.bit" ./sdcard/hwdll/library/$name/rm_$idx.bin
# 	file delete ./sdcard/hwdll/library/$name/rm_$idx.prm
# }
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_02_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_02.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_02.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:36:52 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_02_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_03_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_03.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_03.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:36:59 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_03_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_06_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_06.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_06.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:37:26 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_06_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_07_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_07.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_07.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:37:41 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_07_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_08_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_08.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_08.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E3BB    Jan 22 12:37:19 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_08_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_11_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_11.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_11.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0004555B    Jan 22 12:37:34 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_11_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_14_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_14.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_14.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:36:23 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_14_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_15_partial.bit
Writing file ./sdcard/hwdll/library/multiplier/rm_15.bin
Writing log file ./sdcard/hwdll/library/multiplier/rm_15.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:36:09 2016    ./targeted_functions/multiplier/bitstreams/multiplier_reconfigurable_partition_15_partial.bit
