### File Name: .\Streaming_2_D_FIR_Filter_fil\Streaming_2_D_FIR_Filter_fil.log
### Created: 18-Jun-2019 09:55:11
### Generated by MATLAB 9.6 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25MHz

### Saving the current state of filWizard in .\Streaming_2_D_FIR_Filter_fil\Streaming_2_D_FIR_Filter_fil.mat ...
###    D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\Streaming_2_D_FIR_Filter_fil.mat
### 
### To restore filWizard: Use the MAT-file to launch FPGA-in-the-Loop wizard with data 
### from current session: 
###    filWizard('.\Streaming_2_D_FIR_Filter_fil\Streaming_2_D_FIR_Filter_fil.mat')

### Generating Vivado project and running HDL compilation ...
###    Project:
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\fpgaproj\Streaming_2_D_FIR_Filter_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Adjust_Sync_Signals.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Aligned_Demux.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Aligned_Pulse.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Aligned_Pulse1.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Aligned_to_Second_Pulse.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Bit_Set.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\decoder.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Delay_balance.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Detect_Frame_End.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Detect_Frame_Start.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Detect_Line_End.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Detect_Line_Start.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Detect_Valid.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Dynamic_RAM_Blocks.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block1.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block2.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block3.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block4.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block5.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\eML_Counter_block6.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Hold_Valid_Counter.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Initial_Line_Skip.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Line_Memory.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Line_Memory_Bank.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Line_Memory_Controller.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Line_Selector.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Make_Neighborhood.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Make_Neighborhood_block.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Out_Row_Count.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Pos_Edge_Detect.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Pos_Edge_Detect1.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\RAM_Blocks.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Read_Col_Counter.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Read_Control.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Read_Line_Count.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Read_Line_Counter1.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Repeat_Counter.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Select_All_Output_Rows.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\SimpleDualPortRAM_generic.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Streaming_2_D_FIR_Filter.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Streaming_2_D_FIR_Filter_pkg.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Sync_Demux.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\SyncMux.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Time_Distance.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Time_Distance_block.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Write_Col_Counter.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_VHDL\fil_videosharp_sim\Write_Line_Counter.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\jtag_mac.v
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\jtag_mac_fifo_wrapper.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\simcycle_fifo_wrapper.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_dpscram.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_udfifo.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_bus2dut.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_chifcore.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_controller.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_dut2bus.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\Streaming_2_D_FIR_Filter_wrapper.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\mwfil_chiftop.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\Streaming_2_D_FIR_Filter_fil.vhd
###       D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\filsrc\Streaming_2_D_FIR_Filter_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    D:\HDA\2_sem\DesignAndTestOfMicroelectronics\Lab\Lab3\Streaming_2_D_FIR_Filter_fil\Streaming_2_D_FIR_Filter_fil.bit

