

================================================================
== Vitis HLS Report for 'Block_entry_gmem0_rd_proc'
================================================================
* Date:           Thu Oct  2 21:26:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.373 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1771889|  1771889|  7.088 ms|  7.088 ms|  1771889|  1771889|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+--------+--------+----------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +-------------------------------+--------------------+---------+---------+----------+----------+--------+--------+----------+
        |grp_matmul_216_218_1_1_fu_176  |matmul_216_218_1_1  |   590628|   590628|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
        |grp_matmul_216_219_1_fu_220    |matmul_216_219_1    |   590628|   590628|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
        |grp_matmul_216_1_fu_263        |matmul_216_1        |   590628|   590628|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
        +-------------------------------+--------------------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        8|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       51|      6|     6972|    14343|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      160|     -|
|Register             |        -|      -|      272|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       51|      6|     7244|    14511|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |grp_matmul_216_1_fu_263        |matmul_216_1        |       17|   2|  2324|  4781|    0|
    |grp_matmul_216_218_1_1_fu_176  |matmul_216_218_1_1  |       17|   2|  2324|  4781|    0|
    |grp_matmul_216_219_1_fu_220    |matmul_216_219_1    |       17|   2|  2324|  4781|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |Total                          |                    |       51|   6|  6972| 14343|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_matmul_216_1_fu_263_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_matmul_216_218_1_1_fu_176_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_matmul_216_219_1_fu_220_ap_ready    |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|   8|           4|           4|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   3|          7|    1|          7|
    |ap_done                 |   1|          2|    1|          2|
    |m_axi_gmem0_0_ARADDR    |  64|          4|   64|        256|
    |m_axi_gmem0_0_ARBURST   |   8|          4|    2|          8|
    |m_axi_gmem0_0_ARCACHE   |   8|          4|    4|         16|
    |m_axi_gmem0_0_ARID      |   1|          4|    1|          4|
    |m_axi_gmem0_0_ARLEN     |  32|          4|   32|        128|
    |m_axi_gmem0_0_ARLOCK    |   8|          4|    2|          8|
    |m_axi_gmem0_0_ARPROT    |   8|          4|    3|         12|
    |m_axi_gmem0_0_ARQOS     |   8|          4|    4|         16|
    |m_axi_gmem0_0_ARREGION  |   8|          4|    4|         16|
    |m_axi_gmem0_0_ARSIZE    |   8|          4|    3|         12|
    |m_axi_gmem0_0_ARUSER    |   1|          4|    1|          4|
    |m_axi_gmem0_0_ARVALID   |   1|          4|    1|          4|
    |m_axi_gmem0_0_RREADY    |   1|          4|    1|          4|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 160|         61|  124|        497|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   6|   0|    6|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_216_1_fu_263_ap_done         |   1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_216_1_fu_263_ap_ready        |   1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_216_218_1_1_fu_176_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_216_218_1_1_fu_176_ap_ready  |   1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_216_219_1_fu_220_ap_done     |   1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_216_219_1_fu_220_ap_ready    |   1|   0|    1|          0|
    |current_token_read_reg_311                          |  64|   0|   64|          0|
    |grp_matmul_216_1_fu_263_ap_start_reg                |   1|   0|    1|          0|
    |grp_matmul_216_218_1_1_fu_176_ap_start_reg          |   1|   0|    1|          0|
    |grp_matmul_216_219_1_fu_220_ap_start_reg            |   1|   0|    1|          0|
    |wk_read_reg_318                                     |  64|   0|   64|          0|
    |wq_read_reg_306                                     |  64|   0|   64|          0|
    |wv_read_reg_323                                     |  64|   0|   64|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 272|   0|  272|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|ap_return               |  out|   64|  ap_ctrl_hs|  Block_entry_gmem0_rd_proc|  return value|
|out_q_0_address1        |  out|    6|   ap_memory|                    out_q_0|         array|
|out_q_0_ce1             |  out|    1|   ap_memory|                    out_q_0|         array|
|out_q_0_we1             |  out|    1|   ap_memory|                    out_q_0|         array|
|out_q_0_d1              |  out|   32|   ap_memory|                    out_q_0|         array|
|out_q_1_address1        |  out|    6|   ap_memory|                    out_q_1|         array|
|out_q_1_ce1             |  out|    1|   ap_memory|                    out_q_1|         array|
|out_q_1_we1             |  out|    1|   ap_memory|                    out_q_1|         array|
|out_q_1_d1              |  out|   32|   ap_memory|                    out_q_1|         array|
|out_q_2_address1        |  out|    6|   ap_memory|                    out_q_2|         array|
|out_q_2_ce1             |  out|    1|   ap_memory|                    out_q_2|         array|
|out_q_2_we1             |  out|    1|   ap_memory|                    out_q_2|         array|
|out_q_2_d1              |  out|   32|   ap_memory|                    out_q_2|         array|
|out_q_3_address1        |  out|    6|   ap_memory|                    out_q_3|         array|
|out_q_3_ce1             |  out|    1|   ap_memory|                    out_q_3|         array|
|out_q_3_we1             |  out|    1|   ap_memory|                    out_q_3|         array|
|out_q_3_d1              |  out|   32|   ap_memory|                    out_q_3|         array|
|out_q_4_address1        |  out|    6|   ap_memory|                    out_q_4|         array|
|out_q_4_ce1             |  out|    1|   ap_memory|                    out_q_4|         array|
|out_q_4_we1             |  out|    1|   ap_memory|                    out_q_4|         array|
|out_q_4_d1              |  out|   32|   ap_memory|                    out_q_4|         array|
|out_q_5_address1        |  out|    6|   ap_memory|                    out_q_5|         array|
|out_q_5_ce1             |  out|    1|   ap_memory|                    out_q_5|         array|
|out_q_5_we1             |  out|    1|   ap_memory|                    out_q_5|         array|
|out_q_5_d1              |  out|   32|   ap_memory|                    out_q_5|         array|
|out_q_6_address1        |  out|    6|   ap_memory|                    out_q_6|         array|
|out_q_6_ce1             |  out|    1|   ap_memory|                    out_q_6|         array|
|out_q_6_we1             |  out|    1|   ap_memory|                    out_q_6|         array|
|out_q_6_d1              |  out|   32|   ap_memory|                    out_q_6|         array|
|out_q_7_address1        |  out|    6|   ap_memory|                    out_q_7|         array|
|out_q_7_ce1             |  out|    1|   ap_memory|                    out_q_7|         array|
|out_q_7_we1             |  out|    1|   ap_memory|                    out_q_7|         array|
|out_q_7_d1              |  out|   32|   ap_memory|                    out_q_7|         array|
|out_q_8_address1        |  out|    6|   ap_memory|                    out_q_8|         array|
|out_q_8_ce1             |  out|    1|   ap_memory|                    out_q_8|         array|
|out_q_8_we1             |  out|    1|   ap_memory|                    out_q_8|         array|
|out_q_8_d1              |  out|   32|   ap_memory|                    out_q_8|         array|
|out_q_9_address1        |  out|    6|   ap_memory|                    out_q_9|         array|
|out_q_9_ce1             |  out|    1|   ap_memory|                    out_q_9|         array|
|out_q_9_we1             |  out|    1|   ap_memory|                    out_q_9|         array|
|out_q_9_d1              |  out|   32|   ap_memory|                    out_q_9|         array|
|out_q_10_address1       |  out|    6|   ap_memory|                   out_q_10|         array|
|out_q_10_ce1            |  out|    1|   ap_memory|                   out_q_10|         array|
|out_q_10_we1            |  out|    1|   ap_memory|                   out_q_10|         array|
|out_q_10_d1             |  out|   32|   ap_memory|                   out_q_10|         array|
|out_q_11_address1       |  out|    6|   ap_memory|                   out_q_11|         array|
|out_q_11_ce1            |  out|    1|   ap_memory|                   out_q_11|         array|
|out_q_11_we1            |  out|    1|   ap_memory|                   out_q_11|         array|
|out_q_11_d1             |  out|   32|   ap_memory|                   out_q_11|         array|
|out_q_12_address1       |  out|    6|   ap_memory|                   out_q_12|         array|
|out_q_12_ce1            |  out|    1|   ap_memory|                   out_q_12|         array|
|out_q_12_we1            |  out|    1|   ap_memory|                   out_q_12|         array|
|out_q_12_d1             |  out|   32|   ap_memory|                   out_q_12|         array|
|out_q_13_address1       |  out|    6|   ap_memory|                   out_q_13|         array|
|out_q_13_ce1            |  out|    1|   ap_memory|                   out_q_13|         array|
|out_q_13_we1            |  out|    1|   ap_memory|                   out_q_13|         array|
|out_q_13_d1             |  out|   32|   ap_memory|                   out_q_13|         array|
|out_q_14_address1       |  out|    6|   ap_memory|                   out_q_14|         array|
|out_q_14_ce1            |  out|    1|   ap_memory|                   out_q_14|         array|
|out_q_14_we1            |  out|    1|   ap_memory|                   out_q_14|         array|
|out_q_14_d1             |  out|   32|   ap_memory|                   out_q_14|         array|
|out_q_15_address1       |  out|    6|   ap_memory|                   out_q_15|         array|
|out_q_15_ce1            |  out|    1|   ap_memory|                   out_q_15|         array|
|out_q_15_we1            |  out|    1|   ap_memory|                   out_q_15|         array|
|out_q_15_d1             |  out|   32|   ap_memory|                   out_q_15|         array|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|   13|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|current_token           |   in|   64|     ap_none|              current_token|        scalar|
|m_axi_gmem1_0_AWVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WDATA     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WSTRB     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WLAST     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RDATA     |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RLAST     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM  |   in|   13|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|wq                      |   in|   64|     ap_none|                         wq|        scalar|
|out_k_0_address1        |  out|    6|   ap_memory|                    out_k_0|         array|
|out_k_0_ce1             |  out|    1|   ap_memory|                    out_k_0|         array|
|out_k_0_we1             |  out|    1|   ap_memory|                    out_k_0|         array|
|out_k_0_d1              |  out|   32|   ap_memory|                    out_k_0|         array|
|out_k_1_address1        |  out|    6|   ap_memory|                    out_k_1|         array|
|out_k_1_ce1             |  out|    1|   ap_memory|                    out_k_1|         array|
|out_k_1_we1             |  out|    1|   ap_memory|                    out_k_1|         array|
|out_k_1_d1              |  out|   32|   ap_memory|                    out_k_1|         array|
|out_k_2_address1        |  out|    6|   ap_memory|                    out_k_2|         array|
|out_k_2_ce1             |  out|    1|   ap_memory|                    out_k_2|         array|
|out_k_2_we1             |  out|    1|   ap_memory|                    out_k_2|         array|
|out_k_2_d1              |  out|   32|   ap_memory|                    out_k_2|         array|
|out_k_3_address1        |  out|    6|   ap_memory|                    out_k_3|         array|
|out_k_3_ce1             |  out|    1|   ap_memory|                    out_k_3|         array|
|out_k_3_we1             |  out|    1|   ap_memory|                    out_k_3|         array|
|out_k_3_d1              |  out|   32|   ap_memory|                    out_k_3|         array|
|out_k_4_address1        |  out|    6|   ap_memory|                    out_k_4|         array|
|out_k_4_ce1             |  out|    1|   ap_memory|                    out_k_4|         array|
|out_k_4_we1             |  out|    1|   ap_memory|                    out_k_4|         array|
|out_k_4_d1              |  out|   32|   ap_memory|                    out_k_4|         array|
|out_k_5_address1        |  out|    6|   ap_memory|                    out_k_5|         array|
|out_k_5_ce1             |  out|    1|   ap_memory|                    out_k_5|         array|
|out_k_5_we1             |  out|    1|   ap_memory|                    out_k_5|         array|
|out_k_5_d1              |  out|   32|   ap_memory|                    out_k_5|         array|
|out_k_6_address1        |  out|    6|   ap_memory|                    out_k_6|         array|
|out_k_6_ce1             |  out|    1|   ap_memory|                    out_k_6|         array|
|out_k_6_we1             |  out|    1|   ap_memory|                    out_k_6|         array|
|out_k_6_d1              |  out|   32|   ap_memory|                    out_k_6|         array|
|out_k_7_address1        |  out|    6|   ap_memory|                    out_k_7|         array|
|out_k_7_ce1             |  out|    1|   ap_memory|                    out_k_7|         array|
|out_k_7_we1             |  out|    1|   ap_memory|                    out_k_7|         array|
|out_k_7_d1              |  out|   32|   ap_memory|                    out_k_7|         array|
|out_k_8_address1        |  out|    6|   ap_memory|                    out_k_8|         array|
|out_k_8_ce1             |  out|    1|   ap_memory|                    out_k_8|         array|
|out_k_8_we1             |  out|    1|   ap_memory|                    out_k_8|         array|
|out_k_8_d1              |  out|   32|   ap_memory|                    out_k_8|         array|
|out_k_9_address1        |  out|    6|   ap_memory|                    out_k_9|         array|
|out_k_9_ce1             |  out|    1|   ap_memory|                    out_k_9|         array|
|out_k_9_we1             |  out|    1|   ap_memory|                    out_k_9|         array|
|out_k_9_d1              |  out|   32|   ap_memory|                    out_k_9|         array|
|out_k_10_address1       |  out|    6|   ap_memory|                   out_k_10|         array|
|out_k_10_ce1            |  out|    1|   ap_memory|                   out_k_10|         array|
|out_k_10_we1            |  out|    1|   ap_memory|                   out_k_10|         array|
|out_k_10_d1             |  out|   32|   ap_memory|                   out_k_10|         array|
|out_k_11_address1       |  out|    6|   ap_memory|                   out_k_11|         array|
|out_k_11_ce1            |  out|    1|   ap_memory|                   out_k_11|         array|
|out_k_11_we1            |  out|    1|   ap_memory|                   out_k_11|         array|
|out_k_11_d1             |  out|   32|   ap_memory|                   out_k_11|         array|
|out_k_12_address1       |  out|    6|   ap_memory|                   out_k_12|         array|
|out_k_12_ce1            |  out|    1|   ap_memory|                   out_k_12|         array|
|out_k_12_we1            |  out|    1|   ap_memory|                   out_k_12|         array|
|out_k_12_d1             |  out|   32|   ap_memory|                   out_k_12|         array|
|out_k_13_address1       |  out|    6|   ap_memory|                   out_k_13|         array|
|out_k_13_ce1            |  out|    1|   ap_memory|                   out_k_13|         array|
|out_k_13_we1            |  out|    1|   ap_memory|                   out_k_13|         array|
|out_k_13_d1             |  out|   32|   ap_memory|                   out_k_13|         array|
|out_k_14_address1       |  out|    6|   ap_memory|                   out_k_14|         array|
|out_k_14_ce1            |  out|    1|   ap_memory|                   out_k_14|         array|
|out_k_14_we1            |  out|    1|   ap_memory|                   out_k_14|         array|
|out_k_14_d1             |  out|   32|   ap_memory|                   out_k_14|         array|
|out_k_15_address1       |  out|    6|   ap_memory|                   out_k_15|         array|
|out_k_15_ce1            |  out|    1|   ap_memory|                   out_k_15|         array|
|out_k_15_we1            |  out|    1|   ap_memory|                   out_k_15|         array|
|out_k_15_d1             |  out|   32|   ap_memory|                   out_k_15|         array|
|m_axi_gmem5_0_AWVALID   |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWREADY   |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWADDR    |  out|   64|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWID      |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWLEN     |  out|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWSIZE    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWBURST   |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWLOCK    |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWCACHE   |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWPROT    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWQOS     |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWREGION  |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_AWUSER    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WVALID    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WREADY    |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WDATA     |  out|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WSTRB     |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WLAST     |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WID       |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_WUSER     |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARVALID   |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARREADY   |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARADDR    |  out|   64|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARID      |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARLEN     |  out|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARSIZE    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARBURST   |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARLOCK    |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARCACHE   |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARPROT    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARQOS     |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARREGION  |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_ARUSER    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RVALID    |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RREADY    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RDATA     |   in|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RLAST     |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RID       |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RFIFONUM  |   in|   13|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RUSER     |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_RRESP     |   in|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_BVALID    |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_BREADY    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_BRESP     |   in|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_BID       |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_0_BUSER     |   in|    1|       m_axi|                      gmem5|       pointer|
|wk                      |   in|   64|     ap_none|                         wk|        scalar|
|out_v_0_address1        |  out|    6|   ap_memory|                    out_v_0|         array|
|out_v_0_ce1             |  out|    1|   ap_memory|                    out_v_0|         array|
|out_v_0_we1             |  out|    1|   ap_memory|                    out_v_0|         array|
|out_v_0_d1              |  out|   32|   ap_memory|                    out_v_0|         array|
|out_v_1_address1        |  out|    6|   ap_memory|                    out_v_1|         array|
|out_v_1_ce1             |  out|    1|   ap_memory|                    out_v_1|         array|
|out_v_1_we1             |  out|    1|   ap_memory|                    out_v_1|         array|
|out_v_1_d1              |  out|   32|   ap_memory|                    out_v_1|         array|
|out_v_2_address1        |  out|    6|   ap_memory|                    out_v_2|         array|
|out_v_2_ce1             |  out|    1|   ap_memory|                    out_v_2|         array|
|out_v_2_we1             |  out|    1|   ap_memory|                    out_v_2|         array|
|out_v_2_d1              |  out|   32|   ap_memory|                    out_v_2|         array|
|out_v_3_address1        |  out|    6|   ap_memory|                    out_v_3|         array|
|out_v_3_ce1             |  out|    1|   ap_memory|                    out_v_3|         array|
|out_v_3_we1             |  out|    1|   ap_memory|                    out_v_3|         array|
|out_v_3_d1              |  out|   32|   ap_memory|                    out_v_3|         array|
|out_v_4_address1        |  out|    6|   ap_memory|                    out_v_4|         array|
|out_v_4_ce1             |  out|    1|   ap_memory|                    out_v_4|         array|
|out_v_4_we1             |  out|    1|   ap_memory|                    out_v_4|         array|
|out_v_4_d1              |  out|   32|   ap_memory|                    out_v_4|         array|
|out_v_5_address1        |  out|    6|   ap_memory|                    out_v_5|         array|
|out_v_5_ce1             |  out|    1|   ap_memory|                    out_v_5|         array|
|out_v_5_we1             |  out|    1|   ap_memory|                    out_v_5|         array|
|out_v_5_d1              |  out|   32|   ap_memory|                    out_v_5|         array|
|out_v_6_address1        |  out|    6|   ap_memory|                    out_v_6|         array|
|out_v_6_ce1             |  out|    1|   ap_memory|                    out_v_6|         array|
|out_v_6_we1             |  out|    1|   ap_memory|                    out_v_6|         array|
|out_v_6_d1              |  out|   32|   ap_memory|                    out_v_6|         array|
|out_v_7_address1        |  out|    6|   ap_memory|                    out_v_7|         array|
|out_v_7_ce1             |  out|    1|   ap_memory|                    out_v_7|         array|
|out_v_7_we1             |  out|    1|   ap_memory|                    out_v_7|         array|
|out_v_7_d1              |  out|   32|   ap_memory|                    out_v_7|         array|
|out_v_8_address1        |  out|    6|   ap_memory|                    out_v_8|         array|
|out_v_8_ce1             |  out|    1|   ap_memory|                    out_v_8|         array|
|out_v_8_we1             |  out|    1|   ap_memory|                    out_v_8|         array|
|out_v_8_d1              |  out|   32|   ap_memory|                    out_v_8|         array|
|out_v_9_address1        |  out|    6|   ap_memory|                    out_v_9|         array|
|out_v_9_ce1             |  out|    1|   ap_memory|                    out_v_9|         array|
|out_v_9_we1             |  out|    1|   ap_memory|                    out_v_9|         array|
|out_v_9_d1              |  out|   32|   ap_memory|                    out_v_9|         array|
|out_v_10_address1       |  out|    6|   ap_memory|                   out_v_10|         array|
|out_v_10_ce1            |  out|    1|   ap_memory|                   out_v_10|         array|
|out_v_10_we1            |  out|    1|   ap_memory|                   out_v_10|         array|
|out_v_10_d1             |  out|   32|   ap_memory|                   out_v_10|         array|
|out_v_11_address1       |  out|    6|   ap_memory|                   out_v_11|         array|
|out_v_11_ce1            |  out|    1|   ap_memory|                   out_v_11|         array|
|out_v_11_we1            |  out|    1|   ap_memory|                   out_v_11|         array|
|out_v_11_d1             |  out|   32|   ap_memory|                   out_v_11|         array|
|out_v_12_address1       |  out|    6|   ap_memory|                   out_v_12|         array|
|out_v_12_ce1            |  out|    1|   ap_memory|                   out_v_12|         array|
|out_v_12_we1            |  out|    1|   ap_memory|                   out_v_12|         array|
|out_v_12_d1             |  out|   32|   ap_memory|                   out_v_12|         array|
|out_v_13_address1       |  out|    6|   ap_memory|                   out_v_13|         array|
|out_v_13_ce1            |  out|    1|   ap_memory|                   out_v_13|         array|
|out_v_13_we1            |  out|    1|   ap_memory|                   out_v_13|         array|
|out_v_13_d1             |  out|   32|   ap_memory|                   out_v_13|         array|
|out_v_14_address1       |  out|    6|   ap_memory|                   out_v_14|         array|
|out_v_14_ce1            |  out|    1|   ap_memory|                   out_v_14|         array|
|out_v_14_we1            |  out|    1|   ap_memory|                   out_v_14|         array|
|out_v_14_d1             |  out|   32|   ap_memory|                   out_v_14|         array|
|out_v_15_address1       |  out|    6|   ap_memory|                   out_v_15|         array|
|out_v_15_ce1            |  out|    1|   ap_memory|                   out_v_15|         array|
|out_v_15_we1            |  out|    1|   ap_memory|                   out_v_15|         array|
|out_v_15_d1             |  out|   32|   ap_memory|                   out_v_15|         array|
|m_axi_gmem6_0_AWVALID   |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWREADY   |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWADDR    |  out|   64|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWID      |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWLEN     |  out|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWSIZE    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWBURST   |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWLOCK    |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWCACHE   |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWPROT    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWQOS     |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWREGION  |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_AWUSER    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WVALID    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WREADY    |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WDATA     |  out|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WSTRB     |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WLAST     |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WID       |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_WUSER     |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARVALID   |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARREADY   |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARADDR    |  out|   64|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARID      |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARLEN     |  out|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARSIZE    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARBURST   |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARLOCK    |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARCACHE   |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARPROT    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARQOS     |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARREGION  |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_ARUSER    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RVALID    |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RREADY    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RDATA     |   in|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RLAST     |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RID       |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RFIFONUM  |   in|   13|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RUSER     |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_RRESP     |   in|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_BVALID    |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_BREADY    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_BRESP     |   in|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_BID       |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_0_BUSER     |   in|    1|       m_axi|                      gmem6|       pointer|
|wv                      |   in|   64|     ap_none|                         wv|        scalar|
+------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wq_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wq" [kernel_MHSA.cpp:43]   --->   Operation 7 'read' 'wq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%current_token_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %current_token" [kernel_MHSA.cpp:43]   --->   Operation 8 'read' 'current_token_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln43 = call void @matmul.216.218.1.1, i32 %out_q_0, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem0, i64 %current_token_read, i32 %gmem1, i64 %wq_read" [kernel_MHSA.cpp:43]   --->   Operation 9 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln43 = call void @matmul.216.218.1.1, i32 %out_q_0, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem0, i64 %current_token_read, i32 %gmem1, i64 %wq_read" [kernel_MHSA.cpp:43]   --->   Operation 10 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%wk_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wk" [kernel_MHSA.cpp:43]   --->   Operation 11 'read' 'wk_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln44 = call void @matmul.216.219.1, i32 %out_k_0, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem0, i64 %current_token_read, i32 %gmem5, i64 %wk_read" [kernel_MHSA.cpp:44]   --->   Operation 12 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln44 = call void @matmul.216.219.1, i32 %out_k_0, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem0, i64 %current_token_read, i32 %gmem5, i64 %wk_read" [kernel_MHSA.cpp:44]   --->   Operation 13 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%wv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wv" [kernel_MHSA.cpp:43]   --->   Operation 14 'read' 'wv_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln45 = call void @matmul.216.1, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem0, i64 %current_token_read, i32 %gmem6, i64 %wv_read" [kernel_MHSA.cpp:45]   --->   Operation 15 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_55, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_54, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_53, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln45 = call void @matmul.216.1, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem0, i64 %current_token_read, i32 %gmem6, i64 %wv_read" [kernel_MHSA.cpp:45]   --->   Operation 68 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln43 = ret i64 %current_token_read" [kernel_MHSA.cpp:43]   --->   Operation 69 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_q_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_q_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ current_token]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_k_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_k_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_v_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_v_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wq_read            (read         ) [ 0010000]
current_token_read (read         ) [ 0011111]
call_ln43          (call         ) [ 0000000]
wk_read            (read         ) [ 0000100]
call_ln44          (call         ) [ 0000000]
wv_read            (read         ) [ 0000001]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
call_ln45          (call         ) [ 0000000]
ret_ln43           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_q_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_q_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_q_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_q_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_q_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_q_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_q_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_q_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_q_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_q_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_q_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_q_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_q_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_q_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_q_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_q_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_q_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="current_token">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gmem1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="wq">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wq"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_k_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_k_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_k_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_k_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_k_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_k_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_k_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_k_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_k_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_k_9">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_k_10">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_k_11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_k_12">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="out_k_13">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="out_k_14">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="out_k_15">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="gmem5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="wk">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wk"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="out_v_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="out_v_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="out_v_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="out_v_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="out_v_4">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="out_v_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="out_v_6">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="out_v_7">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="out_v_8">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="out_v_9">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="out_v_10">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="out_v_11">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="out_v_12">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="out_v_13">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="out_v_14">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="out_v_15">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="gmem6">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="wv">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wv"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.216.218.1.1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.216.219.1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.216.1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="wq_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wq_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="current_token_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_token_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="wk_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wk_read/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="wv_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wv_read/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_matmul_216_218_1_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="32" slack="0"/>
<pin id="181" dir="0" index="4" bw="32" slack="0"/>
<pin id="182" dir="0" index="5" bw="32" slack="0"/>
<pin id="183" dir="0" index="6" bw="32" slack="0"/>
<pin id="184" dir="0" index="7" bw="32" slack="0"/>
<pin id="185" dir="0" index="8" bw="32" slack="0"/>
<pin id="186" dir="0" index="9" bw="32" slack="0"/>
<pin id="187" dir="0" index="10" bw="32" slack="0"/>
<pin id="188" dir="0" index="11" bw="32" slack="0"/>
<pin id="189" dir="0" index="12" bw="32" slack="0"/>
<pin id="190" dir="0" index="13" bw="32" slack="0"/>
<pin id="191" dir="0" index="14" bw="32" slack="0"/>
<pin id="192" dir="0" index="15" bw="32" slack="0"/>
<pin id="193" dir="0" index="16" bw="32" slack="0"/>
<pin id="194" dir="0" index="17" bw="32" slack="0"/>
<pin id="195" dir="0" index="18" bw="64" slack="0"/>
<pin id="196" dir="0" index="19" bw="32" slack="0"/>
<pin id="197" dir="0" index="20" bw="64" slack="0"/>
<pin id="198" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_matmul_216_219_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="32" slack="0"/>
<pin id="225" dir="0" index="4" bw="32" slack="0"/>
<pin id="226" dir="0" index="5" bw="32" slack="0"/>
<pin id="227" dir="0" index="6" bw="32" slack="0"/>
<pin id="228" dir="0" index="7" bw="32" slack="0"/>
<pin id="229" dir="0" index="8" bw="32" slack="0"/>
<pin id="230" dir="0" index="9" bw="32" slack="0"/>
<pin id="231" dir="0" index="10" bw="32" slack="0"/>
<pin id="232" dir="0" index="11" bw="32" slack="0"/>
<pin id="233" dir="0" index="12" bw="32" slack="0"/>
<pin id="234" dir="0" index="13" bw="32" slack="0"/>
<pin id="235" dir="0" index="14" bw="32" slack="0"/>
<pin id="236" dir="0" index="15" bw="32" slack="0"/>
<pin id="237" dir="0" index="16" bw="32" slack="0"/>
<pin id="238" dir="0" index="17" bw="32" slack="0"/>
<pin id="239" dir="0" index="18" bw="64" slack="2"/>
<pin id="240" dir="0" index="19" bw="32" slack="0"/>
<pin id="241" dir="0" index="20" bw="64" slack="0"/>
<pin id="242" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_matmul_216_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="32" slack="0"/>
<pin id="268" dir="0" index="4" bw="32" slack="0"/>
<pin id="269" dir="0" index="5" bw="32" slack="0"/>
<pin id="270" dir="0" index="6" bw="32" slack="0"/>
<pin id="271" dir="0" index="7" bw="32" slack="0"/>
<pin id="272" dir="0" index="8" bw="32" slack="0"/>
<pin id="273" dir="0" index="9" bw="32" slack="0"/>
<pin id="274" dir="0" index="10" bw="32" slack="0"/>
<pin id="275" dir="0" index="11" bw="32" slack="0"/>
<pin id="276" dir="0" index="12" bw="32" slack="0"/>
<pin id="277" dir="0" index="13" bw="32" slack="0"/>
<pin id="278" dir="0" index="14" bw="32" slack="0"/>
<pin id="279" dir="0" index="15" bw="32" slack="0"/>
<pin id="280" dir="0" index="16" bw="32" slack="0"/>
<pin id="281" dir="0" index="17" bw="32" slack="0"/>
<pin id="282" dir="0" index="18" bw="64" slack="4"/>
<pin id="283" dir="0" index="19" bw="32" slack="0"/>
<pin id="284" dir="0" index="20" bw="64" slack="0"/>
<pin id="285" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/5 "/>
</bind>
</comp>

<comp id="306" class="1005" name="wq_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wq_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="current_token_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="current_token_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="wk_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wk_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="wv_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wv_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="156"><net_src comp="112" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="112" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="112" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="74" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="112" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="110" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="199"><net_src comp="114" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="176" pin=12"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="176" pin=13"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="176" pin=14"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="176" pin=15"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="176" pin=16"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="176" pin=17"/></net>

<net id="217"><net_src comp="158" pin="2"/><net_sink comp="176" pin=18"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="176" pin=19"/></net>

<net id="219"><net_src comp="152" pin="2"/><net_sink comp="176" pin=20"/></net>

<net id="243"><net_src comp="116" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="220" pin=8"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="220" pin=9"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="220" pin=10"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="220" pin=11"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="220" pin=12"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="220" pin=13"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="220" pin=14"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="220" pin=15"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="220" pin=16"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="220" pin=17"/></net>

<net id="261"><net_src comp="72" pin="0"/><net_sink comp="220" pin=19"/></net>

<net id="262"><net_src comp="164" pin="2"/><net_sink comp="220" pin=20"/></net>

<net id="286"><net_src comp="118" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="290"><net_src comp="82" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="291"><net_src comp="84" pin="0"/><net_sink comp="263" pin=5"/></net>

<net id="292"><net_src comp="86" pin="0"/><net_sink comp="263" pin=6"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="263" pin=7"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="263" pin=8"/></net>

<net id="295"><net_src comp="92" pin="0"/><net_sink comp="263" pin=9"/></net>

<net id="296"><net_src comp="94" pin="0"/><net_sink comp="263" pin=10"/></net>

<net id="297"><net_src comp="96" pin="0"/><net_sink comp="263" pin=11"/></net>

<net id="298"><net_src comp="98" pin="0"/><net_sink comp="263" pin=12"/></net>

<net id="299"><net_src comp="100" pin="0"/><net_sink comp="263" pin=13"/></net>

<net id="300"><net_src comp="102" pin="0"/><net_sink comp="263" pin=14"/></net>

<net id="301"><net_src comp="104" pin="0"/><net_sink comp="263" pin=15"/></net>

<net id="302"><net_src comp="106" pin="0"/><net_sink comp="263" pin=16"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="263" pin=17"/></net>

<net id="304"><net_src comp="108" pin="0"/><net_sink comp="263" pin=19"/></net>

<net id="305"><net_src comp="170" pin="2"/><net_sink comp="263" pin=20"/></net>

<net id="309"><net_src comp="152" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="176" pin=20"/></net>

<net id="314"><net_src comp="158" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="176" pin=18"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="220" pin=18"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="263" pin=18"/></net>

<net id="321"><net_src comp="164" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="220" pin=20"/></net>

<net id="326"><net_src comp="170" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="263" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_q_0 | {1 2 }
	Port: out_q_1 | {1 2 }
	Port: out_q_2 | {1 2 }
	Port: out_q_3 | {1 2 }
	Port: out_q_4 | {1 2 }
	Port: out_q_5 | {1 2 }
	Port: out_q_6 | {1 2 }
	Port: out_q_7 | {1 2 }
	Port: out_q_8 | {1 2 }
	Port: out_q_9 | {1 2 }
	Port: out_q_10 | {1 2 }
	Port: out_q_11 | {1 2 }
	Port: out_q_12 | {1 2 }
	Port: out_q_13 | {1 2 }
	Port: out_q_14 | {1 2 }
	Port: out_q_15 | {1 2 }
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: out_k_0 | {3 4 }
	Port: out_k_1 | {3 4 }
	Port: out_k_2 | {3 4 }
	Port: out_k_3 | {3 4 }
	Port: out_k_4 | {3 4 }
	Port: out_k_5 | {3 4 }
	Port: out_k_6 | {3 4 }
	Port: out_k_7 | {3 4 }
	Port: out_k_8 | {3 4 }
	Port: out_k_9 | {3 4 }
	Port: out_k_10 | {3 4 }
	Port: out_k_11 | {3 4 }
	Port: out_k_12 | {3 4 }
	Port: out_k_13 | {3 4 }
	Port: out_k_14 | {3 4 }
	Port: out_k_15 | {3 4 }
	Port: gmem5 | {}
	Port: out_v_0 | {5 6 }
	Port: out_v_1 | {5 6 }
	Port: out_v_2 | {5 6 }
	Port: out_v_3 | {5 6 }
	Port: out_v_4 | {5 6 }
	Port: out_v_5 | {5 6 }
	Port: out_v_6 | {5 6 }
	Port: out_v_7 | {5 6 }
	Port: out_v_8 | {5 6 }
	Port: out_v_9 | {5 6 }
	Port: out_v_10 | {5 6 }
	Port: out_v_11 | {5 6 }
	Port: out_v_12 | {5 6 }
	Port: out_v_13 | {5 6 }
	Port: out_v_14 | {5 6 }
	Port: out_v_15 | {5 6 }
	Port: gmem6 | {}
 - Input state : 
	Port: Block_entry_gmem0_rd_proc : gmem0 | {1 2 3 4 5 6 }
	Port: Block_entry_gmem0_rd_proc : current_token | {1 }
	Port: Block_entry_gmem0_rd_proc : gmem1 | {1 2 }
	Port: Block_entry_gmem0_rd_proc : wq | {1 }
	Port: Block_entry_gmem0_rd_proc : gmem5 | {3 4 }
	Port: Block_entry_gmem0_rd_proc : wk | {3 }
	Port: Block_entry_gmem0_rd_proc : gmem6 | {5 6 }
	Port: Block_entry_gmem0_rd_proc : wv | {5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  grp_matmul_216_218_1_1_fu_176 |    16   |    2    |  12.224 |   3797  |   3501  |
|   call   |   grp_matmul_216_219_1_fu_220  |    16   |    2    |  12.224 |   3797  |   3501  |
|          |     grp_matmul_216_1_fu_263    |    16   |    2    |  12.224 |   3797  |   3501  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |       wq_read_read_fu_152      |    0    |    0    |    0    |    0    |    0    |
|   read   | current_token_read_read_fu_158 |    0    |    0    |    0    |    0    |    0    |
|          |       wk_read_read_fu_164      |    0    |    0    |    0    |    0    |    0    |
|          |       wv_read_read_fu_170      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    48   |    6    |  36.672 |  11391  |  10503  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|current_token_read_reg_311|   64   |
|      wk_read_reg_318     |   64   |
|      wq_read_reg_306     |   64   |
|      wv_read_reg_323     |   64   |
+--------------------------+--------+
|           Total          |   256  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------||---------|
| grp_matmul_216_218_1_1_fu_176 |  p18 |   2  |  64  |   128  ||    0    ||    63   |
| grp_matmul_216_218_1_1_fu_176 |  p20 |   2  |  64  |   128  ||    0    ||    63   |
|  grp_matmul_216_219_1_fu_220  |  p20 |   2  |  64  |   128  ||    0    ||    63   |
|    grp_matmul_216_1_fu_263    |  p20 |   2  |  64  |   128  ||    0    ||    63   |
|-------------------------------|------|------|------|--------||---------||---------||---------|
|             Total             |      |      |      |   512  ||   1.84  ||    0    ||   252   |
|-------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   48   |    6   |   36   |  11391 |  10503 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    0   |   252  |
|  Register |    -   |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   48   |    6   |   38   |  11647 |  10755 |
+-----------+--------+--------+--------+--------+--------+
