Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 24 19:54:12 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriverTextButton_timing_summary_routed.rpt -pb FourDigitLEDdriverTextButton_timing_summary_routed.pb -rpx FourDigitLEDdriverTextButton_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriverTextButton
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.943        0.000                      0                  132        0.244        0.000                      0                  132        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         196.231        0.000                      0                  124        0.244        0.000                      0                  124       13.360        0.000                       0                    52  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                195.943        0.000                      0                    8        0.652        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      196.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.704ns (20.547%)  route 2.722ns (79.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.791     9.766    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[16]/C
                         clock pessimism              0.352   206.340    
                         clock uncertainty           -0.138   206.202    
    SLICE_X0Y87          FDSE (Setup_fdse_C_CE)      -0.205   205.997    clean_reset/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        205.997    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.704ns (20.547%)  route 2.722ns (79.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.791     9.766    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
                         clock pessimism              0.352   206.340    
                         clock uncertainty           -0.138   206.202    
    SLICE_X0Y87          FDSE (Setup_fdse_C_CE)      -0.205   205.997    clean_reset/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        205.997    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.345ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.421%)  route 2.582ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.651     9.626    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.600   205.987    clean_reset/CLK
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[12]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDSE (Setup_fdse_C_CE)      -0.205   205.971    clean_reset/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                196.345    

Slack (MET) :             196.345ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.421%)  route 2.582ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.651     9.626    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.600   205.987    clean_reset/CLK
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[13]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDSE (Setup_fdse_C_CE)      -0.205   205.971    clean_reset/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                196.345    

Slack (MET) :             196.345ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.421%)  route 2.582ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.651     9.626    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.600   205.987    clean_reset/CLK
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[14]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDSE (Setup_fdse_C_CE)      -0.205   205.971    clean_reset/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                196.345    

Slack (MET) :             196.345ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.421%)  route 2.582ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.651     9.626    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.600   205.987    clean_reset/CLK
    SLICE_X0Y86          FDSE                                         r  clean_reset/counter_reg[15]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDSE (Setup_fdse_C_CE)      -0.205   205.971    clean_reset/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                196.345    

Slack (MET) :             196.445ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.704ns (22.103%)  route 2.481ns (77.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.550     9.525    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.599   205.986    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[4]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X0Y84          FDSE (Setup_fdse_C_CE)      -0.205   205.970    clean_reset/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.970    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                196.445    

Slack (MET) :             196.445ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.704ns (22.103%)  route 2.481ns (77.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.550     9.525    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.599   205.986    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X0Y84          FDSE (Setup_fdse_C_CE)      -0.205   205.970    clean_reset/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        205.970    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                196.445    

Slack (MET) :             196.445ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.704ns (22.103%)  route 2.481ns (77.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.550     9.525    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.599   205.986    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[6]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X0Y84          FDSE (Setup_fdse_C_CE)      -0.205   205.970    clean_reset/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        205.970    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                196.445    

Slack (MET) :             196.445ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.704ns (22.103%)  route 2.481ns (77.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.805     8.851    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  clean_reset/counter[0]_i_2/O
                         net (fo=18, routed)          0.550     9.525    clean_reset/counter[0]_i_2_n_0
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.599   205.986    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[7]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X0Y84          FDSE (Setup_fdse_C_CE)      -0.205   205.970    clean_reset/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        205.970    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                196.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     2.005 r  scroll_bnt_module_inst/addr_reg[0]/Q
                         net (fo=11, routed)          0.168     2.174    scroll_bnt_module_inst/addr_reg__0[0]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.042     2.216 r  scroll_bnt_module_inst/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.216    scroll_bnt_module_inst/p_0_in__0[1]
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.414    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.107     1.971    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     2.005 r  scroll_bnt_module_inst/addr_reg[2]/Q
                         net (fo=9, routed)           0.168     2.174    scroll_bnt_module_inst/addr_reg__0[2]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.042     2.216 r  scroll_bnt_module_inst/addr[3]_i_2/O
                         net (fo=1, routed)           0.000     2.216    scroll_bnt_module_inst/p_0_in__0[3]
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.107     1.971    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clean_bnt/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.863    clean_bnt/CLK
    SLICE_X4Y85          FDRE                                         r  clean_bnt/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     1.991 r  clean_bnt/temp_reg/Q
                         net (fo=2, routed)           0.141     2.132    clean_bnt/temp
    SLICE_X4Y85          FDRE                                         r  clean_bnt/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.869     2.412    clean_bnt/CLK
    SLICE_X4Y85          FDRE                                         r  clean_bnt/button_sync_reg/C
                         clock pessimism             -0.548     1.863    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.022     1.885    clean_bnt/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     2.005 f  scroll_bnt_module_inst/addr_reg[0]/Q
                         net (fo=11, routed)          0.168     2.174    scroll_bnt_module_inst/addr_reg__0[0]
    SLICE_X1Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  scroll_bnt_module_inst/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    scroll_bnt_module_inst/p_0_in__0[0]
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.414    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.091     1.955    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     2.005 r  scroll_bnt_module_inst/addr_reg[2]/Q
                         net (fo=9, routed)           0.168     2.174    scroll_bnt_module_inst/addr_reg__0[2]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.045     2.219 r  scroll_bnt_module_inst/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.219    scroll_bnt_module_inst/p_0_in__0[2]
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.091     1.955    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.468%)  route 0.183ns (49.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.863    scroll_bnt_module_inst/CLK
    SLICE_X4Y85          FDRE                                         r  scroll_bnt_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  scroll_bnt_module_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.183     2.187    scroll_bnt_module_inst/counter[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.045     2.232 r  scroll_bnt_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.232    scroll_bnt_module_inst/counter[0]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  scroll_bnt_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.869     2.412    scroll_bnt_module_inst/CLK
    SLICE_X4Y85          FDRE                                         r  scroll_bnt_module_inst/counter_reg[0]/C
                         clock pessimism             -0.548     1.863    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.092     1.955    scroll_bnt_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.863    scroll_bnt_module_inst/CLK
    SLICE_X4Y85          FDRE                                         r  scroll_bnt_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  scroll_bnt_module_inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.196     2.200    scroll_bnt_module_inst/counter[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.045     2.245 r  scroll_bnt_module_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.245    scroll_bnt_module_inst/counter[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  scroll_bnt_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.869     2.412    scroll_bnt_module_inst/CLK
    SLICE_X4Y85          FDRE                                         r  scroll_bnt_module_inst/counter_reg[1]/C
                         clock pessimism             -0.548     1.863    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     1.954    scroll_bnt_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X2Y85          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.028 r  clean_reset/temp_reg/Q
                         net (fo=2, routed)           0.188     2.216    clean_reset/temp
    SLICE_X2Y85          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    clean_reset/CLK
    SLICE_X2Y85          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.059     1.923    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.246ns (57.539%)  route 0.182ns (42.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.863    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.182     2.193    digit_driver_module_inst/counter_reg__0[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.098     2.291 r  digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.291    digit_driver_module_inst/counter[3]_i_1_n_0
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.413    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X2Y83          FDPE (Hold_fdpe_C_D)         0.121     1.984    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_bnt/CLK
    SLICE_X3Y85          FDSE                                         r  clean_bnt/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.141     2.005 f  clean_bnt/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     2.175    clean_bnt/counter_reg[11]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  clean_bnt/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     2.220    clean_bnt/counter[8]_i_2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.283 r  clean_bnt/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.283    clean_bnt/counter_reg[8]_i_1_n_4
    SLICE_X3Y85          FDSE                                         r  clean_bnt/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    clean_bnt/CLK
    SLICE_X3Y85          FDSE                                         r  clean_bnt/counter_reg[11]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X3Y85          FDSE (Hold_fdse_C_D)         0.105     1.969    clean_bnt/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      clean_bnt/button_sync_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y85      clean_bnt/counter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y85      clean_bnt/counter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      clean_bnt/counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      clean_bnt/counter_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      clean_bnt/counter_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      clean_bnt/counter_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y87      clean_bnt/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y85      clean_bnt/counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y85      clean_bnt/counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_bnt/counter_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_bnt/counter_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_bnt/counter_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_bnt/counter_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y85      clean_bnt/counter_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y85      clean_bnt/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_reset/button_sync_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      clean_reset/counter_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      clean_bnt/counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      clean_bnt/counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      clean_bnt/counter_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      clean_bnt/counter_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      clean_bnt/counter_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      clean_bnt/counter_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      clean_bnt/counter_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      clean_reset/counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      clean_reset/counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y83      clean_reset/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.943ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.704ns (19.933%)  route 2.828ns (80.067%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 205.985 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.894     9.872    digit_driver_module_inst/AR[0]
    SLICE_X1Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.598   205.985    digit_driver_module_inst/CLK
    SLICE_X1Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.327   206.312    
                         clock uncertainty           -0.138   206.174    
    SLICE_X1Y83          FDPE (Recov_fdpe_C_PRE)     -0.359   205.815    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.815    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                195.943    

Slack (MET) :             196.111ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.704ns (20.937%)  route 2.658ns (79.063%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 205.985 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.724     9.702    digit_driver_module_inst/AR[0]
    SLICE_X2Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.598   205.985    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.327   206.312    
                         clock uncertainty           -0.138   206.174    
    SLICE_X2Y83          FDPE (Recov_fdpe_C_PRE)     -0.361   205.813    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.813    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                196.111    

Slack (MET) :             196.111ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.704ns (20.937%)  route 2.658ns (79.063%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 205.985 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.724     9.702    digit_driver_module_inst/AR[0]
    SLICE_X2Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.598   205.985    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.327   206.312    
                         clock uncertainty           -0.138   206.174    
    SLICE_X2Y83          FDPE (Recov_fdpe_C_PRE)     -0.361   205.813    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.813    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                196.111    

Slack (MET) :             196.153ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.704ns (20.937%)  route 2.658ns (79.063%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 205.985 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.724     9.702    digit_driver_module_inst/AR[0]
    SLICE_X2Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.598   205.985    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.327   206.312    
                         clock uncertainty           -0.138   206.174    
    SLICE_X2Y83          FDPE (Recov_fdpe_C_PRE)     -0.319   205.855    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.855    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                196.153    

Slack (MET) :             196.254ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.704ns (22.157%)  route 2.473ns (77.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.539     9.517    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y85          FDCE                                         f  scroll_bnt_module_inst/addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.600   205.987    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   205.771    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        205.771    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                196.254    

Slack (MET) :             196.254ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.704ns (22.157%)  route 2.473ns (77.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.539     9.517    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y85          FDCE                                         f  scroll_bnt_module_inst/addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.600   205.987    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   205.771    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        205.771    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                196.254    

Slack (MET) :             196.393ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.177%)  route 2.333ns (76.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.399     9.377    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y84          FDCE                                         f  scroll_bnt_module_inst/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.599   205.986    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X1Y84          FDCE (Recov_fdce_C_CLR)     -0.405   205.770    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        205.770    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                196.393    

Slack (MET) :             196.393ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.177%)  route 2.333ns (76.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.721     6.340    clean_reset/CLK
    SLICE_X0Y87          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           1.126     7.922    clean_reset/counter_reg[17]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  clean_reset/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.808     8.854    clean_reset/counter[0]_i_5__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.978 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.399     9.377    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y84          FDCE                                         f  scroll_bnt_module_inst/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.599   205.986    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X1Y84          FDCE (Recov_fdce_C_CLR)     -0.405   205.770    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        205.770    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                196.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.331%)  route 0.342ns (59.669%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.131     2.437    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y84          FDCE                                         f  scroll_bnt_module_inst/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.414    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X1Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.785    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.331%)  route 0.342ns (59.669%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.131     2.437    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y84          FDCE                                         f  scroll_bnt_module_inst/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.414    scroll_bnt_module_inst/CLK
    SLICE_X1Y84          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X1Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.785    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.231ns (36.805%)  route 0.397ns (63.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.186     2.492    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y85          FDCE                                         f  scroll_bnt_module_inst/addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X1Y85          FDCE (Remov_fdce_C_CLR)     -0.092     1.787    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.231ns (36.805%)  route 0.397ns (63.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.186     2.492    scroll_bnt_module_inst/AR[0]
    SLICE_X1Y85          FDCE                                         f  scroll_bnt_module_inst/addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    scroll_bnt_module_inst/CLK
    SLICE_X1Y85          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X1Y85          FDCE (Remov_fdce_C_CLR)     -0.092     1.787    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.183%)  route 0.487ns (67.817%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.276     2.582    digit_driver_module_inst/AR[0]
    SLICE_X2Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.413    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.806    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.183%)  route 0.487ns (67.817%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.276     2.582    digit_driver_module_inst/AR[0]
    SLICE_X2Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.413    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.806    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.183%)  route 0.487ns (67.817%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.276     2.582    digit_driver_module_inst/AR[0]
    SLICE_X2Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.413    digit_driver_module_inst/CLK
    SLICE_X2Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.806    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.395%)  route 0.644ns (73.605%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_reset/CLK
    SLICE_X0Y84          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  clean_reset/counter_reg[5]/Q
                         net (fo=2, routed)           0.062     2.067    clean_reset/counter_reg[5]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.112 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.149     2.261    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.306 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.434     2.740    digit_driver_module_inst/AR[0]
    SLICE_X1Y83          FDPE                                         f  digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.413    digit_driver_module_inst/CLK
    SLICE_X1Y83          FDPE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X1Y83          FDPE (Remov_fdpe_C_PRE)     -0.095     1.782    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.957    





