
---------- Begin Simulation Statistics ----------
final_tick                                75563839500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 387556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707024                       # Number of bytes of host memory used
host_op_rate                                   658044                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.46                       # Real time elapsed on the host
host_tick_rate                             1914977275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15292654                       # Number of instructions simulated
sim_ops                                      25965982                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075564                       # Number of seconds simulated
sim_ticks                                 75563839500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745639                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15292654                       # Number of instructions committed
system.cpu.committedOps                      25965982                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86397.843116                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 86397.843116                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  13872988067                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  13872988067                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       160571                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       160571                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8235925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8235925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91152.140276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91152.140276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90152.727077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90152.727077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7994858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7994858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21973773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21973773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       241067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        241067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21732577000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21732577000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       241064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       241064                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92140.315096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92140.315096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91153.551363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91153.551363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7605128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7605128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15585995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15585995000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       169155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       169155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15413154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15413154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       169090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       169090                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16010208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16010208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91559.614063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91559.614063                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90565.326682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90565.326682                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15599986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15599986                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  37559768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37559768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025623                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       410222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         410222                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37145731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37145731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025618                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025618                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       410154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16010208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16010208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91559.614063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91559.614063                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90565.326682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 86397.843116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89392.823281                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15599986                       # number of overall hits
system.cpu.dcache.overall_hits::total        15599986                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  37559768000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37559768000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025623                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       410222                       # number of overall misses
system.cpu.dcache.overall_misses::total        410222                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data           68                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37145731000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  13872988067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51018719067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       410154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       160571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       570725                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued       161508                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           20                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       185303                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5437                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 569701                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             28.333630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32591141                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   611.556351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   410.569958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.597223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.400947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.009766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            570725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32591141                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.126309                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16170711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches                91                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       558590                       # number of writebacks
system.cpu.dcache.writebacks::total            558590                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8235925                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36272                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774283                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22249988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22249988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80632.610939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80632.610939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79632.610939                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79632.610939                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22248050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22248050                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1938                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22249988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22249988                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80632.610939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80632.610939                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79632.610939                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79632.610939                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22248050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22248050                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    156266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1938                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22249988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22249988                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80632.610939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80632.610939                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79632.610939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79632.610939                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22248050                       # number of overall hits
system.cpu.icache.overall_hits::total        22248050                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    156266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1938                       # number of overall misses
system.cpu.icache.overall_misses::total          1938                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154328000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154328000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1938                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1427                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11480.901961                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44501914                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.464243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44501914                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           504.464243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22249988                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1427                       # number of writebacks
system.cpu.icache.writebacks::total              1427                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22249988                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        151127679                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               151127678.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6332316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4261652                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115270                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505722                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505722                       # number of float instructions
system.cpu.num_fp_register_reads              6354530                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219168                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              25885867                       # Number of integer alu accesses
system.cpu.num_int_insts                     25885867                       # number of integer instructions
system.cpu.num_int_register_reads            66285912                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12257728                       # number of times the integer registers were written
system.cpu.num_load_insts                     8235892                       # Number of load instructions
system.cpu.num_mem_refs                      16010171                       # number of memory refs
system.cpu.num_store_insts                    7774279                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9866015     38.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.21% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11736      0.05%     38.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6336      0.02%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::MemRead                  4042935     15.57%     53.91% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495398      5.76%     59.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192957     16.15%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.18%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25965982                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     75563839500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86632.190587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86632.190587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76632.190587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76632.190587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.888029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.888029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1721                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        169090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89960.723954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89960.723954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79960.723954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79960.723954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   654                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  15152624500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15152624500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.996132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          168436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168436                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13468264500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13468264500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       168436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168436                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       241064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       160571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        401635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90227.698994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 85933.633868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88490.853297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80227.698994                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75933.633868                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78490.853297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher           77                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  21320895500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  13791832634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35112728134                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.980242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.999520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       236301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       160494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          396795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  18957885500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  12186892634                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31144778134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.980242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.999520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.987949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       236301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       160494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       396795                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1427                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       558590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       558590                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558590                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           410154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       160571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572663                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86632.190587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90116.594233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 85933.633868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88921.895741                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76632.190587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80116.594233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75933.633868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78921.895741                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5417                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher           77                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5711                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    149094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  36473520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  13791832634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50414446634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.888029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.999520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990027                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             404737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       160494                       # number of demand (read+write) misses
system.l2.demand_misses::total                 566952                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32426150000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  12186892634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44744926634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.888029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.999520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        404737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       160494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            566952                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          410154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       160571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572663                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 86632.190587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90116.594233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 85933.633868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88921.895741                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76632.190587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80116.594233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75933.633868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78921.895741                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 217                       # number of overall hits
system.l2.overall_hits::.cpu.data                5417                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher           77                       # number of overall hits
system.l2.overall_hits::total                    5711                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    149094000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  36473520000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  13791832634                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50414446634                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.888029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.999520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990027                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1721                       # number of overall misses
system.l2.overall_misses::.cpu.data            404737                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       160494                       # number of overall misses
system.l2.overall_misses::total                566952                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    131884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32426150000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  12186892634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44744926634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.888029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.999520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       404737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       160494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           566952                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         534483                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17646                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.016370                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  9717555                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.579762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.362635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     20873.698100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 10027.143717                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.637015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.306004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945397                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           925                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.028229                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.971771                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    567251                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   9717555                       # Number of tag accesses
system.l2.tags.tagsinuse                 30978.784214                       # Cycle average of tags in use
system.l2.tags.total_refs                     1143788                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              525512                       # number of writebacks
system.l2.writebacks::total                    525512                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      69168.31                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                37716.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    525511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    160494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     18966.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       480.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    480.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       445.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    445.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.63                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1457628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1457628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1457628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         342798462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    135932955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480189046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      445089930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1457628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        342798462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    135932955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            925278976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      445089930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            445089930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       202421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.364009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.193384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.932706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        40769     20.14%     20.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51335     25.36%     45.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50130     24.77%     70.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5921      2.93%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23691     11.70%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1959      0.97%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1531      0.76%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2541      1.26%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24544     12.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       202421                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               36279168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                36284928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    5760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33631040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33632704                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       110144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         110144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25903168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     10271616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36284928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33632704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33632704                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       404737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       160494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35768.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39115.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     34187.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       110144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25897408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     10271616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1457628.420271047857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 342722235.547599494457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 135932955.074364662170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61557500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15831653633                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher   5486898436                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       525511                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   3236854.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33631040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 445067908.440518081188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1701002564264                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        30342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1642686                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             495933                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        30342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          404737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       160494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              566952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525511                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525511                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             35715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33535                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000583379250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        30342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.682223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.357590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.539642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30336     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  446680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  100049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    566952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                566952                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      566952                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 80.18                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   454494                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2834310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   75563824500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             21380109569                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  10751447069                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        30342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.318733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.287779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10833     35.70%     35.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              341      1.12%     36.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18467     60.86%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      0.22%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              633      2.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   525511                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525511                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     525511                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.86                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  435420                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           7129736130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                717905580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21058612950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            559.184087                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    229498750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2248220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8156075500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4495945493                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14253087934                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  46181011823                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            416916480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                381549300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1726506720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2023868700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5314792080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2108813700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            42254096580                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          58832989066                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1371173940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7005736620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                727466040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21180130680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            559.268993                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    253371250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2246400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8210472000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4437708234                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   13968965423                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  46446922593                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            421836960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                386638395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1704063840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2023525980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5310489600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2126041560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            42260512425                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          59094736077                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1371857760                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1667846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1667846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1667846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     69917632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     69917632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69917632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3226139989                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2986469823                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            566952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  566952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              566952                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       533942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1100894                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             398516                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525511                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8431                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168436                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        398516                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1711151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1716454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72276160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72491520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75563839500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1189082071                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2907000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         856087500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33632768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1107146                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000490                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1106603     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    543      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1107146                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       571128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1143791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            540                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          534483                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            403573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1084102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1427                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169090                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       401635                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
