{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:22:39 2018 " "Info: Processing started: Tue Jun 26 11:22:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sipo_sr -c sipo_sr " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sipo_sr -c sipo_sr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 312 144 312 328 "CP" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register inst4 inst5 304.04 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 304.04 MHz between source register \"inst4\" and destination register \"inst5\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.925 ns + Longest register register " "Info: + Longest register to register delay is 1.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LC_X2_Y4_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 920 984 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.591 ns) 1.925 ns inst5 2 REG LC_X2_Y4_N9 2 " "Info: 2: + IC(1.334 ns) + CELL(0.591 ns) = 1.925 ns; Loc. = LC_X2_Y4_N9; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { inst4 inst5 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 1016 1080 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 30.70 % ) " "Info: Total cell delay = 0.591 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 69.30 % ) " "Info: Total interconnect delay = 1.334 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { inst4 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.925 ns" { inst4 {} inst5 {} } { 0.000ns 1.334ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.618 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 6.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 312 144 312 328 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.568 ns) + CELL(0.918 ns) 6.618 ns inst5 2 REG LC_X2_Y4_N9 2 " "Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N9; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { CP inst5 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 1016 1080 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.98 % ) " "Info: Total cell delay = 2.050 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 69.02 % ) " "Info: Total interconnect delay = 4.568 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst5 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.618 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 6.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 312 144 312 328 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.568 ns) + CELL(0.918 ns) 6.618 ns inst4 2 REG LC_X2_Y4_N4 2 " "Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { CP inst4 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 920 984 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.98 % ) " "Info: Total cell delay = 2.050 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 69.02 % ) " "Info: Total interconnect delay = 4.568 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst4 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst5 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst4 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 920 984 296 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 1016 1080 296 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { inst4 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.925 ns" { inst4 {} inst5 {} } { 0.000ns 1.334ns } { 0.000ns 0.591ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst5 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst4 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { inst5 {} } {  } {  } "" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 1016 1080 296 "inst5" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst18 A CP 1.027 ns register " "Info: tsu for register \"inst18\" (data pin = \"A\", clock pin = \"CP\") is 1.027 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.312 ns + Longest pin register " "Info: + Longest pin to register delay is 7.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 224 144 312 240 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.119 ns) + CELL(1.061 ns) 7.312 ns inst18 2 REG LC_X2_Y4_N1 2 " "Info: 2: + IC(5.119 ns) + CELL(1.061 ns) = 7.312 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { A inst18 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 440 504 296 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 29.99 % ) " "Info: Total cell delay = 2.193 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.119 ns ( 70.01 % ) " "Info: Total interconnect delay = 5.119 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.312 ns" { A inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.312 ns" { A {} A~combout {} inst18 {} } { 0.000ns 0.000ns 5.119ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 440 504 296 "inst18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.618 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 6.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 312 144 312 328 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.568 ns) + CELL(0.918 ns) 6.618 ns inst18 2 REG LC_X2_Y4_N1 2 " "Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { CP inst18 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 440 504 296 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.98 % ) " "Info: Total cell delay = 2.050 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 69.02 % ) " "Info: Total interconnect delay = 4.568 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst18 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.312 ns" { A inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.312 ns" { A {} A~combout {} inst18 {} } { 0.000ns 0.000ns 5.119ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst18 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q5 inst4 12.120 ns register " "Info: tco from clock \"CP\" to destination pin \"Q5\" through register \"inst4\" is 12.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.618 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 6.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 312 144 312 328 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.568 ns) + CELL(0.918 ns) 6.618 ns inst4 2 REG LC_X2_Y4_N4 2 " "Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { CP inst4 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 920 984 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.98 % ) " "Info: Total cell delay = 2.050 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 69.02 % ) " "Info: Total interconnect delay = 4.568 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst4 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 920 984 296 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.126 ns + Longest register pin " "Info: + Longest register to pin delay is 5.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LC_X2_Y4_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 920 984 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.804 ns) + CELL(2.322 ns) 5.126 ns Q5 2 PIN PIN_6 0 " "Info: 2: + IC(2.804 ns) + CELL(2.322 ns) = 5.126 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'Q5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { inst4 Q5 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 136 1216 1392 152 "Q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 45.30 % ) " "Info: Total cell delay = 2.322 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 54.70 % ) " "Info: Total interconnect delay = 2.804 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { inst4 Q5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { inst4 {} Q5 {} } { 0.000ns 2.804ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst4 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { inst4 Q5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { inst4 {} Q5 {} } { 0.000ns 2.804ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst18 B CP -0.083 ns register " "Info: th for register \"inst18\" (data pin = \"B\", clock pin = \"CP\") is -0.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.618 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 312 144 312 328 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.568 ns) + CELL(0.918 ns) 6.618 ns inst18 2 REG LC_X2_Y4_N1 2 " "Info: 2: + IC(4.568 ns) + CELL(0.918 ns) = 6.618 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { CP inst18 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 440 504 296 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.98 % ) " "Info: Total cell delay = 2.050 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 69.02 % ) " "Info: Total interconnect delay = 4.568 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst18 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 440 504 296 "inst18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.922 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns B 1 PIN PIN_54 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'B'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 240 144 312 256 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.199 ns) + CELL(0.591 ns) 6.922 ns inst18 2 REG LC_X2_Y4_N1 2 " "Info: 2: + IC(5.199 ns) + CELL(0.591 ns) = 6.922 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { B inst18 } "NODE_NAME" } } { "sipo_sr.bdf" "" { Schematic "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/12-2 sipo_sr/sipo_sr.bdf" { { 216 440 504 296 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 24.89 % ) " "Info: Total cell delay = 1.723 ns ( 24.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.199 ns ( 75.11 % ) " "Info: Total interconnect delay = 5.199 ns ( 75.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.922 ns" { B inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.922 ns" { B {} B~combout {} inst18 {} } { 0.000ns 0.000ns 5.199ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { CP inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.618 ns" { CP {} CP~combout {} inst18 {} } { 0.000ns 0.000ns 4.568ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.922 ns" { B inst18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.922 ns" { B {} B~combout {} inst18 {} } { 0.000ns 0.000ns 5.199ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:22:39 2018 " "Info: Processing ended: Tue Jun 26 11:22:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
