Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/rafa/Descargas/Digital/Integrador/integ_tst_isim_beh.exe -prj /home/rafa/Descargas/Digital/Integrador/integ_tst_beh.prj work.integ_tst work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/rafa/Descargas/Digital/Integrador/rsa.v" into library work
Analyzing Verilog file "/home/rafa/Descargas/Digital/Integrador/comp.v" into library work
Analyzing Verilog file "/home/rafa/Descargas/Digital/Integrador/adder.v" into library work
Analyzing Verilog file "/home/rafa/Descargas/Digital/Integrador/booth_mult.v" into library work
Analyzing Verilog file "/home/rafa/Descargas/Digital/Integrador/Integrator.v" into library work
WARNING:HDLCompiler:751 - "/home/rafa/Descargas/Digital/Integrador/Integrator.v" Line 40: Redeclaration of ansi port acx is not allowed
WARNING:HDLCompiler:751 - "/home/rafa/Descargas/Digital/Integrador/Integrator.v" Line 42: Redeclaration of ansi port vx is not allowed
WARNING:HDLCompiler:751 - "/home/rafa/Descargas/Digital/Integrador/Integrator.v" Line 43: Redeclaration of ansi port bussy is not allowed
Analyzing Verilog file "/home/rafa/Descargas/Digital/Integrador/integ_tst.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/rafa/Descargas/Digital/Integrador/integ_tst.v" Line 51: Size mismatch in connection of port <rst>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/rafa/Descargas/Digital/Integrador/integ_tst.v" Line 52: Size mismatch in connection of port <clk>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/rafa/Descargas/Digital/Integrador/integ_tst.v" Line 53: Size mismatch in connection of port <enable>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/rafa/Descargas/Digital/Integrador/Integrator.v" Line 55: Size mismatch in connection of port <clk>. Formal port size is 1-bit while actual signal size is 16-bit.
Completed static elaboration
Fuse Memory Usage: 36936 KB
Fuse CPU Usage: 4090 ms
Compiling module comp
Compiling module rsa
Compiling module adder
Compiling module booth_mult
Compiling module Integrator
Compiling module integ_tst
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /home/rafa/Descargas/Digital/Integrador/integ_tst_isim_beh.exe
Fuse Memory Usage: 75876 KB
Fuse CPU Usage: 4220 ms
GCC CPU Usage: 4790 ms
