/* autogenerated with parsecfg: do not edit. */

union hd_phy_cmdReg {
 struct { uint32_t

 /* sorting 6 */
#define hd_phy_cmd_cmd_SHIFT 0
#define hd_phy_cmd_cmd_WIDTH 3
#define hd_phy_cmd_dti_wrlvl_mode_SHIFT 8
#define hd_phy_cmd_dti_wrlvl_mode_WIDTH 2
#define hd_phy_cmd_dti_rdlvl_mode_SHIFT 10
#define hd_phy_cmd_dti_rdlvl_mode_WIDTH 2
#define hd_phy_cmd_dti_rdlvl_gate_mode_SHIFT 12
#define hd_phy_cmd_dti_rdlvl_gate_mode_WIDTH 2
#define hd_phy_cmd_dti_init_complete_SHIFT 14
#define hd_phy_cmd_dti_init_complete_WIDTH 1
#define hd_phy_cmd_cmd_busy_SHIFT 15
#define hd_phy_cmd_cmd_busy_WIDTH 1

 cmd:3, /*[2:0]  */
 hole0:5,
 dti_wrlvl_mode:2, /*[9:8] ,RO */
 dti_rdlvl_mode:2, /*[11:10] ,RO */
 dti_rdlvl_gate_mode:2, /*[13:12] ,RO */
 dti_init_complete:1, /*[14:14] ,RO */
 cmd_busy:1, /*[15:15] ,RO */
 hole1:16;
 } bits;

 uint32_t value;
};

union hd_phy1_wrlvl_delay10Reg {
 struct { uint32_t

 /* sorting 2 */
#define hd_phy1_wrlvl_delay10_y0_SHIFT 0
#define hd_phy1_wrlvl_delay10_y0_WIDTH 9
#define hd_phy1_wrlvl_delay10_y1_SHIFT 16
#define hd_phy1_wrlvl_delay10_y1_WIDTH 9

 y0:9, /*[8:0]  */
 hole0:7,
 y1:9, /*[24:16]  */
 hole1:7;
 } bits;

 uint32_t value;
};

union hd_phy0_wrlvl_delay10Reg {
 struct { uint32_t

 /* sorting 2 */
#define hd_phy0_wrlvl_delay10_y0_SHIFT 0
#define hd_phy0_wrlvl_delay10_y0_WIDTH 9
#define hd_phy0_wrlvl_delay10_y1_SHIFT 16
#define hd_phy0_wrlvl_delay10_y1_WIDTH 9

 y0:9, /*[8:0]  */
 hole0:7,
 y1:9, /*[24:16]  */
 hole1:7;
 } bits;

 uint32_t value;
};

union hd_phy01_wrlvl_respReg {
 struct { uint32_t

 /* sorting 4 */
#define hd_phy01_wrlvl_resp_y0_wrlvl_resp0_SHIFT 0
#define hd_phy01_wrlvl_resp_y0_wrlvl_resp0_WIDTH 8
#define hd_phy01_wrlvl_resp_y0_wrlvl_resp1_SHIFT 8
#define hd_phy01_wrlvl_resp_y0_wrlvl_resp1_WIDTH 8
#define hd_phy01_wrlvl_resp_y1_wrlvl_resp0_SHIFT 16
#define hd_phy01_wrlvl_resp_y1_wrlvl_resp0_WIDTH 8
#define hd_phy01_wrlvl_resp_y1_wrlvl_resp1_SHIFT 24
#define hd_phy01_wrlvl_resp_y1_wrlvl_resp1_WIDTH 8

 y0_wrlvl_resp0:8, /*[7:0] ,RO */
 y0_wrlvl_resp1:8, /*[15:8] ,RO */
 y1_wrlvl_resp0:8, /*[23:16] ,RO */
 y1_wrlvl_resp1:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hd_phy01_skew_dm_dqs_wrsel_modReg {
 struct { uint32_t

 /* sorting 8 */
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod0_SHIFT 0
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod1_SHIFT 4
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod2_SHIFT 8
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod3_SHIFT 12
#define hd_phy01_skew_dm_dqs_wrsel_mod_m_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod0_SHIFT 16
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod1_SHIFT 20
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod2_SHIFT 24
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod3_SHIFT 28
#define hd_phy01_skew_dm_dqs_wrsel_mod_qs_wrsel_mod3_WIDTH 3

 m_wrsel_mod0:3, /*[2:0]  */
 hole0:1,
 m_wrsel_mod1:3, /*[6:4]  */
 hole1:1,
 m_wrsel_mod2:3, /*[10:8]  */
 hole2:1,
 m_wrsel_mod3:3, /*[14:12]  */
 hole3:1,
 qs_wrsel_mod0:3, /*[18:16]  */
 hole4:1,
 qs_wrsel_mod1:3, /*[22:20]  */
 hole5:1,
 qs_wrsel_mod2:3, /*[26:24]  */
 hole6:1,
 qs_wrsel_mod3:3, /*[30:28]  */
 hole7:1;
 } bits;

 uint32_t value;
};

union hd_phy01_skew_bank_wrsel_mod3Reg {
 struct { uint32_t

 /* sorting 8 */
#define hd_phy01_skew_bank_wrsel_mod3_k0_wrsel_mod3_SHIFT 0
#define hd_phy01_skew_bank_wrsel_mod3_k0_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k1_wrsel_mod3_SHIFT 4
#define hd_phy01_skew_bank_wrsel_mod3_k1_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k2_wrsel_mod3_SHIFT 8
#define hd_phy01_skew_bank_wrsel_mod3_k2_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k3_wrsel_mod3_SHIFT 12
#define hd_phy01_skew_bank_wrsel_mod3_k3_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k4_wrsel_mod3_SHIFT 16
#define hd_phy01_skew_bank_wrsel_mod3_k4_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k5_wrsel_mod3_SHIFT 20
#define hd_phy01_skew_bank_wrsel_mod3_k5_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k6_wrsel_mod3_SHIFT 24
#define hd_phy01_skew_bank_wrsel_mod3_k6_wrsel_mod3_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod3_k7_wrsel_mod3_SHIFT 28
#define hd_phy01_skew_bank_wrsel_mod3_k7_wrsel_mod3_WIDTH 3

 k0_wrsel_mod3:3, /*[2:0]  */
 hole0:1,
 k1_wrsel_mod3:3, /*[6:4]  */
 hole1:1,
 k2_wrsel_mod3:3, /*[10:8]  */
 hole2:1,
 k3_wrsel_mod3:3, /*[14:12]  */
 hole3:1,
 k4_wrsel_mod3:3, /*[18:16]  */
 hole4:1,
 k5_wrsel_mod3:3, /*[22:20]  */
 hole5:1,
 k6_wrsel_mod3:3, /*[26:24]  */
 hole6:1,
 k7_wrsel_mod3:3, /*[30:28]  */
 hole7:1;
 } bits;

 uint32_t value;
};

union hd_phy01_skew_bank_wrsel_mod2Reg {
 struct { uint32_t

 /* sorting 8 */
#define hd_phy01_skew_bank_wrsel_mod2_k0_wrsel_mod2_SHIFT 0
#define hd_phy01_skew_bank_wrsel_mod2_k0_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k1_wrsel_mod2_SHIFT 4
#define hd_phy01_skew_bank_wrsel_mod2_k1_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k2_wrsel_mod2_SHIFT 8
#define hd_phy01_skew_bank_wrsel_mod2_k2_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k3_wrsel_mod2_SHIFT 12
#define hd_phy01_skew_bank_wrsel_mod2_k3_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k4_wrsel_mod2_SHIFT 16
#define hd_phy01_skew_bank_wrsel_mod2_k4_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k5_wrsel_mod2_SHIFT 20
#define hd_phy01_skew_bank_wrsel_mod2_k5_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k6_wrsel_mod2_SHIFT 24
#define hd_phy01_skew_bank_wrsel_mod2_k6_wrsel_mod2_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod2_k7_wrsel_mod2_SHIFT 28
#define hd_phy01_skew_bank_wrsel_mod2_k7_wrsel_mod2_WIDTH 3

 k0_wrsel_mod2:3, /*[2:0]  */
 hole0:1,
 k1_wrsel_mod2:3, /*[6:4]  */
 hole1:1,
 k2_wrsel_mod2:3, /*[10:8]  */
 hole2:1,
 k3_wrsel_mod2:3, /*[14:12]  */
 hole3:1,
 k4_wrsel_mod2:3, /*[18:16]  */
 hole4:1,
 k5_wrsel_mod2:3, /*[22:20]  */
 hole5:1,
 k6_wrsel_mod2:3, /*[26:24]  */
 hole6:1,
 k7_wrsel_mod2:3, /*[30:28]  */
 hole7:1;
 } bits;

 uint32_t value;
};

union hd_phy01_skew_bank_wrsel_mod1Reg {
 struct { uint32_t

 /* sorting 8 */
#define hd_phy01_skew_bank_wrsel_mod1_k0_wrsel_mod1_SHIFT 0
#define hd_phy01_skew_bank_wrsel_mod1_k0_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k1_wrsel_mod1_SHIFT 4
#define hd_phy01_skew_bank_wrsel_mod1_k1_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k2_wrsel_mod1_SHIFT 8
#define hd_phy01_skew_bank_wrsel_mod1_k2_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k3_wrsel_mod1_SHIFT 12
#define hd_phy01_skew_bank_wrsel_mod1_k3_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k4_wrsel_mod1_SHIFT 16
#define hd_phy01_skew_bank_wrsel_mod1_k4_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k5_wrsel_mod1_SHIFT 20
#define hd_phy01_skew_bank_wrsel_mod1_k5_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k6_wrsel_mod1_SHIFT 24
#define hd_phy01_skew_bank_wrsel_mod1_k6_wrsel_mod1_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod1_k7_wrsel_mod1_SHIFT 28
#define hd_phy01_skew_bank_wrsel_mod1_k7_wrsel_mod1_WIDTH 3

 k0_wrsel_mod1:3, /*[2:0]  */
 hole0:1,
 k1_wrsel_mod1:3, /*[6:4]  */
 hole1:1,
 k2_wrsel_mod1:3, /*[10:8]  */
 hole2:1,
 k3_wrsel_mod1:3, /*[14:12]  */
 hole3:1,
 k4_wrsel_mod1:3, /*[18:16]  */
 hole4:1,
 k5_wrsel_mod1:3, /*[22:20]  */
 hole5:1,
 k6_wrsel_mod1:3, /*[26:24]  */
 hole6:1,
 k7_wrsel_mod1:3, /*[30:28]  */
 hole7:1;
 } bits;

 uint32_t value;
};

union hd_phy01_skew_bank_wrsel_mod0Reg {
 struct { uint32_t

 /* sorting 8 */
#define hd_phy01_skew_bank_wrsel_mod0_k0_wrsel_mod0_SHIFT 0
#define hd_phy01_skew_bank_wrsel_mod0_k0_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k1_wrsel_mod0_SHIFT 4
#define hd_phy01_skew_bank_wrsel_mod0_k1_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k2_wrsel_mod0_SHIFT 8
#define hd_phy01_skew_bank_wrsel_mod0_k2_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k3_wrsel_mod0_SHIFT 12
#define hd_phy01_skew_bank_wrsel_mod0_k3_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k4_wrsel_mod0_SHIFT 16
#define hd_phy01_skew_bank_wrsel_mod0_k4_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k5_wrsel_mod0_SHIFT 20
#define hd_phy01_skew_bank_wrsel_mod0_k5_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k6_wrsel_mod0_SHIFT 24
#define hd_phy01_skew_bank_wrsel_mod0_k6_wrsel_mod0_WIDTH 3
#define hd_phy01_skew_bank_wrsel_mod0_k7_wrsel_mod0_SHIFT 28
#define hd_phy01_skew_bank_wrsel_mod0_k7_wrsel_mod0_WIDTH 3

 k0_wrsel_mod0:3, /*[2:0]  */
 hole0:1,
 k1_wrsel_mod0:3, /*[6:4]  */
 hole1:1,
 k2_wrsel_mod0:3, /*[10:8]  */
 hole2:1,
 k3_wrsel_mod0:3, /*[14:12]  */
 hole3:1,
 k4_wrsel_mod0:3, /*[18:16]  */
 hole4:1,
 k5_wrsel_mod0:3, /*[22:20]  */
 hole5:1,
 k6_wrsel_mod0:3, /*[26:24]  */
 hole6:1,
 k7_wrsel_mod0:3, /*[30:28]  */
 hole7:1;
 } bits;

 uint32_t value;
};

union hd_phy01_rdlvl_respReg {
 struct { uint32_t

 /* sorting 2 */
#define hd_phy01_rdlvl_resp_y0_rdlvl_resp0_SHIFT 0
#define hd_phy01_rdlvl_resp_y0_rdlvl_resp0_WIDTH 16
#define hd_phy01_rdlvl_resp_y1_rdlvl_resp0_SHIFT 16
#define hd_phy01_rdlvl_resp_y1_rdlvl_resp0_WIDTH 16

 y0_rdlvl_resp0:16, /*[15:0] ,RO */
 y1_rdlvl_resp0:16; /*[31:16] ,RO */
 } bits;

 uint32_t value;
};

union hd_phy01_loopback_statusReg {
 struct { uint32_t

 /* sorting 3 */
#define hd_phy01_loopback_status_data_SHIFT 0
#define hd_phy01_loopback_status_data_WIDTH 30
#define hd_phy01_loopback_status_abort_SHIFT 30
#define hd_phy01_loopback_status_abort_WIDTH 1
#define hd_phy01_loopback_status_busy_SHIFT 31
#define hd_phy01_loopback_status_busy_WIDTH 1

 data:30, /*[29:0]  */
 abort:1, /*[30:30]  */
 busy:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union hd_phy01_io_cfgReg {
 struct { uint32_t

 /* sorting 9 */
#define hd_phy01_io_cfg_ren75_SHIFT 0
#define hd_phy01_io_cfg_ren75_WIDTH 1
#define hd_phy01_io_cfg_ren150_SHIFT 1
#define hd_phy01_io_cfg_ren150_WIDTH 1
#define hd_phy01_io_cfg_sl_SHIFT 2
#define hd_phy01_io_cfg_sl_WIDTH 3
#define hd_phy01_io_cfg_fena_rcv_SHIFT 5
#define hd_phy01_io_cfg_fena_rcv_WIDTH 1
#define hd_phy01_io_cfg_hs_SHIFT 6
#define hd_phy01_io_cfg_hs_WIDTH 1
#define hd_phy01_io_cfg_bl_en_SHIFT 7
#define hd_phy01_io_cfg_bl_en_WIDTH 1
#define hd_phy01_io_cfg_bl_SHIFT 8
#define hd_phy01_io_cfg_bl_WIDTH 1
#define hd_phy01_io_cfg_lpddr1_en_SHIFT 9
#define hd_phy01_io_cfg_lpddr1_en_WIDTH 1
#define hd_phy01_io_cfg_lpddr2_en_SHIFT 10
#define hd_phy01_io_cfg_lpddr2_en_WIDTH 1

 ren75:1, /*[0:0]  */
 ren150:1, /*[1:1]  */
 sl:3, /*[4:2]  */
 fena_rcv:1, /*[5:5]  */
 hs:1, /*[6:6]  */
 bl_en:1, /*[7:7]  */
 bl:1, /*[8:8]  */
 lpddr1_en:1, /*[9:9]  */
 lpddr2_en:1, /*[10:10]  */
 hole0:21;
 } bits;

 uint32_t value;
};

union hd_phy01_dll_statusReg {
 struct { uint32_t

 /* sorting 4 */
#define hd_phy01_dll_status_unfl_SHIFT 0
#define hd_phy01_dll_status_unfl_WIDTH 4
#define hd_phy01_dll_status_ovfl_SHIFT 4
#define hd_phy01_dll_status_ovfl_WIDTH 4
#define hd_phy01_dll_status_unfl_ctl_SHIFT 16
#define hd_phy01_dll_status_unfl_ctl_WIDTH 1
#define hd_phy01_dll_status_ovfl_ctl_SHIFT 17
#define hd_phy01_dll_status_ovfl_ctl_WIDTH 1

 unfl:4, /*[3:0] ,RO */
 ovfl:4, /*[7:4] ,RO */
 hole0:8,
 unfl_ctl:1, /*[16:16] ,RO */
 ovfl_ctl:1, /*[17:17] ,RO */
 hole1:14;
 } bits;

 uint32_t value;
};

union hd_phy01_dll_limitReg {
 struct { uint32_t

 /* sorting 4 */
#define hd_phy01_dll_limit_t0_SHIFT 0
#define hd_phy01_dll_limit_t0_WIDTH 7
#define hd_phy01_dll_limit_t1_SHIFT 8
#define hd_phy01_dll_limit_t1_WIDTH 7
#define hd_phy01_dll_limit_t2_SHIFT 16
#define hd_phy01_dll_limit_t2_WIDTH 7
#define hd_phy01_dll_limit_t3_SHIFT 24
#define hd_phy01_dll_limit_t3_WIDTH 7

 t0:7, /*[6:0]  */
 hole0:1,
 t1:7, /*[14:8]  */
 hole1:1,
 t2:7, /*[22:16]  */
 hole2:1,
 t3:7, /*[30:24]  */
 hole3:1;
 } bits;

 uint32_t value;
};

union hd_phy01_dll_ctlReg {
 struct { uint32_t

 /* sorting 3 */
#define hd_phy01_dll_ctl_limit_ctl_SHIFT 0
#define hd_phy01_dll_ctl_limit_ctl_WIDTH 7
#define hd_phy01_dll_ctl_bypctl_ctl_SHIFT 16
#define hd_phy01_dll_ctl_bypctl_ctl_WIDTH 5
#define hd_phy01_dll_ctl_bypfc_ctl_SHIFT 21
#define hd_phy01_dll_ctl_bypfc_ctl_WIDTH 3

 limit_ctl:7, /*[6:0]  */
 hole0:9,
 bypctl_ctl:5, /*[20:16]  */
 bypfc_ctl:3, /*[23:21]  */
 hole1:8;
 } bits;

 uint32_t value;
};

union hd_phy01_dll_cfgReg {
 struct { uint32_t

 /* sorting 6 */
#define hd_phy01_dll_cfg_en_SHIFT 0
#define hd_phy01_dll_cfg_en_WIDTH 4
#define hd_phy01_dll_cfg_byp_SHIFT 4
#define hd_phy01_dll_cfg_byp_WIDTH 4
#define hd_phy01_dll_cfg_updt_en_SHIFT 8
#define hd_phy01_dll_cfg_updt_en_WIDTH 4
#define hd_phy01_dll_cfg_en_ctl_SHIFT 16
#define hd_phy01_dll_cfg_en_ctl_WIDTH 1
#define hd_phy01_dll_cfg_byp_ctl_SHIFT 20
#define hd_phy01_dll_cfg_byp_ctl_WIDTH 1
#define hd_phy01_dll_cfg_updt_ctl_en_SHIFT 24
#define hd_phy01_dll_cfg_updt_ctl_en_WIDTH 1

 en:4, /*[3:0]  */
 byp:4, /*[7:4]  */
 updt_en:4, /*[11:8]  */
 hole0:4,
 en_ctl:1, /*[16:16]  */
 hole1:3,
 byp_ctl:1, /*[20:20]  */
 hole2:3,
 updt_ctl_en:1, /*[24:24]  */
 hole3:7;
 } bits;

 uint32_t value;
};

union hd_phy01_dll_byp_compReg {
 struct { uint32_t

 /* sorting 8 */
#define hd_phy01_dll_byp_comp_byp0_SHIFT 0
#define hd_phy01_dll_byp_comp_byp0_WIDTH 5
#define hd_phy01_dll_byp_comp_comp0_SHIFT 5
#define hd_phy01_dll_byp_comp_comp0_WIDTH 3
#define hd_phy01_dll_byp_comp_byp1_SHIFT 8
#define hd_phy01_dll_byp_comp_byp1_WIDTH 5
#define hd_phy01_dll_byp_comp_comp1_SHIFT 13
#define hd_phy01_dll_byp_comp_comp1_WIDTH 3
#define hd_phy01_dll_byp_comp_byp2_SHIFT 16
#define hd_phy01_dll_byp_comp_byp2_WIDTH 5
#define hd_phy01_dll_byp_comp_comp2_SHIFT 21
#define hd_phy01_dll_byp_comp_comp2_WIDTH 3
#define hd_phy01_dll_byp_comp_byp3_SHIFT 24
#define hd_phy01_dll_byp_comp_byp3_WIDTH 5
#define hd_phy01_dll_byp_comp_comp3_SHIFT 29
#define hd_phy01_dll_byp_comp_comp3_WIDTH 3

 byp0:5, /*[4:0]  */
 comp0:3, /*[7:5]  */
 byp1:5, /*[12:8]  */
 comp1:3, /*[15:13]  */
 byp2:5, /*[20:16]  */
 comp2:3, /*[23:21]  */
 byp3:5, /*[28:24]  */
 comp3:3; /*[31:29]  */
 } bits;

 uint32_t value;
};

union hd_phy01_compReg {
 struct { uint32_t

 /* sorting 10 */
#define hd_phy01_comp_byp_n_drv_SHIFT 0
#define hd_phy01_comp_byp_n_drv_WIDTH 4
#define hd_phy01_comp_byp_p_drv_SHIFT 4
#define hd_phy01_comp_byp_p_drv_WIDTH 4
#define hd_phy01_comp_byp_drv_comp_SHIFT 8
#define hd_phy01_comp_byp_drv_comp_WIDTH 1
#define hd_phy01_comp_comp_en_drv_SHIFT 9
#define hd_phy01_comp_comp_en_drv_WIDTH 1
#define hd_phy01_comp_update_en_drv_comp_SHIFT 10
#define hd_phy01_comp_update_en_drv_comp_WIDTH 1
#define hd_phy01_comp_byp_rtt_SHIFT 16
#define hd_phy01_comp_byp_rtt_WIDTH 3
#define hd_phy01_comp_byp_rtt_comp_SHIFT 20
#define hd_phy01_comp_byp_rtt_comp_WIDTH 1
#define hd_phy01_comp_comp_en_rtt_SHIFT 21
#define hd_phy01_comp_comp_en_rtt_WIDTH 1
#define hd_phy01_comp_update_en_rtt_comp_SHIFT 22
#define hd_phy01_comp_update_en_rtt_comp_WIDTH 1
#define hd_phy01_comp_mvg_en_SHIFT 24
#define hd_phy01_comp_mvg_en_WIDTH 1

 byp_n_drv:4, /*[3:0]  */
 byp_p_drv:4, /*[7:4]  */
 byp_drv_comp:1, /*[8:8]  */
 comp_en_drv:1, /*[9:9]  */
 update_en_drv_comp:1, /*[10:10]  */
 hole0:5,
 byp_rtt:3, /*[18:16]  */
 hole1:1,
 byp_rtt_comp:1, /*[20:20]  */
 comp_en_rtt:1, /*[21:21]  */
 update_en_rtt_comp:1, /*[22:22]  */
 hole2:1,
 mvg_en:1, /*[24:24]  */
 hole3:7;
 } bits;

 uint32_t value;
};

union hd_phy01_cfg_2Reg {
 struct { uint32_t

 /* sorting 16 */
#define hd_phy01_cfg_2_sel_mod0_SHIFT 0
#define hd_phy01_cfg_2_sel_mod0_WIDTH 2
#define hd_phy01_cfg_2_sel_mod1_SHIFT 2
#define hd_phy01_cfg_2_sel_mod1_WIDTH 2
#define hd_phy01_cfg_2_sel_mod2_SHIFT 4
#define hd_phy01_cfg_2_sel_mod2_WIDTH 2
#define hd_phy01_cfg_2_sel_mod3_SHIFT 6
#define hd_phy01_cfg_2_sel_mod3_WIDTH 2
#define hd_phy01_cfg_2_neg_mod0_SHIFT 8
#define hd_phy01_cfg_2_neg_mod0_WIDTH 2
#define hd_phy01_cfg_2_neg_mod1_SHIFT 10
#define hd_phy01_cfg_2_neg_mod1_WIDTH 2
#define hd_phy01_cfg_2_neg_mod2_SHIFT 12
#define hd_phy01_cfg_2_neg_mod2_WIDTH 2
#define hd_phy01_cfg_2_neg_mod3_SHIFT 14
#define hd_phy01_cfg_2_neg_mod3_WIDTH 2
#define hd_phy01_cfg_2_compsel_mod0_SHIFT 16
#define hd_phy01_cfg_2_compsel_mod0_WIDTH 2
#define hd_phy01_cfg_2_compsel_mod1_SHIFT 18
#define hd_phy01_cfg_2_compsel_mod1_WIDTH 2
#define hd_phy01_cfg_2_compsel_mod2_SHIFT 20
#define hd_phy01_cfg_2_compsel_mod2_WIDTH 2
#define hd_phy01_cfg_2_compsel_mod3_SHIFT 22
#define hd_phy01_cfg_2_compsel_mod3_WIDTH 2
#define hd_phy01_cfg_2_compneg_mod0_SHIFT 24
#define hd_phy01_cfg_2_compneg_mod0_WIDTH 2
#define hd_phy01_cfg_2_compneg_mod1_SHIFT 26
#define hd_phy01_cfg_2_compneg_mod1_WIDTH 2
#define hd_phy01_cfg_2_compneg_mod2_SHIFT 28
#define hd_phy01_cfg_2_compneg_mod2_WIDTH 2
#define hd_phy01_cfg_2_compneg_mod3_SHIFT 30
#define hd_phy01_cfg_2_compneg_mod3_WIDTH 2

 sel_mod0:2, /*[1:0]  */
 sel_mod1:2, /*[3:2]  */
 sel_mod2:2, /*[5:4]  */
 sel_mod3:2, /*[7:6]  */
 neg_mod0:2, /*[9:8]  */
 neg_mod1:2, /*[11:10]  */
 neg_mod2:2, /*[13:12]  */
 neg_mod3:2, /*[15:14]  */
 compsel_mod0:2, /*[17:16] ,RO */
 compsel_mod1:2, /*[19:18] ,RO */
 compsel_mod2:2, /*[21:20] ,RO */
 compsel_mod3:2, /*[23:22] ,RO */
 compneg_mod0:2, /*[25:24] ,RO */
 compneg_mod1:2, /*[27:26] ,RO */
 compneg_mod2:2, /*[29:28] ,RO */
 compneg_mod3:2; /*[31:30] ,RO */
 } bits;

 uint32_t value;
};

union hd_phy01_cfg_1Reg {
 struct { uint32_t

 /* sorting 9 */
#define hd_phy01_cfg_1_dq_skew_wr_SHIFT 0
#define hd_phy01_cfg_1_dq_skew_wr_WIDTH 1
#define hd_phy01_cfg_1_dq_skew_rd_SHIFT 4
#define hd_phy01_cfg_1_dq_skew_rd_WIDTH 4
#define hd_phy01_cfg_1_dqs_skew_SHIFT 8
#define hd_phy01_cfg_1_dqs_skew_WIDTH 1
#define hd_phy01_cfg_1_dti_clk_disable_SHIFT 12
#define hd_phy01_cfg_1_dti_clk_disable_WIDTH 1
#define hd_phy01_cfg_1_odis_override_SHIFT 13
#define hd_phy01_cfg_1_odis_override_WIDTH 1
#define hd_phy01_cfg_1_rensel_SHIFT 16
#define hd_phy01_cfg_1_rensel_WIDTH 3
#define hd_phy01_cfg_1_next_rensel_SHIFT 19
#define hd_phy01_cfg_1_next_rensel_WIDTH 3
#define hd_phy01_cfg_1_next_rensel_vld_SHIFT 22
#define hd_phy01_cfg_1_next_rensel_vld_WIDTH 1
#define hd_phy01_cfg_1_comp_SHIFT 24
#define hd_phy01_cfg_1_comp_WIDTH 1

 dq_skew_wr:1, /*[0:0]  */
 hole0:3,
 dq_skew_rd:4, /*[7:4]  */
 dqs_skew:1, /*[8:8]  */
 hole1:3,
 dti_clk_disable:1, /*[12:12]  */
 odis_override:1, /*[13:13]  */
 hole2:2,
 rensel:3, /*[18:16]  */
 next_rensel:3, /*[21:19]  */
 next_rensel_vld:1, /*[22:22] ,NO_MEM */
 hole3:1,
 comp:1, /*[24:24]  */
 hole4:7;
 } bits;

 uint32_t value;
};

struct phy2 {
 union hd_phy_cmdReg hd_phy_cmd; /* +0x00000000 ,NO_TEST */
 union hd_phy0_wrlvl_delay10Reg hd_phy0_wrlvl_delay10; /* +0x00000004 ,NO_BE */
 union hd_phy1_wrlvl_delay10Reg hd_phy1_wrlvl_delay10; /* +0x00000008 ,NO_BE */
 union hd_phy01_wrlvl_respReg hd_phy01_wrlvl_resp; /* +0x0000000c ,RO */
 uint32_t hd_phy0_rdlvl_delay0; /* +0x00000010 ,NO_BE */
 uint32_t hd_phy0_rdlvl_delay1; /* +0x00000014 ,NO_BE */
 uint32_t hd_phy1_rdlvl_delay0; /* +0x00000018 ,NO_BE */
 uint32_t hd_phy1_rdlvl_delay1; /* +0x0000001c ,NO_BE */
 union hd_phy01_rdlvl_respReg hd_phy01_rdlvl_resp; /* +0x00000020 ,RO */
 union hd_phy01_cfg_1Reg hd_phy01_cfg_1; /* +0x00000024  */
 union hd_phy01_skew_bank_wrsel_mod0Reg hd_phy01_skew_bank_wrsel_mod0; /* +0x00000028 ,NO_BE */
 union hd_phy01_skew_bank_wrsel_mod1Reg hd_phy01_skew_bank_wrsel_mod1; /* +0x0000002c ,NO_BE */
 union hd_phy01_skew_bank_wrsel_mod2Reg hd_phy01_skew_bank_wrsel_mod2; /* +0x00000030 ,NO_BE */
 union hd_phy01_skew_bank_wrsel_mod3Reg hd_phy01_skew_bank_wrsel_mod3; /* +0x00000034 ,NO_BE */
 union hd_phy01_skew_dm_dqs_wrsel_modReg hd_phy01_skew_dm_dqs_wrsel_mod; /* +0x00000038 ,NO_BE */
 union hd_phy01_cfg_2Reg hd_phy01_cfg_2; /* +0x0000003c  */
 union hd_phy01_io_cfgReg hd_phy01_io_cfg; /* +0x00000040 ,NO_BE */
 union hd_phy01_dll_cfgReg hd_phy01_dll_cfg; /* +0x00000044 ,NO_BE */
 union hd_phy01_dll_statusReg hd_phy01_dll_status; /* +0x00000048 ,RO */
 union hd_phy01_dll_limitReg hd_phy01_dll_limit; /* +0x0000004c  */
 union hd_phy01_dll_ctlReg hd_phy01_dll_ctl; /* +0x00000050  */
 union hd_phy01_dll_byp_compReg hd_phy01_dll_byp_comp; /* +0x00000054 ,NO_BE */
 union hd_phy01_compReg hd_phy01_comp; /* +0x00000058 ,NO_BE */
 union hd_phy01_loopback_statusReg hd_phy01_loopback_status; /* +0x0000005c ,NO_TEST */
};
