// Seed: 3314009137
module module_0 ();
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1
);
  logic id_3;
  ;
  localparam id_4 = 1;
  assign id_1 = id_3;
  assign id_3 = id_3 % id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    output wor id_5
);
  wire id_7;
  id_8[1 : 1'b0] (
      id_4, id_1
  );
  module_0 modCall_1 ();
endmodule
