# https://github.com/dalance/svls

[verilog]
include_paths = []

[option]
linter = true

