{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4351, "design__instance__area": 76057.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05824100971221924, "power__switching__total": 0.022319694980978966, "power__leakage__total": 1.1268490425209166e-06, "power__total": 0.08056183159351349, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5535605464029384, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5626677061315066, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5949546579352805, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2850912919765625, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.594955, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.223692, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7962217777135823, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8121411550916106, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.12958612327761382, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.5835787573917264, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -64.44099125599423, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.5835787573917264, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.337063, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.583579, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 52, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4456047046368133, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.45152469152729946, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27164704587963473, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.308921341695681, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.271647, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.718707, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 81, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.44290297682997787, "clock__skew__worst_setup": 0.44805935230253047, "timing__hold__ws": 0.10253154171457741, "timing__setup__ws": -2.6980294317911704, "timing__hold__tns": 0, "timing__setup__tns": -74.11618906166056, "timing__hold__wns": 0, "timing__setup__wns": -2.6980294317911704, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.269343, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 194, "timing__setup_r2r__ws": -2.69803, "timing__setup_r2r_vio__count": 161, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4351, "design__instance__area__stdcell": 76057.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.481797, "design__instance__utilization__stdcell": 0.481797, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11422291, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 76954.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 212, "design__instance__count__class:clock_buffer": 117, "design__instance__count__class:clock_inverter": 52, "design__instance__count__setup_buffer": 82, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 869, "antenna_diodes_count": 0, "route__net": 2200, "route__net__special": 2, "route__drc_errors__iter:1": 300, "route__wirelength__iter:1": 87534, "route__drc_errors__iter:2": 47, "route__wirelength__iter:2": 86962, "route__drc_errors__iter:3": 38, "route__wirelength__iter:3": 86944, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 86934, "route__drc_errors": 0, "route__wirelength": 86934, "route__vias": 14682, "route__vias__singlecut": 14682, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 646.28, "design__instance__count__class:fill_cell": 6831, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5494512778056753, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5574265651286265, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5913323331703896, "timing__setup__ws__corner:min_tt_025C_5v00": 2.334555281836229, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.591332, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.276089, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7889022991498245, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8029008796186251, "timing__hold__ws__corner:min_ss_125C_4v50": 0.15297852306804813, "timing__setup__ws__corner:min_ss_125C_4v50": -2.488217702306788, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -56.84420206548118, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.488217702306788, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.330839, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.488218, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 52, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44290297682997787, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.44805935230253047, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26934277792685607, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.347824889846444, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.269343, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.767776, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5588117904356282, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5693966570517649, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5994446220184544, "timing__setup__ws__corner:max_tt_025C_5v00": 2.226043856697293, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.599445, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.161203, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8051127770131424, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8235535819737079, "timing__hold__ws__corner:max_ss_125C_4v50": 0.10253154171457741, "timing__setup__ws__corner:max_ss_125C_4v50": -2.6980294317911704, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -74.11618906166056, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.6980294317911704, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.344784, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 68, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.69803, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 57, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4488811394085997, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4559344975058284, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2745028726466463, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.256054740213911, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.274503, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.659133, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 78, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99842, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00158199, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0018052, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000407087, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0018052, "design_powergrid__voltage__worst": 0.0018052, "design_powergrid__voltage__worst__net:VDD": 4.99842, "design_powergrid__drop__worst": 0.0018052, "design_powergrid__drop__worst__net:VDD": 0.00158199, "design_powergrid__voltage__worst__net:VSS": 0.0018052, "design_powergrid__drop__worst__net:VSS": 0.0018052, "ir__voltage__worst": 5, "ir__drop__avg": 0.000419, "ir__drop__worst": 0.00158, "design__xor_difference__count": 0}