cocci_test_suite() {
	enum dpu_clk_ctrl_type cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 93 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 92 */;
	struct split_pipe_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 55 */;
	struct dpu_hw_blk_ops cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 316 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 297 */;
	struct dpu_hw_blk_reg_map *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 295 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 294 */;
	const struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 293 */;
	enum dpu_mdp cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 292 */;
	const struct dpu_mdp_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 292 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 281 */;
	struct dpu_hw_mdp_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 280 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 280 */;
	struct dpu_hw_blk_reg_map cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 254 */;
	struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 252 */;
	const u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 160 */[PINGPONG_MAX];
	struct dpu_vsync_source_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 156 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 130 */;
	struct dpu_danger_safe_status *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 127 */;
	struct dpu_hw_mdp *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c 126 */;
}
