// Seed: 4032152181
module module_0;
  assign id_1 = !"";
  always_comb @(negedge -1'd0 or posedge 1 or posedge -1) id_2 = -1;
  integer id_3 (
      -1,
      id_2
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    id_10,
    input uwire id_3,
    output tri id_4,
    output supply1 id_5,
    output wire id_6,
    output supply0 id_7,
    input uwire id_8
);
  assign id_7 = -1;
  id_11(
      .id_0(-1 <= id_4), .id_1()
  );
  assign id_4 = -1'b0 ? -1'b0 : -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
