Analysis & Synthesis report for aula_220819
Thu Aug 22 21:20:06 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Aug 22 21:20:06 2019               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; aula_220819                                     ;
; Top-level Entity Name              ; aula_220819                                     ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; aula_220819        ; aula_220819        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Aug 22 21:19:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aula_220819 -c aula_220819
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "aula_220819-qsys.qsys"
Info (12250): 2019.08.22.21:19:50 Progress: Loading aula_220819/aula_220819-qsys.qsys
Info (12250): 2019.08.22.21:19:51 Progress: Reading input file
Info (12250): 2019.08.22.21:19:51 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2019.08.22.21:19:51 Progress: Parameterizing module clk_0
Info (12250): 2019.08.22.21:19:51 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Info (12250): 2019.08.22.21:19:51 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2019.08.22.21:19:51 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Info (12250): 2019.08.22.21:19:51 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.08.22.21:19:51 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Info (12250): 2019.08.22.21:19:52 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.08.22.21:19:52 Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2019.08.22.21:19:52 Progress: Parameterizing module pio_0
Info (12250): 2019.08.22.21:19:52 Progress: Adding pio_1 [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2019.08.22.21:19:52 Progress: Parameterizing module pio_1
Info (12250): 2019.08.22.21:19:52 Progress: Building connections
Info (12250): 2019.08.22.21:19:52 Progress: Parameterizing connections
Info (12250): 2019.08.22.21:19:52 Progress: Validating
Info (12250): 2019.08.22.21:19:52 Progress: Done reading input file
Info (12250): Aula_220819-qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Aula_220819-qsys: Generating aula_220819-qsys "aula_220819-qsys" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 13 modules, 42 connections
Info (12250): Merlin_domain_transform: After transform: 26 modules, 106 connections
Info (12250): Merlin_router_transform: After transform: 33 modules, 127 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 35 modules, 135 connections
Info (12250): Reset_adaptation_transform: After transform: 36 modules, 137 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 49 modules, 171 connections
Info (12250): Limiter_update_transform: After transform: 49 modules, 173 connections
Info (12250): Merlin_mm_transform: After transform: 49 modules, 173 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 50 modules, 176 connections
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Aula_220819-qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'aula_220819-qsys_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_220819-qsys_nios2_qsys_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0001_nios2_qsys_0_gen//aula_220819-qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:55 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:55 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)     Testbench
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)     Instruction decoding
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)       Instruction fields
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:56 (*)       Instruction decodes
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:57 (*)       Signals for RTL simulation waveforms
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:57 (*)       Instruction controls
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:57 (*)     Pipeline frontend
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:57 (*)     Pipeline backend
Info (12250): Nios2_qsys_0: # 2019.08.22 21:19:59 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2019.08.22 21:20:02 (*)   Creating encrypted RTL
Info (12250): Nios2_qsys_0: # 2019.08.22 21:20:03 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'aula_220819-qsys_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "aula_220819-qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'aula_220819-qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_220819-qsys_onchip_memory2_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0002_onchip_memory2_0_gen//aula_220819-qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'aula_220819-qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "aula_220819-qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'aula_220819-qsys_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_220819-qsys_jtag_uart_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0003_jtag_uart_0_gen//aula_220819-qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'aula_220819-qsys_jtag_uart_0'
Info (12250): Jtag_uart_0: "aula_220819-qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Pio_0: Starting RTL generation for module 'aula_220819-qsys_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_220819-qsys_pio_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0004_pio_0_gen//aula_220819-qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'aula_220819-qsys_pio_0'
Info (12250): Pio_0: "aula_220819-qsys" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_1: Starting RTL generation for module 'aula_220819-qsys_pio_1'
Info (12250): Pio_1:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_220819-qsys_pio_1 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0005_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0005_pio_1_gen//aula_220819-qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_1: Done RTL generation for module 'aula_220819-qsys_pio_1'
Info (12250): Pio_1: "aula_220819-qsys" instantiated altera_avalon_pio "pio_1"
Info (12250): Nios2_qsys_0_instruction_master_translator: "aula_220819-qsys" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator: "aula_220819-qsys" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info (12250): Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "aula_220819-qsys" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "aula_220819-qsys" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "aula_220819-qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "aula_220819-qsys" instantiated altera_merlin_router "addr_router"
Info (12250): Id_router: "aula_220819-qsys" instantiated altera_merlin_router "id_router"
Info (12250): Limiter: "aula_220819-qsys" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Rst_controller: "aula_220819-qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "aula_220819-qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_mux: "aula_220819-qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "aula_220819-qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_mux: "aula_220819-qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Irq_mapper: "aula_220819-qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Aula_220819-qsys: Done aula_220819-qsys" with 20 modules, 80 files, 1837982 bytes
Info (12249): Finished elaborating Qsys system entity "aula_220819-qsys.qsys"
Error (10170): Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_mux.sv(38) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_mux.sv Line: 38
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_mux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_demux.sv(43) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_demux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_pio_1.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_1.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_1.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_pio_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_onchip_memory2_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_onchip_memory2_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_test_bench.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_oci_test_bench.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_mult_cell.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_jtag_uart_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_jtag_uart_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_jtag_uart_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_irq_mapper.sv(31) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_irq_mapper.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_irq_mapper.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_id_router.sv(45) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_id_router.sv Line: 45
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_id_router.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_mux.sv(38) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_mux.sv Line: 38
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_mux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_demux.sv(43) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_demux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_addr_router.sv(45) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_addr_router.sv Line: 45
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_addr_router.sv
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_pio_1_s1_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_pio_1_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_pio_0_s1_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_pio_0_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_onchip_memory2_0_s1_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_onchip_memory2_0_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_nios2_qsys_0_instruction_master_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_nios2_qsys_0_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_nios2_qsys_0_data_master_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_nios2_qsys_0_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator
Error (10500): VHDL syntax error at aula_220819-qsys.vhd(9) near text "-";  expecting "is" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819-qsys.vhd Line: 9
Error (10500): VHDL syntax error at aula_220819-qsys.vhd(18) near text "-";  expecting "is" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819-qsys.vhd Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/aula_220819-qsys.vhd
Error (10500): VHDL syntax error at aula_220819.vhd(18) near text ";";  expecting "is" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819.vhd Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file aula_220819.vhd
Error (10170): Verilog HDL syntax error at aula_220819-qsys.v(6) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/aula_220819-qsys.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/aula_220819-qsys.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Error (10170): Verilog HDL syntax error at aula_220819-qsys_addr_router.sv(45) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_addr_router.sv Line: 45
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_addr_router.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_demux.sv(43) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_demux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_mux.sv(38) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_mux.sv Line: 38
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_mux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_id_router.sv(45) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_id_router.sv Line: 45
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_id_router.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_irq_mapper.sv(31) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_irq_mapper.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_irq_mapper.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_jtag_uart_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_jtag_uart_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_jtag_uart_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_mult_cell.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_oci_test_bench.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_test_bench.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_onchip_memory2_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_onchip_memory2_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_pio_0.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_0.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_pio_1.v(21) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_1.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_1.v
Error (10170): Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_demux.sv(43) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_demux.sv
Error (10170): Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_mux.sv(38) near text "-";  expecting ";" File: C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_mux.sv Line: 38
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_mux.sv
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 40 errors, 48 warnings
    Error: Peak virtual memory: 4753 megabytes
    Error: Processing ended: Thu Aug 22 21:20:06 2019
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:16


