{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607086021461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607086021461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  4 13:47:01 2020 " "Processing started: Fri Dec  4 13:47:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607086021461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607086021461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_register_8bit -c shift_register_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_register_8bit -c shift_register_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607086021462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607086021656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607086021656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8bit-arch " "Found design unit 1: shift_register_8bit-arch" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607086027811 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bit " "Found entity 1: shift_register_8bit" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607086027811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607086027811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_register_8bit " "Elaborating entity \"shift_register_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607086027849 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh_en shift_register_8bit.vhd(27) " "VHDL Process Statement warning at shift_register_8bit.vhd(27): signal \"sh_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607086027850 "|shift_register_8bit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607086028294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607086028503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607086028503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld_en " "No output dependent on input pin \"ld_en\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|ld_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[0\] " "No output dependent on input pin \"p_in\[0\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[1\] " "No output dependent on input pin \"p_in\[1\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[2\] " "No output dependent on input pin \"p_in\[2\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[3\] " "No output dependent on input pin \"p_in\[3\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[4\] " "No output dependent on input pin \"p_in\[4\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[5\] " "No output dependent on input pin \"p_in\[5\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[6\] " "No output dependent on input pin \"p_in\[6\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[7\] " "No output dependent on input pin \"p_in\[7\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[0\] " "No output dependent on input pin \"p_out\[0\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[1\] " "No output dependent on input pin \"p_out\[1\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[2\] " "No output dependent on input pin \"p_out\[2\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[3\] " "No output dependent on input pin \"p_out\[3\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[4\] " "No output dependent on input pin \"p_out\[4\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[5\] " "No output dependent on input pin \"p_out\[5\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[6\] " "No output dependent on input pin \"p_out\[6\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_out\[7\] " "No output dependent on input pin \"p_out\[7\]\"" {  } { { "../shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/components/shift_register/shift_register_8bit.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607086028537 "|shift_register_8bit|p_out[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607086028537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607086028537 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607086028537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607086028537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607086028537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607086028542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  4 13:47:08 2020 " "Processing ended: Fri Dec  4 13:47:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607086028542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607086028542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607086028542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607086028542 ""}
