/************************************************
  The Verilog HDL code example is from the book
  Computer Principles and Design in Verilog HDL
  by Yamin Li, published by A JOHN WILEY & SONS
************************************************/
module pl_stage_id (mrd,mm2reg,mwreg,erd,em2reg,ewreg,ecancel,mdwait,dpc,inst,
                          eal,mal,mm,wrd,wres,wwreg,clk,clrn,brad,jalrad,
                          jalad,pcsrc,wpcir,cancel,wreg,m2reg,wmem,calls,aluc,da,
                          db,dd,rs1,rs2,func3,rv32m,fuse,ers1,ers2,efunc3,
                          efuse,erv32m,start_sdivide,start_udivide,wremw,is_fpu,fc,fs,ft,e1n,e2n,e3n,mwfpr,
                          ewfpr,wf,e1w,e2w,e3w,stall_div_sqrt,st,wfpr,fwdla,fwdlb,fwdfa,fwdfb,fwdfe,
                          e3d,dfb,ed,efwdfe,edata,jal,csr_addr,trap_id_v,cause_id,intr_id,mstatus,mip,mie,
                          mret,z,id_v,csr_en,take_trap_pc, sret,fence_i,sfence_vma_all,ldst,is_auipc, no_cache_stall,swfp,
                          dtlb_exc,dtlb_exce,tlb_active);// ID stage

    input         clk, clrn;                           // clock and reset
    input  [31:0] dpc;                                // pc+4 in ID
    input  [31:0] inst;                                // inst in ID
    input  [31:0] wres;                                 // data in WB
    input  [31:0] eal;                                // alu res in EXE
    input  [31:0] mal;                                // alu res in MEM
    input  [31:0] mm;                                 // mem out in MEM
    input   [4:0] erd;                                 // dest reg # in EXE
    input   [4:0] mrd;                                 // dest reg # in MEM
    input   [4:0] wrd;                                 // dest reg # in WB
    input         ewreg;                               // wreg in EXE
    input         em2reg;                              // m2reg in EXE
    input         mwreg;                               // wreg in MEM
    input         mm2reg;                              // m2reg in MEM
    input         wwreg;                               // wreg in MEM
    input         ecancel;                              // cancel to CU
    input         mdwait;
    input   [4:0] ers1;
    input   [4:0] ers2;
    input   [2:0] efunc3;
    input         efuse;
    input         erv32m;
    output        cancel;                               // cancel to EXE
    output [31:0] brad;                                 // branch target
    output [31:0] jalad;                                 // jump target
    output [31:0] jalrad;                                 // jump target
    output [31:0] da, db, dd;                                // operands a and b
    output        calls;                                // call to EXE stage
    output        wpcir;                               // write to PC register
    output  [3:0] aluc;                                // alu control
    output  [1:0] pcsrc;                               // next pc select
    output        wreg;                                // write regfile
    output        m2reg;                               // mem to reg
    output        wmem;                                // write memory
    output [4:0] rs1;
    output [4:0] rs2;
    output [2:0] func3;
    output fuse;
    output rv32m;
    output start_sdivide,start_udivide,wremw;
    output is_fpu;
    output [2:0] fc;
    input  [4:0] fs,ft,e1n,e2n,e3n;
    input mwfpr,ewfpr;
    output wf;
    input        e1w,e2w,e3w,stall_div_sqrt,st;
    output wfpr;
    output fwdla,fwdlb,fwdfa,fwdfb,fwdfe;
    input [31:0] e3d,dfb,ed;
    input efwdfe;
//    output [31:0] eb;
    output [31:0] edata;
    output jal;
    output [11:0] csr_addr;
    output trap_id_v;
    output [3:0] cause_id;
    output intr_id;
    input [31:0] mstatus;
    input [31:0] mip;
    input [31:0] mie;
    output mret;
    input z;
    input id_v;
    output csr_en;
    input take_trap_pc;
    output        sret;
    output        fence_i;           // assert for FENCE.I (ID pulse; pipeline to WB)
    output        sfence_vma_all;    // assert for SFENCE.VMA x0,x0 (ID pulse; pipeline to WB)
    output ldst;
    output is_auipc;
    input no_cache_stall;
    output swfp;
    input dtlb_exc;
    output dtlb_exce;
    input tlb_active;
    
    // instruction fields
    wire    [6:0] op   = inst[6:0];               // op
    wire    [4:0] rs1   = inst[19:15];            // rs1
    wire    [4:0] rs2   = inst[24:20];             // rs2
    wire    [4:0] rd   = inst[11:7];             // rd
    wire    [2:0] func3 = inst[14:12];             // func3
    wire    [6:0] func7 = inst[31:25];             // func7
    wire   [15:0] imm  = inst[15:00];             // immediate
    wire   [25:0] addr = inst[25:00];             // address
    assign  csr_addr = inst[31:20];      // CSR ADDRESS
    
    wire    [31:0] imme;
    wire    [31:0] b;
//    wire    [31:0] da;
    wire    [31:0] db;
    
    wire [31:0] qa;
    wire [31:0] qb;
    
    // control signals
    wire    [3:0] aluc;                           // alu operation control
    wire    [1:0] pcsrc;                          // select pc source
    wire          wreg;                           // write regfile
    wire          bimm;                          // control to mux for immediate value
    wire          m2reg;                          // instruction is an lw
    wire    [1:0] alui;                          // alu input b is an i32
    wire          call;                            // control to mux for pc+4 vs output wb mux
    wire          wmem;                           // write memory
    wire    [1:0] fwda, fwdb;                          // forward a and b
    wire wremw;
    wire rv32m;
    wire efuse;
    
    // fpu store 
    wire swfp;
    wire fwdf;
    wire [31:0] dc;
  

    
    
    pl_id_cu cu (
        .clk(clk),
        .clrn(clrn),
        .opcode(op),
        .func7(func7),
        .func3(func3),
        .rs1(rs1),
        .rs2(rs2),
        .rd(rd),
        .mrd(mrd),
        .mm2reg(mm2reg),
        .mwreg(mwreg),
        .erd(erd),
        .em2reg(em2reg),
        .ewreg(ewreg),
        .ecancel(ecancel),
    	.z(z),
    	.mdwait(mdwait),
    	.efuse(efuse),
    	.wpcir(wpcir),
    	.wremw(wremw),
    	.cancel(cancel),
    	.aluc(aluc),
    	.alui(alui),
        .pcsrc(pcsrc),
    	.m2reg(m2reg), 
    	.bimm(bimm),
    	.calls(calls),
    	.wreg(wreg),
    	.wmem(wmem),
        .rv32m(rv32m),
        .fuse(fuse),
    	.fwda(fwda),
    	.fwdb(fwdb),
    	.ers1(ers1),
    	.ers2(ers2),
    	.efunc3(efunc3),
    	.erv32m(erv32m),
    	.start_sdivide(start_sdivide),
    	.start_udivide(start_udivide),
    	.is_fpu(is_fpu),
        .fc(fc),
        .fs(fs),
        .ft(ft),
//        .ern(ern),
//        .mrn(mrn),
        .e1n(e1n),
        .e2n(e2n),
        .e3n(e3n),
        .mwfpr(mwfpr),
        .ewfpr(ewfpr),
        .wf(wf),
        .e1w(e1w),
        .e2w(e2w),
        .e3w(e3w),
        .stall_div_sqrt(stall_div_sqrt),
        .st(st),
        .wfpr(wfpr),
        .fwdla(fwdla),
        .fwdlb(fwdlb),
        .fwdfa(fwdfa),
        .fwdfb(fwdfb),
        .jal(jal),
        .swfp(swfp),
        .fwdf(fwdf),
        .fwdfe(fwdfe),
        .csr_addr(csr_addr) ,
        .trap_id_v(trap_id_v),
        .cause_id(cause_id),
        .intr_id(intr_id),
        .mstatus(mstatus),
        .mip(mip),
        .mie(mie),
        .mret(mret),
        .id_v(id_v), 
        .csr_en(csr_en),
        .take_trap_pc(take_trap_pc),
        .sret(sret),
        .fence_i(fence_i),           // assert for FENCE.I (ID pulse; pipeline to WB)
        .sfence_vma_all(sfence_vma_all),    // assert for SFENCE.VMA x0,x0 (ID pulse; pipeline to WB)
        .ldst(ldst),
        .is_auipc(is_auipc),
        .no_cache_stall(no_cache_stall),
        .dtlb_exc(dtlb_exc),
        .dtlb_exce(dtlb_exce),
        .tlb_active(tlb_active)
        );    // control unit
        
    regfile r_f (rs1,rs2,wres,wrd,wwreg,~clk,clrn,qa,qb); // register file

    mux4x32 s_a (qa,eal,mal,mm,fwda,da);             // forward for alu a
    mux4x32 s_b (qb,eal,mal,mm,fwdb,b);             // forward for alu b
    mux2x32 s_ime_qb (b,imme,bimm,db);              // choose between immidiate or register file output
   

    jal_addr jalai(dpc,inst,jalad);
    jalr_addr jalrai(da,inst,jalrad);
    branch_addr brai(dpc,inst,brad);
    imme immeblock(inst,alui,imme);
//    assign dd = b;

    //fpu result  "e3d" 
//    mux2x32 store_f (b,dfb,swfp,dc);                       // swc1   // changed from eb->db to b
//    mux2x32 fwd_f_d (dc,e3d,fwdf,dd);                       // forward
//    mux2x32 fwd_f_e (db,e3d,efwdfe,decode_b);             // solves RAW read after write hazard. e3d = write, ed should come from register file
                                                            // need another mux to select memery input data from either ed or e3d
   // Attempt to fix fpu write                  
    mux2x32 store_f (b,dfb,swfp,dc);  // Purpose: ensure stores use the newest FP result when a store immediately follows an FPU write (RAW hazard fix).
    mux2x32 fwd_f_d (dc,e3d,fwdf,dd);  //Purpose: resolve a RAW hazard for FP operations back-to-back.
    mux2x32 fwd_f_e (ed,e3d,efwdfe,edata); // Purpose: forward FPU results into the memory-write data path to handle RAW hazards with stores.
    
                                                            
endmodule
