[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2944667 heartbeat IPC: 3.396 cumulative IPC: 3.396 (Simulation time: 00 hr 00 min 22 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2944667 cumulative IPC: 3.396 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2944667 cumulative IPC: 3.396 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9034895 heartbeat IPC: 1.642 cumulative IPC: 1.642 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15083934 heartbeat IPC: 1.653 cumulative IPC: 1.648 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21118167 heartbeat IPC: 1.657 cumulative IPC: 1.651 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 27160783 heartbeat IPC: 1.655 cumulative IPC: 1.652 (Simulation time: 00 hr 02 min 39 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 33449495 cumulative IPC: 1.495 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 33449495 cumulative IPC: 1.495 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.495 instructions: 50000001 cycles: 33449495
CPU 0 Branch Prediction Accuracy: 91.79% MPKI: 0.676 Average ROB Occupancy at Mispredict: 306.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.3451
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

cpu0->cpu0_STLB TOTAL        ACCESS:    2211585 HIT:    2208527 MISS:       3058 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2211585 HIT:    2208527 MISS:       3058 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 510.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5463978 HIT:    5025962 MISS:     438016 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4783542 HIT:    4386761 MISS:     396781 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     321478 HIT:     286154 MISS:      35324 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     354484 HIT:     352010 MISS:       2474 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4474 HIT:       1037 MISS:       3437 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 103.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10876102 HIT:    8721016 MISS:    2155086 MSHR_MERGE:    1065332
cpu0->cpu0_L1I LOAD         ACCESS:   10876102 HIT:    8721016 MISS:    2155086 MSHR_MERGE:    1065332
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.391 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18700158 HIT:   14286633 MISS:    4413525 MSHR_MERGE:     391252
cpu0->cpu0_L1D LOAD         ACCESS:   14402957 HIT:   10350744 MISS:    4052213 MSHR_MERGE:     355916
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4292595 HIT:    3935773 MISS:     356822 MSHR_MERGE:      35320
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4606 HIT:        116 MISS:       4490 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8703784 HIT:    8703663 MISS:        121 MSHR_MERGE:         61
cpu0->cpu0_ITLB LOAD         ACCESS:    8703784 HIT:    8703663 MISS:        121 MSHR_MERGE:         61
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 403.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17635049 HIT:   15040863 MISS:    2594186 MSHR_MERGE:     382661
cpu0->cpu0_DTLB LOAD         ACCESS:   17635049 HIT:   15040863 MISS:    2594186 MSHR_MERGE:     382661
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.737 cycles
cpu0->LLC TOTAL        ACCESS:     479720 HIT:     300853 MISS:     178867 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     396780 HIT:     245916 MISS:     150864 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      35266 HIT:      10591 MISS:      24675 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      44237 HIT:      43366 MISS:        871 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3437 HIT:        980 MISS:       2457 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 216.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         69
  ROW_BUFFER_MISS:     177927
  AVG DBUS CONGESTED CYCLE: 9.314
Channel 0 WQ ROW_BUFFER_HIT:       3847
  ROW_BUFFER_MISS:      30197
  FULL:          0
Channel 0 REFRESHES ISSUED:       2787
