<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Basic VHDL Course by VHDLwhiz - README</title>
  <style>
    body {
      font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
      background-color: #f8f9fb;
      color: #333;
      margin: 0;
      padding: 0 20px;
    }
    h1 {
      text-align: center;
      background-color: #004080;
      color: white;
      padding: 20px 0;
      border-radius: 10px;
    }
    h2 {
      color: #004080;
      border-bottom: 2px solid #004080;
      padding-bottom: 5px;
    }
    a {
      color: #0056b3;
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 10px;
      margin-bottom: 30px;
    }
    th, td {
      border: 1px solid #ddd;
      padding: 10px;
      text-align: left;
    }
    th {
      background-color: #004080;
      color: white;
    }
    tr:nth-child(even) {
      background-color: #f2f2f2;
    }
    tr:hover {
      background-color: #e8f0ff;
    }
    ul {
      list-style: none;
      padding: 0;
    }
    li {
      margin: 8px 0;
    }
    .toc a {
      font-weight: 500;
    }
    .footer {
      text-align: center;
      margin-top: 40px;
      font-size: 0.9em;
      color: #666;
    }
  </style>
</head>
<body>
  <h1>üìò Basic VHDL Course by VHDLwhiz</h1>

  <h2>üìë Table of Contents</h2>
  <ul class="toc">
    <li><a href="#intro">Introduction</a></li>
    <li><a href="#files">Lesson Files Overview</a></li>
    <li><a href="#usage">How to Simulate</a></li>
    <li><a href="#extra">Additional Files</a></li>
  </ul>

  <h2 id="intro">üéØ Introduction</h2>
  <p>
    This folder contains <strong>VHDL source and testbench files</strong> from the <em>Basic VHDL Course</em> by
    <a href="https://www.youtube.com/playlist?list=PLIbRYKjjYOPkhpxnkQ0fwTXnmgsiCMcVV" target="_blank">VHDLwhiz</a>.
    Each file demonstrates a specific concept from the tutorials. Files are intended for simulation in tools such as
    <strong>ModelSim</strong> or <strong>Vivado Simulator</strong>.
  </p>

  <h2 id="files">üîπ Lesson Files Overview</h2>
  <table>
    <thead>
      <tr>
        <th>File</th>
        <th>Description</th>
        <th>Video Link</th>
      </tr>
    </thead>
    <tbody>
      <tr><td><a href="Basic VHDL CODES/T01_HelloWorldTb.vhd">T01_HelloWorldTb.vhd</a></td><td>First simulation: simple testbench printing output to verify ModelSim setup.</td><td><a href="https://youtu.be/a8w2TqWiUzo">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T02_WaitForTb.vhd">T02_WaitForTb.vhd</a></td><td>Demonstrates usage of <code>wait for</code> statement to create delays.</td><td><a href="https://youtu.be/kknhHuDck7s">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T03_LoopTb.vhd">T03_LoopTb.vhd</a></td><td>Shows <code>loop</code> structures and repetitive behavior in testbenches.</td><td><a href="https://youtu.be/2tzLE5OquyU">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T04_ForLoopTb.vhd">T04_ForLoopTb.vhd</a></td><td>Using <code>for</code> loops for controlled iteration.</td><td><a href="https://youtu.be/_kpVdV0sxMw">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T05_WhileLoopTb.vhd">T05_WhileLoopTb.vhd</a></td><td>Illustrates <code>while</code> loops and conditions in VHDL.</td><td><a href="https://youtu.be/jmdecbPQI9g">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T06_SignalTb.vhd">T06_SignalTb.vhd</a></td><td>Introduction to <code>signal</code> usage and process communication.</td><td><a href="https://youtu.be/3SMdRCbH6rM">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T07_WaitOnUntilTb.vhd">T07_WaitOnUntilTb.vhd</a></td><td>Demonstrates <code>wait on</code> and <code>wait until</code> for event control.</td><td><a href="https://youtu.be/1v6iWgBTydk">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T08_If_else_Tb.vhd">T08_If_else_Tb.vhd</a></td><td>Conditional branching with <code>if</code>, <code>elsif</code>, and <code>else</code>.</td><td><a href="https://youtu.be/D5nfrIgj_LI">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T09_SensitivityProcessList_Tb.vhd">T09_SensitivityProcessList_Tb.vhd</a></td><td>Explains process sensitivity lists and simulation triggers.</td><td><a href="https://youtu.be/EZFRbzs5q3A">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T10_StdLogic_Tb.vhd">T10_StdLogic_Tb.vhd</a></td><td>Shows the <code>std_logic</code> data type and value set.</td><td><a href="https://youtu.be/lPhGSPMcYcA">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T11_StdLogicVector_Tb.vhd">T11_StdLogicVector_Tb.vhd</a></td><td>Demonstrates <code>std_logic_vector</code> and basic operations.</td><td><a href="https://youtu.be/4B2BgU2bSH8">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T12_SignedUnsigned_Tb.vhd">T12_SignedUnsigned_Tb.vhd</a></td><td>Arithmetic with <code>signed</code> and <code>unsigned</code> types.</td><td><a href="https://youtu.be/TTIgA4g4hbI">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T13_ConcurrentProcs_Tb.vhd">T13_ConcurrentProcs_Tb.vhd</a></td><td>Concurrent statements and parallel execution.</td><td><a href="https://youtu.be/Q5GgS_Y5Uos">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T14_CaseWhen_Tb.vhd">T14_CaseWhen_Tb.vhd</a></td><td>Multi-branch logic using <code>case</code> statements.</td><td><a href="https://youtu.be/72IgeF4h0us">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T15_Mux.vhd">T15_Mux.vhd</a></td><td>Implements a simple 2-to-1 multiplexer.</td><td><a href="https://youtu.be/VQ42iG8tqUI">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T16_GenericMux.vhd">T16_GenericMux.vhd</a></td><td>Parameterizable multiplexer design using generics.</td><td><a href="https://youtu.be/YWjRkzluKX0">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T17_ClockedProcess_Tb.vhd">T17_ClockedProcess_Tb.vhd</a></td><td>Introduction to synchronous design using clocked processes.</td><td><a href="https://youtu.be/E3zD2bbxYq0">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T18_Timer_Tb.vhd">T18_Timer_Tb.vhd</a></td><td>Timer design and simulation using a clock signal.</td><td><a href="https://youtu.be/EweqI1Fln9E">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T19_Procedure_Tb.vhd">T19_Procedure_Tb.vhd</a></td><td>Using <code>procedures</code> for code reuse.</td><td><a href="https://youtu.be/_RV-4C_5dlY">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T20_TrafficLights_Tb.vhd">T20_TrafficLights_Tb.vhd</a></td><td>Implements a Traffic Light Controller (Finite State Machine).</td><td><a href="https://youtu.be/Zz6xFXo0tk4">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T21_Function_Tb.vhd">T21_Function_Tb.vhd</a></td><td>Functions and return values in VHDL.</td><td><a href="https://youtu.be/UV0P63tDPK8">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T22_ImpureFunction_Tb.vhd">T22_ImpureFunction_Tb.vhd</a></td><td>Explains impure functions and their use cases.</td><td><a href="https://youtu.be/Flghy4R0Y4g">Watch</a></td></tr>
      <tr><td><a href="Basic VHDL CODES/T23_ProcedureInProcess_Tb.vhd">T23_ProcedureInProcess_Tb.vhd</a></td><td>Shows calling procedures from inside processes.</td><td><a href="https://youtu.be/z2k4x7C5q2g">Watch</a></td></tr>
    </tbody>
  </table>

  <h2 id="usage">‚ñ∂Ô∏è How to Simulate</h2>
  <ol>
    <li>Open <strong>ModelSim</strong> or <strong>Vivado</strong>.</li>
    <li>Create a new project and add all <code>.vhd</code> files from <em>Basic VHDL CODES/</em>.</li>
    <li>Set the desired testbench (e.g., <code>T20_TrafficLights_Tb.vhd</code>) as the top-level entity.</li>
    <li>Compile, then click <strong>Simulate &rarr; Run</strong>.</li>
    <li>Use the <strong>Waveform</strong> window to view signal activity.</li>
  </ol>

  <h2 id="extra">üß† Additional Files</h2>
  <ul>
    <li><strong>modelsim.ini</strong> ‚Äì ModelSim environment configuration.</li>
    <li><strong>vsim.wlf</strong> ‚Äì Simulation waveform log (auto-generated).</li>
    <li><strong>work/</strong> ‚Äì Compilation library folder created automatically.</li>
    <li><strong>*.mpf / *.cr.mti</strong> ‚Äì ModelSim project and compile records.</li>
  </ul>

  <div class="footer">
    <p>Created for educational purposes based on <a href="https://vhdlwhiz.com/" target="_blank">VHDLwhiz</a> tutorials.<br>
    Design & README layout by Eng. Mohamed Maged.</p>
  </div>
</body>
</html>
