# Performance-Optimization-of-efficient-pipelined-Turbo-Encoder-and-Decoder-
This project focuses on the design and implementation of a pipelined Turbo Encoder and Decoder architecture optimized for high-throughput and low-latency in modern wireless communication systems such as 4G and 5G. The system is modeled and simulated using Verilog HDL, ModelSim, and MATLAB
