#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:10 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Dec 24 16:23:51 2018
# Process ID: 7190
# Current directory: /home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2
# Command line: vivado -log orx_test_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source orx_test_bd_wrapper.tcl -notrace
# Log file: /home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper.vdi
# Journal file: /home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source orx_test_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/01.IMPL/01.HDL/IPCORES/vttek/vt_orx_switch'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.070 ; gain = 90.078 ; free physical = 11466 ; free virtual = 16915
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 497 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_proc_sys_reset_0_0/orx_test_bd_proc_sys_reset_0_0_board.xdc] for cell 'orx_test_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_proc_sys_reset_0_0/orx_test_bd_proc_sys_reset_0_0_board.xdc] for cell 'orx_test_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_proc_sys_reset_0_0/orx_test_bd_proc_sys_reset_0_0.xdc] for cell 'orx_test_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_proc_sys_reset_0_0/orx_test_bd_proc_sys_reset_0_0.xdc] for cell 'orx_test_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'orx_test_bd_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'orx_test_bd_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_util_ds_buf_0_0/orx_test_bd_util_ds_buf_0_0_board.xdc] for cell 'orx_test_bd_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/sources_1/bd/orx_test_bd/ip/orx_test_bd_util_ds_buf_0_0/orx_test_bd_util_ds_buf_0_0_board.xdc] for cell 'orx_test_bd_i/util_ds_buf_0/U0'
Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/constrs_1/new/location.xdc]
Finished Parsing XDC File [/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.srcs/constrs_1/new/location.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 140 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1685.680 ; gain = 478.609 ; free physical = 11066 ; free virtual = 16520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1762.715 ; gain = 69.031 ; free physical = 11063 ; free virtual = 16516
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "8b8ddb9b6fde6a9b".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2284.871 ; gain = 0.000 ; free physical = 10605 ; free virtual = 16078
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17c22fdef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10605 ; free virtual = 16078

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1518cc3f9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10614 ; free virtual = 16088
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 177 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12c95a70e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10609 ; free virtual = 16083
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 38 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1bb881f2e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10609 ; free virtual = 16082
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 170 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1bb881f2e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10609 ; free virtual = 16082
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1bb881f2e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10609 ; free virtual = 16082
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2284.871 ; gain = 0.000 ; free physical = 10609 ; free virtual = 16082
Ending Logic Optimization Task | Checksum: 1bb881f2e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2284.871 ; gain = 35.609 ; free physical = 10609 ; free virtual = 16082

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 210 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 406 newly gated: 0 Total Ports: 420
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1692ae42d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2845.215 ; gain = 0.000 ; free physical = 10544 ; free virtual = 16022
Ending Power Optimization Task | Checksum: 1692ae42d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2845.215 ; gain = 560.344 ; free physical = 10569 ; free virtual = 16047
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:38 . Memory (MB): peak = 2845.215 ; gain = 1159.535 ; free physical = 10569 ; free virtual = 16047
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.215 ; gain = 0.000 ; free physical = 10568 ; free virtual = 16048
INFO: [Common 17-1381] The checkpoint '/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper_opt.dcp' has been generated.
Command: report_drc -file orx_test_bd_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10558 ; free virtual = 16041
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1507434fd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10558 ; free virtual = 16041
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10567 ; free virtual = 16049

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1decbba4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10545 ; free virtual = 16031

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b4aaa245

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10528 ; free virtual = 16015

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b4aaa245

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10528 ; free virtual = 16015
Phase 1 Placer Initialization | Checksum: 2b4aaa245

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2869.227 ; gain = 0.000 ; free physical = 10528 ; free virtual = 16015

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 228044f4b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10482 ; free virtual = 15969

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 228044f4b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10482 ; free virtual = 15969

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 249d0243b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10478 ; free virtual = 15966

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f3e06c90

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10478 ; free virtual = 15965

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2adb378d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10478 ; free virtual = 15965

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2201ce2e2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10478 ; free virtual = 15965

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 128fc3047

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10467 ; free virtual = 15955

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e24e1c75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10468 ; free virtual = 15955

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e24e1c75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10468 ; free virtual = 15955
Phase 3 Detail Placement | Checksum: 1e24e1c75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10468 ; free virtual = 15955

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25539cc2b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25539cc2b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10463 ; free virtual = 15951
INFO: [Place 30-746] Post Placement Timing Summary WNS=30.237. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21d981417

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10464 ; free virtual = 15952
Phase 4.1 Post Commit Optimization | Checksum: 21d981417

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10464 ; free virtual = 15952

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21d981417

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10472 ; free virtual = 15960

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21d981417

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10476 ; free virtual = 15964

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1aecc4152

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10476 ; free virtual = 15964
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aecc4152

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10476 ; free virtual = 15964
Ending Placer Task | Checksum: 1196d5ab4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10530 ; free virtual = 16017
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.254 ; gain = 56.027 ; free physical = 10531 ; free virtual = 16019
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10518 ; free virtual = 16018
INFO: [Common 17-1381] The checkpoint '/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10499 ; free virtual = 15991
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10518 ; free virtual = 16010
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10517 ; free virtual = 16009
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cd2255e3 ConstDB: 0 ShapeSum: 4c4b04d1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18ddd5062

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10254 ; free virtual = 15747

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18ddd5062

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10255 ; free virtual = 15748

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18ddd5062

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10210 ; free virtual = 15704

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18ddd5062

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10210 ; free virtual = 15704
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b2ec9f00

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10190 ; free virtual = 15684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=30.238 | TNS=0.000  | WHS=-0.207 | THS=-36.143|

Phase 2 Router Initialization | Checksum: 2409b8050

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10189 ; free virtual = 15683

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 173cedd74

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15670

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=29.156 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d9a2dba0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15670
Phase 4 Rip-up And Reroute | Checksum: d9a2dba0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15670

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d9a2dba0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15670

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d9a2dba0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15670
Phase 5 Delay and Skew Optimization | Checksum: d9a2dba0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15670

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e6b7e4f0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=29.272 | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e6b7e4f0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15669
Phase 6 Post Hold Fix | Checksum: e6b7e4f0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10176 ; free virtual = 15669

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.997336 %
  Global Horizontal Routing Utilization  = 1.06035 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bf6bdf89

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10174 ; free virtual = 15668

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bf6bdf89

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10173 ; free virtual = 15667

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b884e7f5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10172 ; free virtual = 15666

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=29.272 | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b884e7f5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10174 ; free virtual = 15667
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10239 ; free virtual = 15733

Routing Is Done.
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10239 ; free virtual = 15733
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2925.254 ; gain = 0.000 ; free physical = 10220 ; free virtual = 15730
INFO: [Common 17-1381] The checkpoint '/home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper_routed.dcp' has been generated.
Command: report_drc -file orx_test_bd_wrapper_drc_routed.rpt -pb orx_test_bd_wrapper_drc_routed.pb -rpx orx_test_bd_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file orx_test_bd_wrapper_methodology_drc_routed.rpt -rpx orx_test_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trungnguyen/01.IMPL/07.TDD_TEST/tdd_testing.runs/impl_2/orx_test_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file orx_test_bd_wrapper_power_routed.rpt -pb orx_test_bd_wrapper_power_summary_routed.pb -rpx orx_test_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 16:27:27 2018...
