Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: RAM_UNIT_X.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAM_UNIT_X.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAM_UNIT_X"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : RAM_UNIT_X
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\PCSUPL\Accum\AccumMP.vhd" into library work
Parsing package <AccumMP>.
Parsing package body <AccumMP>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Accum\RAM_IF.vhd" into library work
Parsing entity <RAM_IF>.
Parsing architecture <Behavioral> of entity <ram_if>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Accum\RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Accum\RAM_UNIT.vhd" into library work
Parsing entity <RAM_UNIT>.
Parsing architecture <Structural> of entity <ram_unit>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Accum\RAM_UNIT_X.vhd" into library work
Parsing entity <RAM_UNIT_X>.
Parsing architecture <Behavioral> of entity <ram_unit_x>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RAM_UNIT_X> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_UNIT> (architecture <Structural>) from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_IF> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RAM_UNIT_X>.
    Related source file is "E:\Master Degree\PCSUPL\Accum\RAM_UNIT_X.vhd".
    Summary:
	no macro.
Unit <RAM_UNIT_X> synthesized.

Synthesizing Unit <RAM_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Accum\RAM_UNIT.vhd".
    Summary:
	no macro.
Unit <RAM_UNIT> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "E:\Master Degree\PCSUPL\Accum\RAM.vhd".
    Found 256x8-bit single-port RAM <Mram_c_ram> for signal <c_ram>.
    Found 8-bit register for signal <reg_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <RAM_IF>.
    Related source file is "E:\Master Degree\PCSUPL\Accum\RAM_IF.vhd".
    Found 8-bit register for signal <adr_reg>.
    Found 8-bit register for signal <din_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RAM_IF> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port RAM                             : 1
# Registers                                            : 3
 8-bit register                                        : 3
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3217 - HDL ADVISOR - Register <reg_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <W_EN>          | high     |
    |     addrA          | connected to signal <ADR>           |          |
    |     diA            | connected to signal <DIN>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_c_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port distributed RAM                 : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RAM_UNIT_X> ...

Optimizing unit <RAM> ...

Optimizing unit <RAM_IF> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAM_UNIT_X, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RAM_UNIT_X.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16
#      LUT3                        : 16
# FlipFlops/Latches                : 24
#      FDCE                        : 24
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 23
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  126800     0%  
 Number of Slice LUTs:                   48  out of  63400     0%  
    Number used as Logic:                16  out of  63400     0%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     48
   Number with an unused Flip Flop:      24  out of     48    50%  
   Number with an unused LUT:             0  out of     48     0%  
   Number of fully used LUT-FF pairs:    24  out of     48    50%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    210    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RAM_IN_CLK                         | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.919ns (Maximum Frequency: 521.064MHz)
   Minimum input arrival time before clock: 0.861ns
   Maximum output required time after clock: 0.742ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RAM_IN_CLK'
  Clock period: 1.919ns (frequency: 521.064MHz)
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Delay:               1.919ns (Levels of Logic = 0)
  Source:            U_RAM_UNIT_X/U_RAM/Mram_c_ram8 (RAM)
  Destination:       U_RAM_UNIT_X/U_RAM/reg_out_7 (FF)
  Source Clock:      RAM_IN_CLK rising
  Destination Clock: RAM_IN_CLK rising

  Data Path: U_RAM_UNIT_X/U_RAM/Mram_c_ram8 to U_RAM_UNIT_X/U_RAM/reg_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM256X1S:WCLK->O     1   1.565   0.339  U_RAM_UNIT_X/U_RAM/Mram_c_ram8 (U_RAM_UNIT_X/U_RAM/_n0017<7>)
     FDCE:D                    0.015          U_RAM_UNIT_X/U_RAM/reg_out_7
    ----------------------------------------
    Total                      1.919ns (1.580ns logic, 0.339ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RAM_IN_CLK'
  Total number of paths / destination ports: 96 / 72
-------------------------------------------------------------------------
Offset:              0.861ns (Levels of Logic = 1)
  Source:            RAM_IN_RST (PAD)
  Destination:       U_RAM_UNIT_X/U_RAM_IF/din_reg_7 (FF)
  Destination Clock: RAM_IN_CLK rising

  Data Path: RAM_IN_RST to U_RAM_UNIT_X/U_RAM_IF/din_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.001   0.463  RAM_IN_RST_IBUF (RAM_IN_RST_IBUF)
     FDCE:CLR                  0.397          U_RAM_UNIT_X/U_RAM_IF/adr_reg_0
    ----------------------------------------
    Total                      0.861ns (0.398ns logic, 0.463ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RAM_IN_CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            U_RAM_UNIT_X/U_RAM/reg_out_7 (FF)
  Destination:       RAM_OUT_RAM_DATA<7> (PAD)
  Source Clock:      RAM_IN_CLK rising

  Data Path: U_RAM_UNIT_X/U_RAM/reg_out_7 to RAM_OUT_RAM_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.344  U_RAM_UNIT_X/U_RAM/reg_out_7 (U_RAM_UNIT_X/U_RAM/reg_out_7)
     OBUF:I->O                 0.000          RAM_OUT_RAM_DATA_7_OBUF (RAM_OUT_RAM_DATA<7>)
    ----------------------------------------
    Total                      0.742ns (0.398ns logic, 0.344ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RAM_IN_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RAM_IN_CLK     |    1.919|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.46 secs
 
--> 

Total memory usage is 4699952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

