$date
	Sat Sep 10 15:58:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AL3i_tb $end
$var wire 1 ! f $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$scope module al3i $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#20
1&
#40
0!
0&
1%
#60
1&
#80
0&
0%
1$
#100
1&
#120
0&
1%
#140
1&
#160
1!
0&
0%
0$
1#
#180
1&
#200
0!
0&
1%
#220
1&
#240
0&
0%
1$
#260
1&
#280
0&
1%
#300
1&
#320
1!
0&
0%
0$
0#
1"
#340
1&
#360
0!
0&
1%
#380
1&
#400
0&
0%
1$
#420
1&
#440
1!
0&
1%
#460
1&
#480
0&
0%
0$
1#
#500
1&
#520
0!
0&
1%
#540
1&
#560
0&
0%
1$
#580
1&
#600
0&
1%
#620
1&
#640
