Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Feb 27 18:32:08 2026
| Host         : ece15 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file alu_tester_timing_summary_routed.rpt -pb alu_tester_timing_summary_routed.pb -rpx alu_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.756        0.000                      0                  300        0.104        0.000                      0                  300        3.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.756        0.000                      0                  300        0.104        0.000                      0                  300        3.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.737%)  route 2.981ns (78.263%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.689     9.236    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564    12.956    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[12]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.992    DB2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.737%)  route 2.981ns (78.263%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.689     9.236    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564    12.956    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[13]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.992    DB2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.737%)  route 2.981ns (78.263%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.689     9.236    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564    12.956    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[14]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.992    DB2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.737%)  route 2.981ns (78.263%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.689     9.236    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564    12.956    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[15]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.992    DB2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.954%)  route 3.123ns (79.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.831     9.378    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.580    12.972    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[4]/C
                         clock pessimism              0.454    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.186    DB2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.954%)  route 3.123ns (79.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.831     9.378    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.580    12.972    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[5]/C
                         clock pessimism              0.454    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.186    DB2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.954%)  route 3.123ns (79.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.831     9.378    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.580    12.972    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
                         clock pessimism              0.454    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.186    DB2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.954%)  route 3.123ns (79.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.831     9.378    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.580    12.972    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
                         clock pessimism              0.454    13.427    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.186    DB2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.467%)  route 2.857ns (77.533%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.565     9.112    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564    12.956    DB2/CLK
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[10]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.992    DB2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 DB2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.467%)  route 2.857ns (77.533%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.758     5.427    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  DB2/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.745    DB2/counter_reg[6]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.869 f  DB2/counter[0]_i_8__1/O
                         net (fo=2, routed)           0.917     7.785    DB2/counter[0]_i_8__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  DB2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.514     8.423    DB2/counter[0]_i_4__1_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  DB2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.565     9.112    DB2/counter[0]_i_2__1_n_0
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564    12.956    DB2/CLK
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[11]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.992    DB2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  3.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.980 r  DB2/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.980    DB2/counter_reg[8]_i_1__1_n_7
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[8]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.991 r  DB2/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.991    DB2/counter_reg[8]_i_1__1_n_5
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[10]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.016 r  DB2/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.016    DB2/counter_reg[8]_i_1__1_n_4
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[11]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.016 r  DB2/counter_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.016    DB2/counter_reg[8]_i_1__1_n_6
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y50         FDRE                                         r  DB2/counter_reg[9]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  DB2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    DB2/counter_reg[8]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.019 r  DB2/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.019    DB2/counter_reg[12]_i_1__1_n_7
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[12]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  DB2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    DB2/counter_reg[8]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.030 r  DB2/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.030    DB2/counter_reg[12]_i_1__1_n_5
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[14]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  DB2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    DB2/counter_reg[8]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.055 r  DB2/counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.055    DB2/counter_reg[12]_i_1__1_n_6
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[13]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  DB2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    DB2/counter_reg[8]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.055 r  DB2/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.055    DB2/counter_reg[12]_i_1__1_n_4
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y51         FDRE                                         r  DB2/counter_reg[15]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.598%)  route 0.118ns (21.402%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  DB2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    DB2/counter_reg[8]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.004 r  DB2/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.004    DB2/counter_reg[12]_i_1__1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.058 r  DB2/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.058    DB2/counter_reg[16]_i_1__1_n_7
    SLICE_X43Y52         FDRE                                         r  DB2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y52         FDRE                                         r  DB2/counter_reg[16]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DB2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DB2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.444ns (79.017%)  route 0.118ns (20.983%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.507    DB2/CLK
    SLICE_X43Y49         FDRE                                         r  DB2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DB2/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    DB2/counter_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  DB2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.926    DB2/counter_reg[4]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  DB2/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    DB2/counter_reg[8]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.004 r  DB2/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.004    DB2/counter_reg[12]_i_1__1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.069 r  DB2/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.069    DB2/counter_reg[16]_i_1__1_n_5
    SLICE_X43Y52         FDRE                                         r  DB2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.018    DB2/CLK
    SLICE_X43Y52         FDRE                                         r  DB2/counter_reg[18]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.877    DB2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    reg_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    reg_A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    reg_A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    reg_A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y55    reg_B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y55    reg_B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y55    reg_B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y55    reg_B_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    reg_opcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    reg_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    reg_B_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    reg_A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    reg_B_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    reg_B_reg[0]/C



