// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_dct_1d (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;

reg  signed [15:0] p_read727_reg_751;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] p_read727_reg_751_pp0_iter1_reg;
reg  signed [15:0] p_read626_reg_759;
reg  signed [15:0] p_read626_reg_759_pp0_iter1_reg;
reg  signed [15:0] p_read525_reg_767;
reg  signed [15:0] p_read424_reg_775;
reg  signed [15:0] p_read323_reg_783;
reg  signed [15:0] p_read222_reg_789;
reg  signed [15:0] p_read121_reg_795;
reg  signed [15:0] p_read_64_reg_801;
reg  signed [15:0] p_read_64_reg_801_pp0_iter1_reg;
wire  signed [28:0] sext_ln32_9_fu_96_p1;
reg  signed [28:0] sext_ln32_9_reg_808;
reg  signed [28:0] sext_ln32_9_reg_808_pp0_iter1_reg;
wire  signed [28:0] sext_ln32_12_fu_100_p1;
reg  signed [28:0] sext_ln32_12_reg_814;
reg  signed [28:0] sext_ln32_12_reg_814_pp0_iter1_reg;
wire  signed [28:0] sext_ln32_14_fu_104_p1;
wire  signed [16:0] sext_ln32_fu_108_p1;
reg  signed [16:0] sext_ln32_reg_826;
reg   [15:0] trunc_ln_reg_831;
reg   [15:0] trunc_ln_reg_831_pp0_iter2_reg;
reg   [15:0] trunc_ln_reg_831_pp0_iter3_reg;
reg   [15:0] trunc_ln_reg_831_pp0_iter4_reg;
wire  signed [28:0] tmp15_cast15_fu_226_p1;
(* use_dsp48 = "no" *) wire   [17:0] tmp20_fu_240_p2;
reg  signed [17:0] tmp20_reg_842;
wire  signed [28:0] tmp27_cast_fu_268_p1;
wire  signed [28:0] sext_ln32_13_fu_272_p1;
wire   [16:0] tmp33_fu_275_p2;
reg   [16:0] tmp33_reg_859;
reg   [15:0] trunc_ln34_4_reg_864;
reg   [15:0] trunc_ln34_4_reg_864_pp0_iter2_reg;
reg   [15:0] trunc_ln34_4_reg_864_pp0_iter3_reg;
reg   [15:0] trunc_ln34_4_reg_864_pp0_iter4_reg;
wire  signed [28:0] sext_ln32_15_fu_339_p1;
(* use_dsp48 = "no" *) wire   [17:0] tmp48_fu_352_p2;
reg  signed [17:0] tmp48_reg_875;
wire  signed [28:0] sext_ln32_8_fu_364_p1;
wire  signed [28:0] sext_ln32_10_fu_367_p1;
wire  signed [28:0] sext_ln32_11_fu_370_p1;
wire  signed [28:0] tmp33_cast17_fu_373_p1;
wire  signed [28:0] sext_ln32_16_fu_381_p1;
wire  signed [28:0] grp_fu_525_p2;
wire  signed [28:0] grp_fu_531_p2;
wire  signed [28:0] grp_fu_537_p2;
wire  signed [28:0] grp_fu_543_p2;
wire  signed [28:0] grp_fu_559_p2;
wire   [28:0] grp_fu_549_p4;
wire   [28:0] grp_fu_565_p3;
wire  signed [28:0] grp_fu_573_p2;
wire   [28:0] grp_fu_579_p4;
wire  signed [28:0] grp_fu_597_p2;
wire   [28:0] grp_fu_589_p3;
wire   [28:0] grp_fu_603_p3;
wire  signed [28:0] grp_fu_619_p2;
wire   [28:0] grp_fu_611_p3;
wire  signed [15:0] sext_ln32_9_fu_96_p0;
wire    ap_block_pp0_stage0;
wire  signed [15:0] sext_ln32_12_fu_100_p0;
wire  signed [15:0] sext_ln32_14_fu_104_p0;
wire   [15:0] tmp2_fu_156_p2;
wire   [15:0] empty_fu_152_p2;
wire   [15:0] tmp1019_fu_160_p2;
wire   [28:0] tmp_fu_111_p3;
wire   [15:0] tmp6517_fu_180_p2;
wire   [28:0] tmp_4_fu_174_p2;
wire   [28:0] shl_ln_fu_145_p3;
wire   [28:0] add_ln32_fu_192_p2;
wire   [28:0] tmp5_fu_184_p3;
wire   [28:0] tmp_5_fu_198_p2;
wire   [28:0] tmp4_fu_166_p3;
wire   [28:0] add_ln34_fu_204_p2;
wire  signed [16:0] sext_ln32_2_fu_121_p1;
wire  signed [16:0] sext_ln32_5_fu_136_p1;
wire   [16:0] tmp15_fu_220_p2;
wire  signed [16:0] sext_ln32_1_fu_118_p1;
wire   [16:0] tmp19_fu_230_p2;
wire  signed [17:0] tmp19_cast_fu_236_p1;
wire  signed [17:0] sext_ln32_4_fu_133_p1;
wire  signed [16:0] sext_ln32_3_fu_124_p1;
wire   [16:0] tmp25_fu_246_p2;
wire  signed [17:0] tmp25_cast_fu_252_p1;
wire  signed [17:0] sext_ln22_fu_127_p1;
wire   [17:0] tmp26_fu_256_p2;
wire  signed [17:0] sext_ln32_7_fu_142_p1;
wire   [17:0] tmp27_fu_262_p2;
wire  signed [16:0] sext_ln22_2_fu_139_p1;
wire  signed [16:0] tmp35_fu_281_p2;
wire   [15:0] empty_29_fu_291_p1;
wire  signed [28:0] tmp35_cast_fu_287_p1;
wire   [28:0] p_shl1_fu_295_p3;
wire   [28:0] tmp36_fu_303_p2;
wire   [28:0] p_shl_fu_309_p3;
wire   [28:0] tmp_6_fu_317_p2;
wire   [28:0] add_ln34_4_fu_323_p2;
wire   [16:0] tmp47_fu_342_p2;
wire  signed [17:0] tmp47_cast_fu_348_p1;
wire  signed [16:0] sext_ln32_6_fu_361_p1;
wire   [16:0] tmp43_fu_376_p2;
wire  signed [28:0] add_ln34_12_fu_385_p0;
wire   [28:0] grp_fu_643_p3;
wire  signed [28:0] grp_fu_634_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_12_fu_385_p2;
wire  signed [28:0] add_ln34_1_fu_389_p1;
wire   [28:0] grp_fu_625_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_1_fu_389_p2;
wire  signed [28:0] trunc_ln34_2_fu_404_p1;
wire   [28:0] grp_fu_652_p4;
wire  signed [28:0] add_ln34_18_fu_413_p0;
wire   [28:0] grp_fu_671_p3;
wire  signed [28:0] grp_fu_680_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_18_fu_413_p2;
wire  signed [28:0] add_ln34_3_fu_417_p1;
wire   [28:0] grp_fu_662_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_3_fu_417_p2;
wire  signed [28:0] add_ln34_23_fu_432_p0;
wire   [28:0] grp_fu_706_p3;
wire  signed [28:0] grp_fu_697_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_23_fu_432_p2;
wire  signed [28:0] add_ln34_5_fu_436_p1;
wire   [28:0] grp_fu_689_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_5_fu_436_p2;
wire  signed [28:0] trunc_ln34_6_fu_451_p1;
wire   [28:0] grp_fu_715_p4;
wire  signed [28:0] add_ln34_29_fu_460_p0;
wire   [28:0] grp_fu_742_p3;
wire  signed [28:0] grp_fu_733_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_29_fu_460_p2;
wire  signed [28:0] add_ln34_7_fu_464_p1;
wire   [28:0] grp_fu_725_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln34_7_fu_464_p2;
wire   [13:0] grp_fu_525_p1;
wire  signed [14:0] grp_fu_531_p1;
wire  signed [15:0] grp_fu_537_p0;
wire   [13:0] grp_fu_537_p1;
wire  signed [15:0] grp_fu_543_p0;
wire  signed [14:0] grp_fu_543_p1;
wire  signed [15:0] grp_fu_549_p0;
wire  signed [15:0] grp_fu_549_p1;
wire  signed [16:0] sext_ln22_1_fu_130_p1;
wire   [11:0] grp_fu_549_p2;
wire  signed [16:0] grp_fu_559_p0;
wire   [12:0] grp_fu_559_p1;
wire  signed [17:0] grp_fu_565_p0;
wire   [13:0] grp_fu_565_p1;
wire   [12:0] grp_fu_565_p2;
wire  signed [15:0] grp_fu_573_p0;
wire   [13:0] grp_fu_573_p1;
wire  signed [15:0] grp_fu_579_p0;
wire  signed [15:0] grp_fu_579_p1;
wire   [12:0] grp_fu_579_p2;
wire  signed [15:0] grp_fu_589_p0;
wire  signed [14:0] grp_fu_589_p1;
wire  signed [16:0] grp_fu_597_p0;
wire   [11:0] grp_fu_597_p1;
wire  signed [17:0] grp_fu_603_p0;
wire   [12:0] grp_fu_603_p1;
wire   [12:0] grp_fu_603_p2;
wire  signed [15:0] grp_fu_611_p0;
wire   [13:0] grp_fu_611_p1;
wire  signed [15:0] grp_fu_619_p0;
wire  signed [14:0] grp_fu_619_p1;
wire  signed [15:0] grp_fu_625_p0;
wire   [13:0] grp_fu_625_p1;
wire  signed [15:0] grp_fu_634_p0;
wire  signed [14:0] grp_fu_634_p1;
wire  signed [15:0] grp_fu_643_p0;
wire  signed [14:0] grp_fu_643_p1;
wire   [12:0] grp_fu_643_p2;
wire  signed [15:0] grp_fu_652_p1;
wire  signed [17:0] sext_ln22_3_fu_358_p1;
wire   [12:0] grp_fu_652_p2;
wire  signed [15:0] grp_fu_662_p0;
wire   [13:0] grp_fu_662_p1;
wire  signed [15:0] grp_fu_671_p0;
wire  signed [14:0] grp_fu_671_p1;
wire   [12:0] grp_fu_671_p2;
wire  signed [16:0] grp_fu_680_p0;
wire   [11:0] grp_fu_680_p1;
wire  signed [15:0] grp_fu_689_p0;
wire  signed [14:0] grp_fu_689_p1;
wire  signed [15:0] grp_fu_697_p0;
wire   [13:0] grp_fu_697_p1;
wire  signed [16:0] grp_fu_706_p0;
wire   [12:0] grp_fu_706_p1;
wire   [12:0] grp_fu_706_p2;
wire  signed [15:0] grp_fu_715_p1;
wire   [13:0] grp_fu_715_p2;
wire  signed [15:0] grp_fu_725_p0;
wire   [13:0] grp_fu_725_p1;
wire  signed [16:0] grp_fu_733_p0;
wire   [12:0] grp_fu_733_p1;
wire  signed [16:0] grp_fu_742_p0;
wire   [11:0] grp_fu_742_p1;
wire   [12:0] grp_fu_742_p2;
reg    grp_fu_525_ce;
reg    grp_fu_531_ce;
reg    grp_fu_537_ce;
reg    grp_fu_543_ce;
reg    grp_fu_549_ce;
reg    grp_fu_559_ce;
reg    grp_fu_565_ce;
reg    grp_fu_573_ce;
reg    grp_fu_579_ce;
reg    grp_fu_589_ce;
reg    grp_fu_597_ce;
reg    grp_fu_603_ce;
reg    grp_fu_611_ce;
reg    grp_fu_619_ce;
reg    grp_fu_625_ce;
reg    grp_fu_634_ce;
reg    grp_fu_643_ce;
reg    grp_fu_652_ce;
reg    grp_fu_662_ce;
reg    grp_fu_671_ce;
reg    grp_fu_680_ce;
reg    grp_fu_689_ce;
reg    grp_fu_697_ce;
reg    grp_fu_706_ce;
reg    grp_fu_715_ce;
reg    grp_fu_725_ce;
reg    grp_fu_733_ce;
reg    grp_fu_742_ce;
reg    ap_ce_reg;
reg   [15:0] p_read_int_reg;
reg  signed [15:0] p_read1_int_reg;
reg  signed [15:0] p_read2_int_reg;
reg   [15:0] p_read3_int_reg;
reg   [15:0] p_read4_int_reg;
reg   [15:0] p_read5_int_reg;
reg   [15:0] p_read6_int_reg;
reg   [15:0] p_read7_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;

dct_mul_mul_16s_14ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_14ns_29_4_0_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read1_int_reg),
    .din1(grp_fu_525_p1),
    .ce(grp_fu_525_ce),
    .dout(grp_fu_525_p2)
);

dct_mul_mul_16s_15s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_15s_29_4_0_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read2_int_reg),
    .din1(grp_fu_531_p1),
    .ce(grp_fu_531_ce),
    .dout(grp_fu_531_p2)
);

dct_mul_mul_16s_14ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_14ns_29_4_0_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_537_p0),
    .din1(grp_fu_537_p1),
    .ce(grp_fu_537_ce),
    .dout(grp_fu_537_p2)
);

dct_mul_mul_16s_15s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_15s_29_4_0_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_543_p0),
    .din1(grp_fu_543_p1),
    .ce(grp_fu_543_ce),
    .dout(grp_fu_543_p2)
);

dct_ama_submuladd_16s_16s_12ns_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
ama_submuladd_16s_16s_12ns_29s_29_4_0_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p0),
    .din1(grp_fu_549_p1),
    .din2(grp_fu_549_p2),
    .din3(grp_fu_525_p2),
    .ce(grp_fu_549_ce),
    .dout(grp_fu_549_p4)
);

dct_mul_mul_17s_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_mul_17s_13ns_29_4_0_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_559_p0),
    .din1(grp_fu_559_p1),
    .ce(grp_fu_559_ce),
    .dout(grp_fu_559_p2)
);

dct_mac_muladd_18s_14ns_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_18s_14ns_13ns_29_4_0_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_565_p0),
    .din1(grp_fu_565_p1),
    .din2(grp_fu_565_p2),
    .ce(grp_fu_565_ce),
    .dout(grp_fu_565_p3)
);

dct_mul_mul_16s_14ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_14ns_29_4_0_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_573_p0),
    .din1(grp_fu_573_p1),
    .ce(grp_fu_573_ce),
    .dout(grp_fu_573_p2)
);

dct_ama_submuladd_16s_16s_13ns_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
ama_submuladd_16s_16s_13ns_29s_29_4_0_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_579_p0),
    .din1(grp_fu_579_p1),
    .din2(grp_fu_579_p2),
    .din3(grp_fu_531_p2),
    .ce(grp_fu_579_ce),
    .dout(grp_fu_579_p4)
);

dct_mac_muladd_16s_15s_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29s_29_4_0_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_589_p0),
    .din1(grp_fu_589_p1),
    .din2(grp_fu_537_p2),
    .ce(grp_fu_589_ce),
    .dout(grp_fu_589_p3)
);

dct_mul_mul_17s_12ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
mul_mul_17s_12ns_29_4_0_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_597_p0),
    .din1(grp_fu_597_p1),
    .ce(grp_fu_597_ce),
    .dout(grp_fu_597_p2)
);

dct_mac_muladd_18s_13ns_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_18s_13ns_13ns_29_4_0_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_603_p0),
    .din1(grp_fu_603_p1),
    .din2(grp_fu_603_p2),
    .ce(grp_fu_603_ce),
    .dout(grp_fu_603_p3)
);

dct_mac_muladd_16s_14ns_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_14ns_29s_29_4_0_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_611_p0),
    .din1(grp_fu_611_p1),
    .din2(grp_fu_543_p2),
    .ce(grp_fu_611_ce),
    .dout(grp_fu_611_p3)
);

dct_mul_mul_16s_15s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_15s_29_4_0_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_619_p0),
    .din1(grp_fu_619_p1),
    .ce(grp_fu_619_ce),
    .dout(grp_fu_619_p2)
);

dct_mac_muladd_16s_14ns_29ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_14ns_29ns_29_4_0_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_625_p0),
    .din1(grp_fu_625_p1),
    .din2(grp_fu_549_p4),
    .ce(grp_fu_625_ce),
    .dout(grp_fu_625_p3)
);

dct_mac_muladd_16s_15s_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29s_29_4_0_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_634_p0),
    .din1(grp_fu_634_p1),
    .din2(grp_fu_559_p2),
    .ce(grp_fu_634_ce),
    .dout(grp_fu_634_p3)
);

dct_mac_muladd_16s_15s_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_13ns_29_4_0_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_643_p0),
    .din1(grp_fu_643_p1),
    .din2(grp_fu_643_p2),
    .ce(grp_fu_643_ce),
    .dout(grp_fu_643_p3)
);

dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp20_reg_842),
    .din1(grp_fu_652_p1),
    .din2(grp_fu_652_p2),
    .din3(grp_fu_565_p3),
    .ce(grp_fu_652_ce),
    .dout(grp_fu_652_p4)
);

dct_mac_muladd_16s_14ns_29ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_14ns_29ns_29_4_0_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_662_p0),
    .din1(grp_fu_662_p1),
    .din2(grp_fu_579_p4),
    .ce(grp_fu_662_ce),
    .dout(grp_fu_662_p3)
);

dct_mac_muladd_16s_15s_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_13ns_29_4_0_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_671_p0),
    .din1(grp_fu_671_p1),
    .din2(grp_fu_671_p2),
    .ce(grp_fu_671_ce),
    .dout(grp_fu_671_p3)
);

dct_mac_muladd_17s_12ns_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_17s_12ns_29s_29_4_0_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_680_p0),
    .din1(grp_fu_680_p1),
    .din2(grp_fu_573_p2),
    .ce(grp_fu_680_ce),
    .dout(grp_fu_680_p3)
);

dct_mac_muladd_16s_15s_29ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29ns_29_4_0_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_689_p0),
    .din1(grp_fu_689_p1),
    .din2(grp_fu_589_p3),
    .ce(grp_fu_689_ce),
    .dout(grp_fu_689_p3)
);

dct_mac_muladd_16s_14ns_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_14ns_29s_29_4_0_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_697_p0),
    .din1(grp_fu_697_p1),
    .din2(grp_fu_597_p2),
    .ce(grp_fu_697_ce),
    .dout(grp_fu_697_p3)
);

dct_mac_muladd_17s_13ns_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_17s_13ns_13ns_29_4_0_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_706_p0),
    .din1(grp_fu_706_p1),
    .din2(grp_fu_706_p2),
    .ce(grp_fu_706_ce),
    .dout(grp_fu_706_p3)
);

dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp48_reg_875),
    .din1(grp_fu_715_p1),
    .din2(grp_fu_715_p2),
    .din3(grp_fu_603_p3),
    .ce(grp_fu_715_ce),
    .dout(grp_fu_715_p4)
);

dct_mac_muladd_16s_14ns_29ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_14ns_29ns_29_4_0_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_725_p0),
    .din1(grp_fu_725_p1),
    .din2(grp_fu_611_p3),
    .ce(grp_fu_725_ce),
    .dout(grp_fu_725_p3)
);

dct_mac_muladd_17s_13ns_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_17s_13ns_29s_29_4_0_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_733_p0),
    .din1(grp_fu_733_p1),
    .din2(grp_fu_619_p2),
    .ce(grp_fu_733_ce),
    .dout(grp_fu_733_p3)
);

dct_mac_muladd_17s_12ns_13ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_17s_12ns_13ns_29_4_0_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_742_p0),
    .din1(grp_fu_742_p1),
    .din2(grp_fu_742_p2),
    .ce(grp_fu_742_ce),
    .dout(grp_fu_742_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= trunc_ln_reg_831_pp0_iter4_reg;
        ap_return_1_int_reg <= {{add_ln34_1_fu_389_p2[28:13]}};
        ap_return_2_int_reg <= {{trunc_ln34_2_fu_404_p1[28:13]}};
        ap_return_3_int_reg <= {{add_ln34_3_fu_417_p2[28:13]}};
        ap_return_4_int_reg <= trunc_ln34_4_reg_864_pp0_iter4_reg;
        ap_return_5_int_reg <= {{add_ln34_5_fu_436_p2[28:13]}};
        ap_return_6_int_reg <= {{trunc_ln34_6_fu_451_p1[28:13]}};
        ap_return_7_int_reg <= {{add_ln34_7_fu_464_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_read121_reg_795 <= p_read1_int_reg;
        p_read222_reg_789 <= p_read2_int_reg;
        p_read323_reg_783 <= p_read3_int_reg;
        p_read424_reg_775 <= p_read4_int_reg;
        p_read525_reg_767 <= p_read5_int_reg;
        p_read626_reg_759 <= p_read6_int_reg;
        p_read626_reg_759_pp0_iter1_reg <= p_read626_reg_759;
        p_read727_reg_751 <= p_read7_int_reg;
        p_read727_reg_751_pp0_iter1_reg <= p_read727_reg_751;
        p_read_64_reg_801 <= p_read_int_reg;
        p_read_64_reg_801_pp0_iter1_reg <= p_read_64_reg_801;
        sext_ln32_12_reg_814 <= sext_ln32_12_fu_100_p1;
        sext_ln32_12_reg_814_pp0_iter1_reg <= sext_ln32_12_reg_814;
        sext_ln32_9_reg_808 <= sext_ln32_9_fu_96_p1;
        sext_ln32_9_reg_808_pp0_iter1_reg <= sext_ln32_9_reg_808;
        sext_ln32_reg_826 <= sext_ln32_fu_108_p1;
        tmp20_reg_842 <= tmp20_fu_240_p2;
        tmp33_reg_859 <= tmp33_fu_275_p2;
        tmp48_reg_875 <= tmp48_fu_352_p2;
        trunc_ln34_4_reg_864 <= {{add_ln34_4_fu_323_p2[28:13]}};
        trunc_ln34_4_reg_864_pp0_iter2_reg <= trunc_ln34_4_reg_864;
        trunc_ln34_4_reg_864_pp0_iter3_reg <= trunc_ln34_4_reg_864_pp0_iter2_reg;
        trunc_ln34_4_reg_864_pp0_iter4_reg <= trunc_ln34_4_reg_864_pp0_iter3_reg;
        trunc_ln_reg_831 <= {{add_ln34_fu_204_p2[28:13]}};
        trunc_ln_reg_831_pp0_iter2_reg <= trunc_ln_reg_831;
        trunc_ln_reg_831_pp0_iter3_reg <= trunc_ln_reg_831_pp0_iter2_reg;
        trunc_ln_reg_831_pp0_iter4_reg <= trunc_ln_reg_831_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = trunc_ln_reg_831_pp0_iter4_reg;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = {{add_ln34_1_fu_389_p2[28:13]}};
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = {{trunc_ln34_2_fu_404_p1[28:13]}};
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = {{add_ln34_3_fu_417_p2[28:13]}};
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = trunc_ln34_4_reg_864_pp0_iter4_reg;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = {{add_ln34_5_fu_436_p2[28:13]}};
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = {{trunc_ln34_6_fu_451_p1[28:13]}};
    end else begin
        ap_return_6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = {{add_ln34_7_fu_464_p2[28:13]}};
    end else begin
        ap_return_7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_525_ce = 1'b1;
    end else begin
        grp_fu_525_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_531_ce = 1'b1;
    end else begin
        grp_fu_531_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_537_ce = 1'b1;
    end else begin
        grp_fu_537_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_543_ce = 1'b1;
    end else begin
        grp_fu_543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_549_ce = 1'b1;
    end else begin
        grp_fu_549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_559_ce = 1'b1;
    end else begin
        grp_fu_559_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_565_ce = 1'b1;
    end else begin
        grp_fu_565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_573_ce = 1'b1;
    end else begin
        grp_fu_573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_579_ce = 1'b1;
    end else begin
        grp_fu_579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_589_ce = 1'b1;
    end else begin
        grp_fu_589_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_597_ce = 1'b1;
    end else begin
        grp_fu_597_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_603_ce = 1'b1;
    end else begin
        grp_fu_603_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_611_ce = 1'b1;
    end else begin
        grp_fu_611_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_619_ce = 1'b1;
    end else begin
        grp_fu_619_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_625_ce = 1'b1;
    end else begin
        grp_fu_625_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_634_ce = 1'b1;
    end else begin
        grp_fu_634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_643_ce = 1'b1;
    end else begin
        grp_fu_643_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_652_ce = 1'b1;
    end else begin
        grp_fu_652_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_662_ce = 1'b1;
    end else begin
        grp_fu_662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_671_ce = 1'b1;
    end else begin
        grp_fu_671_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_680_ce = 1'b1;
    end else begin
        grp_fu_680_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_689_ce = 1'b1;
    end else begin
        grp_fu_689_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_697_ce = 1'b1;
    end else begin
        grp_fu_697_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_706_ce = 1'b1;
    end else begin
        grp_fu_706_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_715_ce = 1'b1;
    end else begin
        grp_fu_715_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_725_ce = 1'b1;
    end else begin
        grp_fu_725_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_733_ce = 1'b1;
    end else begin
        grp_fu_733_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_742_ce = 1'b1;
    end else begin
        grp_fu_742_ce = 1'b0;
    end
end

assign add_ln32_fu_192_p2 = (tmp_4_fu_174_p2 + shl_ln_fu_145_p3);

assign add_ln34_12_fu_385_p0 = grp_fu_643_p3;

assign add_ln34_12_fu_385_p2 = ($signed(add_ln34_12_fu_385_p0) + $signed(grp_fu_634_p3));

assign add_ln34_18_fu_413_p0 = grp_fu_671_p3;

assign add_ln34_18_fu_413_p2 = ($signed(add_ln34_18_fu_413_p0) + $signed(grp_fu_680_p3));

assign add_ln34_1_fu_389_p1 = grp_fu_625_p3;

assign add_ln34_1_fu_389_p2 = ($signed(add_ln34_12_fu_385_p2) + $signed(add_ln34_1_fu_389_p1));

assign add_ln34_23_fu_432_p0 = grp_fu_706_p3;

assign add_ln34_23_fu_432_p2 = ($signed(add_ln34_23_fu_432_p0) + $signed(grp_fu_697_p3));

assign add_ln34_29_fu_460_p0 = grp_fu_742_p3;

assign add_ln34_29_fu_460_p2 = ($signed(add_ln34_29_fu_460_p0) + $signed(grp_fu_733_p3));

assign add_ln34_3_fu_417_p1 = grp_fu_662_p3;

assign add_ln34_3_fu_417_p2 = ($signed(add_ln34_18_fu_413_p2) + $signed(add_ln34_3_fu_417_p1));

assign add_ln34_4_fu_323_p2 = (tmp_6_fu_317_p2 + tmp_5_fu_198_p2);

assign add_ln34_5_fu_436_p1 = grp_fu_689_p3;

assign add_ln34_5_fu_436_p2 = ($signed(add_ln34_23_fu_432_p2) + $signed(add_ln34_5_fu_436_p1));

assign add_ln34_7_fu_464_p1 = grp_fu_725_p3;

assign add_ln34_7_fu_464_p2 = ($signed(add_ln34_29_fu_460_p2) + $signed(add_ln34_7_fu_464_p1));

assign add_ln34_fu_204_p2 = (tmp_5_fu_198_p2 + tmp4_fu_166_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign empty_29_fu_291_p1 = tmp35_fu_281_p2[15:0];

assign empty_fu_152_p2 = ($signed(p_read222_reg_789) + $signed(p_read121_reg_795));

assign grp_fu_525_p1 = 29'd9633;

assign grp_fu_531_p1 = 29'd536859550;

assign grp_fu_537_p0 = sext_ln32_14_fu_104_p1;

assign grp_fu_537_p1 = 29'd9633;

assign grp_fu_543_p0 = sext_ln32_14_fu_104_p1;

assign grp_fu_543_p1 = 29'd536859550;

assign grp_fu_549_p0 = sext_ln32_3_fu_124_p1;

assign grp_fu_549_p1 = sext_ln22_1_fu_130_p1;

assign grp_fu_549_p2 = 29'd2260;

assign grp_fu_559_p0 = tmp15_cast15_fu_226_p1;

assign grp_fu_559_p1 = 29'd6436;

assign grp_fu_565_p0 = tmp27_cast_fu_268_p1;

assign grp_fu_565_p1 = 29'd10703;

assign grp_fu_565_p2 = 29'd4096;

assign grp_fu_573_p0 = sext_ln32_13_fu_272_p1;

assign grp_fu_573_p1 = 29'd11363;

assign grp_fu_579_p0 = sext_ln22_1_fu_130_p1;

assign grp_fu_579_p1 = sext_ln32_3_fu_124_p1;

assign grp_fu_579_p2 = 29'd6436;

assign grp_fu_589_p0 = sext_ln32_15_fu_339_p1;

assign grp_fu_589_p1 = 29'd536861280;

assign grp_fu_597_p0 = tmp15_cast15_fu_226_p1;

assign grp_fu_597_p1 = 29'd2260;

assign grp_fu_603_p0 = tmp27_cast_fu_268_p1;

assign grp_fu_603_p1 = 29'd4433;

assign grp_fu_603_p2 = 29'd4096;

assign grp_fu_611_p0 = sext_ln32_15_fu_339_p1;

assign grp_fu_611_p1 = 29'd11363;

assign grp_fu_619_p0 = sext_ln32_13_fu_272_p1;

assign grp_fu_619_p1 = 29'd536861280;

assign grp_fu_625_p0 = sext_ln32_8_fu_364_p1;

assign grp_fu_625_p1 = 29'd11363;

assign grp_fu_634_p0 = sext_ln32_10_fu_367_p1;

assign grp_fu_634_p1 = 29'd536861280;

assign grp_fu_643_p0 = sext_ln32_11_fu_370_p1;

assign grp_fu_643_p1 = 29'd536859550;

assign grp_fu_643_p2 = 29'd4096;

assign grp_fu_652_p1 = sext_ln22_3_fu_358_p1;

assign grp_fu_652_p2 = 29'd4433;

assign grp_fu_662_p0 = sext_ln32_8_fu_364_p1;

assign grp_fu_662_p1 = 29'd9633;

assign grp_fu_671_p0 = sext_ln32_11_fu_370_p1;

assign grp_fu_671_p1 = 29'd536861280;

assign grp_fu_671_p2 = 29'd4096;

assign grp_fu_680_p0 = tmp33_cast17_fu_373_p1;

assign grp_fu_680_p1 = 29'd2260;

assign grp_fu_689_p0 = sext_ln32_9_reg_808_pp0_iter1_reg;

assign grp_fu_689_p1 = 29'd536859550;

assign grp_fu_697_p0 = sext_ln32_10_fu_367_p1;

assign grp_fu_697_p1 = 29'd11363;

assign grp_fu_706_p0 = sext_ln32_16_fu_381_p1;

assign grp_fu_706_p1 = 29'd6436;

assign grp_fu_706_p2 = 29'd4096;

assign grp_fu_715_p1 = sext_ln22_3_fu_358_p1;

assign grp_fu_715_p2 = 29'd10703;

assign grp_fu_725_p0 = sext_ln32_12_reg_814_pp0_iter1_reg;

assign grp_fu_725_p1 = 29'd9633;

assign grp_fu_733_p0 = tmp33_cast17_fu_373_p1;

assign grp_fu_733_p1 = 29'd6436;

assign grp_fu_742_p0 = sext_ln32_16_fu_381_p1;

assign grp_fu_742_p1 = 29'd2260;

assign grp_fu_742_p2 = 29'd4096;

assign p_shl1_fu_295_p3 = {{empty_29_fu_291_p1}, {13'd0}};

assign p_shl_fu_309_p3 = {{empty_fu_152_p2}, {13'd0}};

assign sext_ln22_1_fu_130_p1 = p_read424_reg_775;

assign sext_ln22_2_fu_139_p1 = p_read626_reg_759;

assign sext_ln22_3_fu_358_p1 = p_read626_reg_759_pp0_iter1_reg;

assign sext_ln22_fu_127_p1 = p_read424_reg_775;

assign sext_ln32_10_fu_367_p1 = p_read626_reg_759_pp0_iter1_reg;

assign sext_ln32_11_fu_370_p1 = p_read727_reg_751_pp0_iter1_reg;

assign sext_ln32_12_fu_100_p0 = p_read2_int_reg;

assign sext_ln32_12_fu_100_p1 = sext_ln32_12_fu_100_p0;

assign sext_ln32_13_fu_272_p1 = p_read525_reg_767;

assign sext_ln32_14_fu_104_p0 = p_read3_int_reg;

assign sext_ln32_14_fu_104_p1 = sext_ln32_14_fu_104_p0;

assign sext_ln32_15_fu_339_p1 = p_read424_reg_775;

assign sext_ln32_16_fu_381_p1 = $signed(tmp43_fu_376_p2);

assign sext_ln32_1_fu_118_p1 = p_read121_reg_795;

assign sext_ln32_2_fu_121_p1 = p_read222_reg_789;

assign sext_ln32_3_fu_124_p1 = p_read323_reg_783;

assign sext_ln32_4_fu_133_p1 = p_read525_reg_767;

assign sext_ln32_5_fu_136_p1 = p_read525_reg_767;

assign sext_ln32_6_fu_361_p1 = p_read727_reg_751_pp0_iter1_reg;

assign sext_ln32_7_fu_142_p1 = p_read727_reg_751;

assign sext_ln32_8_fu_364_p1 = p_read_64_reg_801_pp0_iter1_reg;

assign sext_ln32_9_fu_96_p0 = p_read1_int_reg;

assign sext_ln32_9_fu_96_p1 = sext_ln32_9_fu_96_p0;

assign sext_ln32_fu_108_p1 = p_read_64_reg_801;

assign shl_ln_fu_145_p3 = {{p_read727_reg_751}, {13'd0}};

assign tmp1019_fu_160_p2 = (tmp2_fu_156_p2 + empty_fu_152_p2);

assign tmp15_cast15_fu_226_p1 = $signed(tmp15_fu_220_p2);

assign tmp15_fu_220_p2 = ($signed(sext_ln32_2_fu_121_p1) - $signed(sext_ln32_5_fu_136_p1));

assign tmp19_cast_fu_236_p1 = $signed(tmp19_fu_230_p2);

assign tmp19_fu_230_p2 = ($signed(sext_ln32_1_fu_118_p1) - $signed(sext_ln32_2_fu_121_p1));

assign tmp20_fu_240_p2 = ($signed(tmp19_cast_fu_236_p1) - $signed(sext_ln32_4_fu_133_p1));

assign tmp25_cast_fu_252_p1 = $signed(tmp25_fu_246_p2);

assign tmp25_fu_246_p2 = ($signed(sext_ln32_fu_108_p1) - $signed(sext_ln32_3_fu_124_p1));

assign tmp26_fu_256_p2 = ($signed(tmp25_cast_fu_252_p1) - $signed(sext_ln22_fu_127_p1));

assign tmp27_cast_fu_268_p1 = $signed(tmp27_fu_262_p2);

assign tmp27_fu_262_p2 = ($signed(tmp26_fu_256_p2) + $signed(sext_ln32_7_fu_142_p1));

assign tmp2_fu_156_p2 = ($signed(p_read525_reg_767) + $signed(p_read626_reg_759));

assign tmp33_cast17_fu_373_p1 = $signed(tmp33_reg_859);

assign tmp33_fu_275_p2 = ($signed(sext_ln22_2_fu_139_p1) - $signed(sext_ln32_1_fu_118_p1));

assign tmp35_cast_fu_287_p1 = tmp35_fu_281_p2;

assign tmp35_fu_281_p2 = ($signed(sext_ln22_2_fu_139_p1) + $signed(sext_ln32_5_fu_136_p1));

assign tmp36_fu_303_p2 = ($signed(tmp35_cast_fu_287_p1) - $signed(p_shl1_fu_295_p3));

assign tmp43_fu_376_p2 = ($signed(sext_ln32_reg_826) - $signed(sext_ln32_6_fu_361_p1));

assign tmp47_cast_fu_348_p1 = $signed(tmp47_fu_342_p2);

assign tmp47_fu_342_p2 = ($signed(sext_ln32_2_fu_121_p1) - $signed(sext_ln32_1_fu_118_p1));

assign tmp48_fu_352_p2 = ($signed(tmp47_cast_fu_348_p1) + $signed(sext_ln32_4_fu_133_p1));

assign tmp4_fu_166_p3 = {{tmp1019_fu_160_p2}, {13'd0}};

assign tmp5_fu_184_p3 = {{tmp6517_fu_180_p2}, {13'd0}};

assign tmp6517_fu_180_p2 = ($signed(p_read424_reg_775) + $signed(p_read323_reg_783));

assign tmp_4_fu_174_p2 = (tmp_fu_111_p3 | 29'd4096);

assign tmp_5_fu_198_p2 = (add_ln32_fu_192_p2 + tmp5_fu_184_p3);

assign tmp_6_fu_317_p2 = (tmp36_fu_303_p2 - p_shl_fu_309_p3);

assign tmp_fu_111_p3 = {{p_read_64_reg_801}, {13'd0}};

assign trunc_ln34_2_fu_404_p1 = grp_fu_652_p4;

assign trunc_ln34_6_fu_451_p1 = grp_fu_715_p4;

endmodule //dct_dct_1d
