TRACE::2021-04-07.19:24:33::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:33::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:33::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:35::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:35::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:35::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-07.19:24:45::SCWPlatform::Opened new HwDB with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-04-07.19:24:45::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo"
		}]
}
TRACE::2021-04-07.19:24:45::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-04-07.19:24:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-07.19:24:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-07.19:24:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-07.19:24:45::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:45::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-04-07.19:24:45::SCWPlatform::Generating the sources  .
TRACE::2021-04-07.19:24:45::SCWBDomain::Generating boot domain sources.
TRACE::2021-04-07.19:24:45::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:45::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-07.19:24:45::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::mss does not exists at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::Creating sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::Adding the swdes entry, created swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::updating the scw layer changes to swdes at   C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::Writing mss at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:45::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-04-07.19:24:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-07.19:24:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-07.19:24:46::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-04-07.19:24:51::SCWPlatform::Generating sources Done.
TRACE::2021-04-07.19:24:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-07.19:24:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-07.19:24:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-07.19:24:51::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-07.19:24:51::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:51::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:51::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:51::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:51::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-04-07.19:24:51::SCWPlatform::Generating the sources  .
TRACE::2021-04-07.19:24:51::SCWBDomain::Generating boot domain sources.
TRACE::2021-04-07.19:24:51::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-04-07.19:24:51::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:51::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:51::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:51::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:51::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-04-07.19:24:51::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::mss does not exists at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::Creating sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::Adding the swdes entry, created swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::updating the scw layer changes to swdes at   C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::Writing mss at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:51::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-04-07.19:24:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-07.19:24:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-07.19:24:51::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-04-07.19:24:54::SCWPlatform::Generating sources Done.
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-04-07.19:24:54::SCWMssOS::Could not open the swdb for C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-04-07.19:24:54::SCWMssOS::Could not open the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-04-07.19:24:54::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-04-07.19:24:54::SCWMssOS::Could not open the swdb for C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-04-07.19:24:54::SCWMssOS::Could not open the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-04-07.19:24:54::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-07.19:24:54::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-07.19:24:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:24:54::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:24:54::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-04-07.19:24:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:24:54::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:54::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:54::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:54::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-07.19:24:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-07.19:24:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-07.19:24:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-07.19:24:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:54::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::mss does not exists at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Creating sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Adding the swdes entry, created swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::updating the scw layer changes to swdes at   C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Writing mss at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:54::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-07.19:24:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-07.19:24:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-07.19:24:54::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-07.19:24:54::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-04-07.19:24:57::SCWMssOS::Could not open the swdb for C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2021-04-07.19:24:57::SCWMssOS::Could not open the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-04-07.19:24:57::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-07.19:24:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-07.19:24:57::SCWMssOS::Writing the mss file completed C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ff4a638b6527501d8181d9128e6a11df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-07.19:24:57::SCWPlatform::Started generating the artifacts platform zcu102_rxo
TRACE::2021-04-07.19:24:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-07.19:24:57::SCWPlatform::Started generating the artifacts for system configuration zcu102_rxo
LOG::2021-04-07.19:24:57::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-04-07.19:24:57::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-04-07.19:24:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-07.19:24:57::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-04-07.19:24:57::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-04-07.19:24:57::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-04-07.19:24:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-07.19:24:57::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-04-07.19:24:57::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-07.19:24:57::SCWSystem::Not a boot domain 
LOG::2021-04-07.19:24:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-07.19:24:57::SCWDomain::Generating domain artifcats
TRACE::2021-04-07.19:24:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-07.19:24:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-07.19:24:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-07.19:24:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-07.19:24:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-07.19:24:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-07.19:24:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-07.19:24:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-07.19:24:57::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-04-07.19:24:57::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-07.19:24:57::SCWMssOS::Copying to export directory.
TRACE::2021-04-07.19:24:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-07.19:24:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-04-07.19:24:57::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-04-07.19:24:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-07.19:24:57::SCWSystem::Completed Processing the sysconfig zcu102_rxo
LOG::2021-04-07.19:24:57::SCWPlatform::Completed generating the artifacts for system configuration zcu102_rxo
TRACE::2021-04-07.19:24:57::SCWPlatform::Started preparing the platform 
TRACE::2021-04-07.19:24:57::SCWSystem::Writing the bif file for system config zcu102_rxo
TRACE::2021-04-07.19:24:57::SCWSystem::dir created 
TRACE::2021-04-07.19:24:57::SCWSystem::Writing the bif 
TRACE::2021-04-07.19:24:57::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-07.19:24:57::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-07.19:24:57::SCWPlatform::Completed generating the platform
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ff4a638b6527501d8181d9128e6a11df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-07.19:24:57::SCWPlatform::updated the xpfm file.
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ff4a638b6527501d8181d9128e6a11df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:57::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:57::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:57::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ff4a638b6527501d8181d9128e6a11df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-07.19:24:58::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:58::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:58::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:58::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:58::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:24:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:24:58::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-07.19:24:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:24:58::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:24:58::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ff4a638b6527501d8181d9128e6a11df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-07.19:24:58::SCWPlatform::Clearing the existing platform
TRACE::2021-04-07.19:24:58::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-07.19:24:58::SCWBDomain::clearing the fsbl build
TRACE::2021-04-07.19:24:58::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWBDomain::clearing the pmufw build
TRACE::2021-04-07.19:24:58::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:24:58::SCWSystem::Clearing the domains completed.
TRACE::2021-04-07.19:24:58::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform location is C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Removing the HwDB with name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:24:58::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:24:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:24:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-07.19:25:07::SCWPlatform::Opened new HwDB with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWReader::Active system found as  zcu102_rxo
TRACE::2021-04-07.19:25:07::SCWReader::Handling sysconfig zcu102_rxo
TRACE::2021-04-07.19:25:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-07.19:25:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-07.19:25:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-07.19:25:07::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:07::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:07::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:07::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:07::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:07::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:07::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:07::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:07::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-07.19:25:07::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:07::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:07::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:07::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-07.19:25:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:25:08::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:25:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:25:08::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:25:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-07.19:25:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWReader::No isolation master present  
TRACE::2021-04-07.19:25:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-07.19:25:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-07.19:25:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-07.19:25:08::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-07.19:25:08::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-04-07.19:25:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:25:08::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-04-07.19:25:08::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:25:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:25:08::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:25:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-07.19:25:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWReader::No isolation master present  
TRACE::2021-04-07.19:25:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-07.19:25:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-07.19:25:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-07.19:25:08::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-07.19:25:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:25:08::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:25:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:25:08::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:25:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-07.19:25:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWReader::No isolation master present  
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::In reload Mss file.
TRACE::2021-04-07.19:25:09::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:09::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:09::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:09::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:09::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-04-07.19:25:09::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-04-07.19:25:09::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-04-07.19:25:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-07.19:25:09::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-07.19:25:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:25:09::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:25:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:25:09::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:25:09::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:09::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:09::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:09::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:09::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:09::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:09::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::In reload Mss file.
TRACE::2021-04-07.19:25:10::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:10::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:10::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:10::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:10::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:10::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-07.19:25:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:25:10::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:25:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:25:10::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:25:10::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:25:10::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:25:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:25:10::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:10::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:25:10::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:25:10::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:25:10::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2021-04-07.19:26:21::SCWPlatform::Started generating the artifacts platform zcu102_rxo
TRACE::2021-04-07.19:26:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-07.19:26:21::SCWPlatform::Started generating the artifacts for system configuration zcu102_rxo
LOG::2021-04-07.19:26:21::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-04-07.19:26:21::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-04-07.19:26:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-07.19:26:21::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-04-07.19:26:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:26:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:26:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:26:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:26:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:26:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:26:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:26:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:26:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:26:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:26:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:26:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:26:21::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-04-07.19:26:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-07.19:26:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-07.19:26:21::SCWBDomain::System Command Ran  C:&  cd  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl & make 
TRACE::2021-04-07.19:26:21::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-04-07.19:26:21::SCWBDomain::make[1]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:21::SCWBDomain::p_fsbl_bsp'

TRACE::2021-04-07.19:26:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-07.19:26:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:21::SCWBDomain::cts"

TRACE::2021-04-07.19:26:21::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:21::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:26:21::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:21::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:26:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-07.19:26:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:26:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:26:21::SCWBDomain::jects"

TRACE::2021-04-07.19:26:21::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:21::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:26:21::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:21::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:26:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-07.19:26:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:21::SCWBDomain::cts"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:26:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:26:22::SCWBDomain::jects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-04-07.19:26:22::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-04-07.19:26:22::SCWBDomain::t-lto-objects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-04-07.19:26:22::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-04-07.19:26:22::SCWBDomain::lto-objects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:22::SCWBDomain::ects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:26:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:26:22::SCWBDomain::jects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-07.19:26:22::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-04-07.19:26:22::SCWBDomain::bjects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:22::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:22::SCWBDomain::ts"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:22::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:22::SCWBDomain::cts"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-07.19:26:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:26:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:26:22::SCWBDomain::jects"

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:22::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:26:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:23::SCWBDomain::ects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:23::SCWBDomain::ects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:26:23::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:26:23::SCWBDomain::s"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:23::SCWBDomain::ects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:26:23::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:26:23::SCWBDomain::jects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-07.19:26:23::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-04-07.19:26:23::SCWBDomain::bjects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:26:23::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:26:23::SCWBDomain::jects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:23::SCWBDomain::ects"

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:26:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-07.19:26:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:23::SCWBDomain::ects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:24::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:24::SCWBDomain::ts"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-07.19:26:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-04-07.19:26:24::SCWBDomain::-objects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-07.19:26:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-04-07.19:26:24::SCWBDomain::objects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:24::SCWBDomain::ects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:24::SCWBDomain::ects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:24::SCWBDomain::ects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:24::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:26:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-07.19:26:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:24::SCWBDomain::ects"

TRACE::2021-04-07.19:26:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:24::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-07.19:26:25::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-04-07.19:26:25::SCWBDomain::to-objects"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:25::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:25::SCWBDomain::cts"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:25::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:25::SCWBDomain::cts"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:26:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:26:25::SCWBDomain::ects"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:25::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:25::SCWBDomain::cts"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-07.19:26:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-04-07.19:26:25::SCWBDomain::objects"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:25::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:25::SCWBDomain::ts"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:26:25::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-07.19:26:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:26:25::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-07.19:26:25::SCWBDomain::"

TRACE::2021-04-07.19:26:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:25::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:26:26::SCWBDomain::"Compiling avbuf"

TRACE::2021-04-07.19:26:28::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:28::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:26:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-07.19:26:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:28::SCWBDomain::ts"

TRACE::2021-04-07.19:26:28::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:28::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:26:28::SCWBDomain::"Compiling axipmon"

TRACE::2021-04-07.19:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:29::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:26:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-07.19:26:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:26:29::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-07.19:26:29::SCWBDomain::"

TRACE::2021-04-07.19:26:29::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:29::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:26:29::SCWBDomain::"Compiling canps"

TRACE::2021-04-07.19:26:31::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:31::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:26:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-07.19:26:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:31::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:31::SCWBDomain::ts"

TRACE::2021-04-07.19:26:31::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:31::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:26:31::SCWBDomain::"Compiling clockps"

TRACE::2021-04-07.19:26:34::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:34::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:26:34::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-07.19:26:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-07.19:26:34::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-04-07.19:26:34::SCWBDomain::to-objects"

TRACE::2021-04-07.19:26:34::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:34::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-07.19:26:34::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-04-07.19:26:35::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:35::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-07.19:26:35::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-07.19:26:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-07.19:26:35::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-04-07.19:26:35::SCWBDomain::-objects"

TRACE::2021-04-07.19:26:35::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:35::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-07.19:26:35::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2021-04-07.19:26:35::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:35::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-07.19:26:35::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-07.19:26:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:26:35::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:26:35::SCWBDomain::s"

TRACE::2021-04-07.19:26:35::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:35::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:26:35::SCWBDomain::"Compiling csudma"

TRACE::2021-04-07.19:26:37::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:37::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:26:37::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-07.19:26:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:37::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:37::SCWBDomain::ts"

TRACE::2021-04-07.19:26:37::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:37::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:26:37::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-04-07.19:26:37::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:37::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:26:37::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-07.19:26:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:26:37::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:26:37::SCWBDomain::cts"

TRACE::2021-04-07.19:26:37::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:37::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:26:37::SCWBDomain::"Compiling DisplayPort Receiver Subsystem"

TRACE::2021-04-07.19:26:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:26:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-07.19:26:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-07.19:26:40::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-04-07.19:26:40::SCWBDomain::

TRACE::2021-04-07.19:26:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:26:41::SCWBDomain::"Compiling dp"

TRACE::2021-04-07.19:26:43::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:43::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:26:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-07.19:26:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:26:43::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-07.19:26:43::SCWBDomain::"

TRACE::2021-04-07.19:26:43::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:43::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:26:43::SCWBDomain::"Compiling dpdma"

TRACE::2021-04-07.19:26:45::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:45::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:26:45::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-07.19:26:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:45::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:45::SCWBDomain::ts"

TRACE::2021-04-07.19:26:45::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:45::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:26:45::SCWBDomain::"Compiling emacps"

TRACE::2021-04-07.19:26:47::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:47::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:26:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-07.19:26:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:26:48::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:26:48::SCWBDomain::s"

TRACE::2021-04-07.19:26:48::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:48::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:26:48::SCWBDomain::"Compiling gpiops"

TRACE::2021-04-07.19:26:50::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:50::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:26:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-07.19:26:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:26:50::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:26:50::SCWBDomain::s"

TRACE::2021-04-07.19:26:50::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:50::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:26:50::SCWBDomain::"Compiling iicps"

TRACE::2021-04-07.19:26:53::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:53::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:26:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-07.19:26:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2021-04-07.19:26:53::SCWBDomain::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:26:53::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:53::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:26:54::SCWBDomain::"Compiling iic"

TRACE::2021-04-07.19:26:57::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:57::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:26:57::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-07.19:26:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:26:57::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:26:57::SCWBDomain::s"

TRACE::2021-04-07.19:26:57::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:57::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:26:57::SCWBDomain::"Compiling ipipsu"

TRACE::2021-04-07.19:26:58::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:26:58::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:26:58::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-07.19:26:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:26:58::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:26:58::SCWBDomain::ts"

TRACE::2021-04-07.19:26:58::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:26:58::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:26:58::SCWBDomain::"Compiling pciepsu"

TRACE::2021-04-07.19:27:00::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:00::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:27:00::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-07.19:27:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:27:00::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-07.19:27:00::SCWBDomain::cts"

TRACE::2021-04-07.19:27:00::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:00::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:27:00::SCWBDomain::"Compiling qspipsu"

TRACE::2021-04-07.19:27:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:02::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:27:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-07.19:27:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:27:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-07.19:27:02::SCWBDomain::ts"

TRACE::2021-04-07.19:27:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:02::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:27:02::SCWBDomain::"Compiling resetps"

TRACE::2021-04-07.19:27:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:03::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:27:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-07.19:27:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:03::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:03::SCWBDomain::s"

TRACE::2021-04-07.19:27:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:04::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:27:04::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-04-07.19:27:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:05::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:27:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-07.19:27:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:05::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:05::SCWBDomain::s"

TRACE::2021-04-07.19:27:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:05::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-07.19:27:05::SCWBDomain::"Compiling scugic"

TRACE::2021-04-07.19:27:07::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:07::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-07.19:27:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-07.19:27:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-07.19:27:07::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-04-07.19:27:07::SCWBDomain::

TRACE::2021-04-07.19:27:07::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:07::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:27:07::SCWBDomain::"Compiling sdps"

TRACE::2021-04-07.19:27:09::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:09::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:27:09::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-07.19:27:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:27:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-07.19:27:09::SCWBDomain::jects"

TRACE::2021-04-07.19:27:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:10::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:27:10::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2021-04-07.19:27:16::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:16::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:27:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-07.19:27:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:27:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:27:16::SCWBDomain::ects"

TRACE::2021-04-07.19:27:16::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:16::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:27:16::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-04-07.19:27:18::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:18::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:27:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-07.19:27:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:18::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:18::SCWBDomain::s"

TRACE::2021-04-07.19:27:18::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:18::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:27:18::SCWBDomain::"Compiling tmrctr"

TRACE::2021-04-07.19:27:21::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:21::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:27:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-07.19:27:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:21::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:21::SCWBDomain::s"

TRACE::2021-04-07.19:27:21::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:21::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:27:21::SCWBDomain::"Compiling ttcps"

TRACE::2021-04-07.19:27:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:23::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:27:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-07.19:27:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:23::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:23::SCWBDomain::s"

TRACE::2021-04-07.19:27:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:27:23::SCWBDomain::"Compiling uartps"

TRACE::2021-04-07.19:27:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:25::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:27:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-07.19:27:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:26::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:26::SCWBDomain::s"

TRACE::2021-04-07.19:27:26::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:26::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:27:26::SCWBDomain::"Compiling usbpsu"

TRACE::2021-04-07.19:27:30::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:30::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:27:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-07.19:27:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-07.19:27:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-04-07.19:27:30::SCWBDomain::objects"

TRACE::2021-04-07.19:27:30::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:30::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:27:30::SCWBDomain::"Compiling video_common"

TRACE::2021-04-07.19:27:32::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:32::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:27:32::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-07.19:27:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:27:32::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-07.19:27:32::SCWBDomain::"

TRACE::2021-04-07.19:27:32::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:32::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:27:33::SCWBDomain::"Compiling vphy"

TRACE::2021-04-07.19:27:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:27:39::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-07.19:27:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:27:39::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-07.19:27:39::SCWBDomain::"

TRACE::2021-04-07.19:27:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:27:39::SCWBDomain::"Compiling wdtps"

TRACE::2021-04-07.19:27:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:27:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2021-04-07.19:27:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:27:40::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:27:40::SCWBDomain::s"

TRACE::2021-04-07.19:27:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-07.19:27:40::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-04-07.19:27:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-07.19:27:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2021-04-07.19:27:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:27:42::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-07.19:27:42::SCWBDomain::"

TRACE::2021-04-07.19:27:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-07.19:27:42::SCWBDomain::"Compiling xilpm library"

TRACE::2021-04-07.19:27:44::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:44::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-07.19:27:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-07.19:27:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:27:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-07.19:27:44::SCWBDomain::ects"

TRACE::2021-04-07.19:27:44::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:44::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:27:44::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-04-07.19:27:46::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:46::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:27:46::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-07.19:27:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-07.19:27:46::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-04-07.19:27:46::SCWBDomain::

TRACE::2021-04-07.19:27:47::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-07.19:27:47::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:27:47::SCWBDomain::"Compiling zdma"

TRACE::2021-04-07.19:27:48::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:27:48::SCWBDomain::'Finished building libraries'

TRACE::2021-04-07.19:27:48::SCWBDomain::make[1]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-07.19:27:48::SCWBDomain::_fsbl_bsp'

TRACE::2021-04-07.19:27:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-04-07.19:27:48::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-04-07.19:27:49::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-04-07.19:27:49::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-04-07.19:27:50::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-04-07.19:27:50::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-04-07.19:27:50::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-04-07.19:27:50::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-04-07.19:27:51::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-04-07.19:27:51::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-04-07.19:27:51::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-04-07.19:27:51::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-04-07.19:27:53::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-04-07.19:27:53::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-04-07.19:27:54::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-04-07.19:27:54::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-04-07.19:27:54::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-04-07.19:27:54::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:55::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-04-07.19:27:55::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:55::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-04-07.19:27:55::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:55::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-04-07.19:27:55::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-04-07.19:27:56::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-04-07.19:27:56::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-04-07.19:27:56::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-07.19:27:56::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2021-04-07.19:27:56::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2021-04-07.19:27:56::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2021-04-07.19:27:56::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2021-04-07.19:27:56::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2021-04-07.19:27:56::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2021-04-07.19:27:56::SCWBDomain::                                                                                               -n  -Wl,--gc-sections -Lzynqmp_f
TRACE::2021-04-07.19:27:56::SCWBDomain::sbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-04-07.19:28:01::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-04-07.19:28:01::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-04-07.19:28:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-07.19:28:01::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-04-07.19:28:01::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:28:01::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:28:01::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:28:01::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:28:01::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:28:01::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:28:01::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:28:01::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:28:01::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:28:01::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:28:01::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:28:01::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-04-07.19:28:01::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-07.19:28:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-07.19:28:01::SCWBDomain::System Command Ran  C:&  cd  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw & make 
TRACE::2021-04-07.19:28:01::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-04-07.19:28:01::SCWBDomain::make[1]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:01::SCWBDomain::mp_pmufw_bsp'

TRACE::2021-04-07.19:28:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-07.19:28:01::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:01::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:01::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:28:01::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:01::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:28:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-07.19:28:01::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:01::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:01::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:28:01::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:01::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:28:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/canps_v3_4/src"

TRACE::2021-04-07.19:28:01::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:02::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:02::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:02::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:02::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:02::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:02::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/dp14rxss_v6_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-07.19:28:02::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-04-07.19:28:02::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/dp14_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:02::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:02::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:28:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-07.19:28:02::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:02::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:02::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iic_v3_6/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:03::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:03::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-07.19:28:03::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-04-07.19:28:03::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:03::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:28:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-07.19:28:03::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:03::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:03::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:03::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-07.19:28:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-04-07.19:28:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[3]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[3]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-04-07.19:28:04::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-04-07.19:28:04::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:04::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:04::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:04::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:04::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:04::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:04::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:04::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:04::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-07.19:28:04::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-04-07.19:28:04::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-04-07.19:28:04::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:28:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/vphy_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:05::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:05::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:05::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:05::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:05::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:05::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:05::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:05::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:05::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-04-07.19:28:05::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-04-07.19:28:05::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:05::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:05::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:05::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:05::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:05::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:05::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:05::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-07.19:28:05::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-07.19:28:05::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-07.19:28:05::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:05::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:28:05::SCWBDomain::"Compiling avbuf"

TRACE::2021-04-07.19:28:08::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:08::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-07.19:28:08::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-07.19:28:08::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:08::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:08::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:08::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:08::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:28:08::SCWBDomain::"Compiling axipmon"

TRACE::2021-04-07.19:28:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-07.19:28:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/canps_v3_4/src"

TRACE::2021-04-07.19:28:10::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-07.19:28:10::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-07.19:28:10::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:28:10::SCWBDomain::"Compiling canps"

TRACE::2021-04-07.19:28:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-07.19:28:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-07.19:28:12::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:12::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:12::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:28:12::SCWBDomain::"Compiling clockps"

TRACE::2021-04-07.19:28:14::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:14::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-07.19:28:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2021-04-07.19:28:14::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-07.19:28:14::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-07.19:28:14::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:14::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-07.19:28:14::SCWBDomain::"Compiling cpu"

TRACE::2021-04-07.19:28:14::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:14::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-07.19:28:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-07.19:28:14::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:14::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:14::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:14::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:28:14::SCWBDomain::"Compiling csudma"

TRACE::2021-04-07.19:28:16::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:16::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-07.19:28:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-07.19:28:16::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:16::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:16::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:16::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:16::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:28:16::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-04-07.19:28:16::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:16::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-07.19:28:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-07.19:28:16::SCWBDomain::make -C psu_pmu_0/libsrc/dp14rxss_v6_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:16::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:16::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:16::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:16::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:28:16::SCWBDomain::"Compiling DisplayPort Receiver Subsystem"

TRACE::2021-04-07.19:28:19::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:19::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-07.19:28:19::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-07.19:28:19::SCWBDomain::make -C psu_pmu_0/libsrc/dp14_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-07.19:28:19::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-07.19:28:19::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:19::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:19::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:28:19::SCWBDomain::"Compiling dp"

TRACE::2021-04-07.19:28:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:22::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-07.19:28:22::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-07.19:28:22::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-07.19:28:22::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-07.19:28:22::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:28:22::SCWBDomain::"Compiling dpdma"

TRACE::2021-04-07.19:28:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:23::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-07.19:28:23::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-07.19:28:23::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:23::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:23::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:23::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:23::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:28:23::SCWBDomain::"Compiling emacps"

TRACE::2021-04-07.19:28:25::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:25::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-07.19:28:25::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-07.19:28:25::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:25::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:25::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:25::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:28:25::SCWBDomain::"Compiling gpiops"

TRACE::2021-04-07.19:28:27::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:27::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-07.19:28:27::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-07.19:28:27::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:27::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:27::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:27::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:28:27::SCWBDomain::"Compiling iicps"

TRACE::2021-04-07.19:28:30::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:30::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-07.19:28:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iic_v3_6/src"

TRACE::2021-04-07.19:28:30::SCWBDomain::make -C psu_pmu_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAGS
TRACE::2021-04-07.19:28:30::SCWBDomain::=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-
TRACE::2021-04-07.19:28:30::SCWBDomain::sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:30::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:28:30::SCWBDomain::"Compiling iic"

TRACE::2021-04-07.19:28:33::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:33::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-07.19:28:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-07.19:28:33::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:33::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:33::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:33::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:28:33::SCWBDomain::"Compiling ipipsu"

TRACE::2021-04-07.19:28:34::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:34::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-07.19:28:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-07.19:28:34::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:34::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:34::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:28:35::SCWBDomain::"Compiling pciepsu"

TRACE::2021-04-07.19:28:36::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:36::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-07.19:28:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-07.19:28:36::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-07.19:28:36::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-07.19:28:36::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:36::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:36::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:28:36::SCWBDomain::"Compiling qspipsu"

TRACE::2021-04-07.19:28:38::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:38::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-07.19:28:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-07.19:28:38::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:28:38::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:28:38::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:38::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:28:38::SCWBDomain::"Compiling resetps"

TRACE::2021-04-07.19:28:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:39::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-07.19:28:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-07.19:28:39::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:39::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:28:39::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-04-07.19:28:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:40::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-07.19:28:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-07.19:28:40::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-07.19:28:40::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-07.19:28:40::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:28:40::SCWBDomain::"Compiling sdps"

TRACE::2021-04-07.19:28:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:42::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-07.19:28:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-07.19:28:42::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-07.19:28:42::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-07.19:28:42::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:43::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:28:43::SCWBDomain::"Compiling standalone";

TRACE::2021-04-07.19:28:48::SCWBDomain::make[3]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:48::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-07.19:28:48::SCWBDomain::make[3]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:48::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-07.19:28:48::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:48::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-07.19:28:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-07.19:28:48::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:28:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:28:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:48::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:48::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:28:48::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-04-07.19:28:50::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:50::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-07.19:28:50::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-07.19:28:50::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:50::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:50::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:50::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:28:50::SCWBDomain::"Compiling tmrctr"

TRACE::2021-04-07.19:28:52::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:52::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-07.19:28:52::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-07.19:28:52::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:52::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:52::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:52::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:28:52::SCWBDomain::"Compiling ttcps"

TRACE::2021-04-07.19:28:53::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:53::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-07.19:28:53::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-07.19:28:53::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:53::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:53::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:53::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:28:53::SCWBDomain::"Compiling uartps"

TRACE::2021-04-07.19:28:55::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:55::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-07.19:28:55::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-07.19:28:55::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-07.19:28:55::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-07.19:28:55::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:55::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:55::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:28:56::SCWBDomain::"Compiling usbpsu"

TRACE::2021-04-07.19:28:59::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:28:59::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-07.19:28:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-07.19:28:59::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-04-07.19:28:59::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-04-07.19:28:59::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:28:59::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:28:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:28:59::SCWBDomain::"Compiling video_common"

TRACE::2021-04-07.19:29:01::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:01::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-07.19:29:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-07.19:29:01::SCWBDomain::make -C psu_pmu_0/libsrc/vphy_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-07.19:29:01::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-07.19:29:01::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:29:01::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:29:01::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:29:01::SCWBDomain::"Compiling vphy"

TRACE::2021-04-07.19:29:06::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:06::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-07.19:29:06::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-07.19:29:06::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-07.19:29:06::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-07.19:29:06::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:29:06::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:29:06::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:29:06::SCWBDomain::"Compiling wdtps"

TRACE::2021-04-07.19:29:07::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:07::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-07.19:29:07::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2021-04-07.19:29:07::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:29:07::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:29:07::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:29:07::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:29:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-07.19:29:07::SCWBDomain::"Compiling xilfpga Library"

TRACE::2021-04-07.19:29:08::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:08::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-07.19:29:08::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-07.19:29:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-07.19:29:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-07.19:29:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:29:08::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:29:08::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:29:08::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-04-07.19:29:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-07.19:29:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2021-04-07.19:29:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-07.19:29:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-07.19:29:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:29:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:29:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-07.19:29:11::SCWBDomain::"Compiling Xilskey Library"

TRACE::2021-04-07.19:29:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-07.19:29:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-07.19:29:12::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-07.19:29:12::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-07.19:29:12::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-07.19:29:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-07.19:29:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:29:12::SCWBDomain::"Compiling zdma"

TRACE::2021-04-07.19:29:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-07.19:29:13::SCWBDomain::'Finished building libraries'

TRACE::2021-04-07.19:29:13::SCWBDomain::make[1]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-07.19:29:13::SCWBDomain::p_pmufw_bsp'

TRACE::2021-04-07.19:29:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:13::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-04-07.19:29:14::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:14::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-04-07.19:29:14::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:15::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-04-07.19:29:15::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-04-07.19:29:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:16::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:16::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-04-07.19:29:16::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-04-07.19:29:16::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:17::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-04-07.19:29:17::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-04-07.19:29:17::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:17::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-04-07.19:29:18::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-04-07.19:29:18::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-04-07.19:29:18::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-04-07.19:29:19::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-04-07.19:29:19::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-04-07.19:29:19::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:19::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-04-07.19:29:20::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-04-07.19:29:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-04-07.19:29:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:20::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-04-07.19:29:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-04-07.19:29:21::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-04-07.19:29:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-04-07.19:29:21::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-04-07.19:29:22::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-04-07.19:29:22::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-04-07.19:29:22::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-04-07.19:29:22::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-04-07.19:29:23::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-04-07.19:29:23::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:23::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-04-07.19:29:24::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-04-07.19:29:24::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-04-07.19:29:24::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:24::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-04-07.19:29:25::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-04-07.19:29:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-04-07.19:29:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-04-07.19:29:25::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-04-07.19:29:26::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-04-07.19:29:27::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-04-07.19:29:27::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-04-07.19:29:27::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-04-07.19:29:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-04-07.19:29:28::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-04-07.19:29:28::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-04-07.19:29:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-07.19:29:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-04-07.19:29:28::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-07.19:29:29::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o 
TRACE::2021-04-07.19:29:29::SCWBDomain:: pm_hooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_ext
TRACE::2021-04-07.19:29:29::SCWBDomain::ern.o  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xp
TRACE::2021-04-07.19:29:29::SCWBDomain::fw_mod_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm
TRACE::2021-04-07.19:29:29::SCWBDomain::_qspi.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpf
TRACE::2021-04-07.19:29:29::SCWBDomain::w_aib.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_
TRACE::2021-04-07.19:29:29::SCWBDomain::requirement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      
TRACE::2021-04-07.19:29:29::SCWBDomain::-mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-grou
TRACE::2021-04-07.19:29:29::SCWBDomain::p,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc
TRACE::2021-04-07.19:29:29::SCWBDomain::,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                       
TRACE::2021-04-07.19:29:29::SCWBDomain::                                                                  -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw
TRACE::2021-04-07.19:29:29::SCWBDomain::_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2021-04-07.19:29:32::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-07.19:29:32::SCWSystem::Not a boot domain 
LOG::2021-04-07.19:29:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-07.19:29:32::SCWDomain::Generating domain artifcats
TRACE::2021-04-07.19:29:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-07.19:29:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-07.19:29:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-07.19:29:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-07.19:29:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-07.19:29:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-07.19:29:32::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:29:32::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:29:32::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:29:32::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:29:32::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:29:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:29:32::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:29:32::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:29:32::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:29:32::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:29:32::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:29:32::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:29:32::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:29:32::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-07.19:29:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-07.19:29:32::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:29:32::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-07.19:29:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:29:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-07.19:29:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-07.19:29:32::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-04-07.19:29:32::SCWMssOS::doing bsp build ... 
TRACE::2021-04-07.19:29:32::SCWMssOS::System Command Ran  C: & cd  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-04-07.19:29:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-07.19:29:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:29:32::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:29:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:29:33::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:29:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-04-07.19:29:33::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-04-07.19:29:33::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:33::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-07.19:29:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:29:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-07.19:29:34::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:34::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:29:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:29:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:29:34::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-07.19:29:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:29:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-07.19:29:35::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:29:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:35::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-07.19:29:35::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-07.19:29:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-07.19:29:35::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:29:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-07.19:29:36::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:29:36::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:29:36::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:36::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-07.19:29:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:29:36::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:37::SCWMssOS::"Compiling avbuf"

TRACE::2021-04-07.19:29:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-07.19:29:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:38::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:38::SCWMssOS::"Compiling axipmon"

TRACE::2021-04-07.19:29:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-07.19:29:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:29:39::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:39::SCWMssOS::"Compiling canps"

TRACE::2021-04-07.19:29:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-07.19:29:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:41::SCWMssOS::"Compiling clockps"

TRACE::2021-04-07.19:29:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-07.19:29:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-07.19:29:44::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:44::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-04-07.19:29:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-07.19:29:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-07.19:29:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:44::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2021-04-07.19:29:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-07.19:29:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:29:44::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:44::SCWMssOS::"Compiling csudma"

TRACE::2021-04-07.19:29:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-07.19:29:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:46::SCWMssOS::"Compiling ddrcpsu"

TRACE::2021-04-07.19:29:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-07.19:29:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:29:46::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:46::SCWMssOS::"Compiling DisplayPort Receiver Subsystem"

TRACE::2021-04-07.19:29:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-07.19:29:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-07.19:29:49::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:49::SCWMssOS::"Compiling dp"

TRACE::2021-04-07.19:29:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-07.19:29:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:29:52::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:52::SCWMssOS::"Compiling dpdma"

TRACE::2021-04-07.19:29:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-07.19:29:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:29:53::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:53::SCWMssOS::"Compiling emacps"

TRACE::2021-04-07.19:29:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-07.19:29:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:29:55::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:56::SCWMssOS::"Compiling gpiops"

TRACE::2021-04-07.19:29:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-07.19:29:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:29:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:29:58::SCWMssOS::"Compiling iicps"

TRACE::2021-04-07.19:30:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-07.19:30:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2021-04-07.19:30:00::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:00::SCWMssOS::"Compiling iic"

TRACE::2021-04-07.19:30:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-07.19:30:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:04::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:04::SCWMssOS::"Compiling ipipsu"

TRACE::2021-04-07.19:30:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-07.19:30:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:30:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:05::SCWMssOS::"Compiling pciepsu"

TRACE::2021-04-07.19:30:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-07.19:30:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-07.19:30:07::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:07::SCWMssOS::"Compiling qspipsu"

TRACE::2021-04-07.19:30:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-07.19:30:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-07.19:30:09::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:09::SCWMssOS::"Compiling resetps"

TRACE::2021-04-07.19:30:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-07.19:30:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:10::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:10::SCWMssOS::"Compiling rtcpsu"

TRACE::2021-04-07.19:30:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-07.19:30:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:12::SCWMssOS::"Compiling scugic"

TRACE::2021-04-07.19:30:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-07.19:30:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-07.19:30:13::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:14::SCWMssOS::"Compiling sdps"

TRACE::2021-04-07.19:30:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-07.19:30:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-07.19:30:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:16::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2021-04-07.19:30:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-07.19:30:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-07.19:30:22::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:22::SCWMssOS::"Compiling sysmonpsu"

TRACE::2021-04-07.19:30:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-07.19:30:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:24::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:24::SCWMssOS::"Compiling tmrctr"

TRACE::2021-04-07.19:30:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-07.19:30:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:26::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:26::SCWMssOS::"Compiling ttcps"

TRACE::2021-04-07.19:30:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-07.19:30:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:28::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:28::SCWMssOS::"Compiling uartps"

TRACE::2021-04-07.19:30:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-07.19:30:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-07.19:30:30::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:30::SCWMssOS::"Compiling usbpsu"

TRACE::2021-04-07.19:30:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-07.19:30:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-07.19:30:34::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:34::SCWMssOS::"Compiling video_common"

TRACE::2021-04-07.19:30:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-07.19:30:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:30:36::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:36::SCWMssOS::"Compiling vphy"

TRACE::2021-04-07.19:30:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-07.19:30:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-07.19:30:41::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:41::SCWMssOS::"Compiling wdtps"

TRACE::2021-04-07.19:30:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-07.19:30:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-07.19:30:43::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-07.19:30:43::SCWMssOS::"Compiling zdma"

TRACE::2021-04-07.19:30:44::SCWMssOS::'Finished building libraries'

TRACE::2021-04-07.19:30:45::SCWMssOS::Copying to export directory.
TRACE::2021-04-07.19:30:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-07.19:30:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-07.19:30:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-07.19:30:45::SCWSystem::Completed Processing the sysconfig zcu102_rxo
LOG::2021-04-07.19:30:45::SCWPlatform::Completed generating the artifacts for system configuration zcu102_rxo
TRACE::2021-04-07.19:30:45::SCWPlatform::Started preparing the platform 
TRACE::2021-04-07.19:30:45::SCWSystem::Writing the bif file for system config zcu102_rxo
TRACE::2021-04-07.19:30:45::SCWSystem::dir created 
TRACE::2021-04-07.19:30:45::SCWSystem::Writing the bif 
TRACE::2021-04-07.19:30:45::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-07.19:30:45::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-07.19:30:45::SCWPlatform::Completed generating the platform
TRACE::2021-04-07.19:30:45::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:30:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:30:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:30:45::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:30:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:30:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:30:45::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-07.19:30:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-07.19:30:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:30:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:30:45::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:30:45::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:30:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:30:45::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:30:45::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:30:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:30:45::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:30:45::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2479ccb56440f2da128702a50d53ce6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e49e47b90ffafba93799c84eb1f98a0e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ff4a638b6527501d8181d9128e6a11df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-07.19:30:45::SCWPlatform::updated the xpfm file.
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-07.19:30:45::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-07.19:30:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-07.19:30:45::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-07.19:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-07.19:30:45::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-07.19:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-07.19:30:45::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
