// Seed: 716379441
module module_0;
  assign module_1.id_0 = 0;
  logic id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    input supply0 id_7,
    input wire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1
);
  logic id_3;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_3 <= #1 id_0;
  end
endmodule
