{
  "log": {
    "type": "file",
    "prefix": "./logs/sim"
  },
  "sim": {
    "cpu": [
      {
        "xlen": 64,
        "type": "BaseCPU",
        "stages": [
          {
            "type": "Fetch1",
            "fetch_byte_width": 8
          }
        ]
      }
    ],
    "memory": {
      "type": "BaseDRAM",
      "base": 2147483648,
      "length": 268435456
    }
  }
}
