-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                jb914@EEWS104A-017                                  
-- Generated date:              Wed May 13 14:27:34 +0100 2015                      

Solution Settings: static_anaglyph.v23
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/blur.c
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/blur.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/blur.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process               Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------------- ----------------------- ------- ---------- ------------ -- --------
    /static_anaglyph/core                     569      14         12            0  1          
    Design Total:                             569      14         12            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 37.037             20.00    0.000000 /static_anaglyph/core    
    
  I/O Data Ranges
    Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------- ---- -------- --------- --------- ------- -------- --------
    vga_xy:rsc.z    IN   Unsigned        20                                     
    video_in:rsc.z  IN   Unsigned       630                                     
    edge_in:rsc.z   IN   Unsigned        90                                     
    avg:rsc.z       IN   Unsigned        10                                     
    clk             IN   Unsigned         1                                     
    en              IN   Unsigned         1                                     
    arst_n          IN   Unsigned         1                                     
    video_out:rsc.z OUT  Unsigned        30                                     
    bw_out:rsc.z    OUT  Unsigned        10                                     
    
  Memory Resources
    Resource Name: /static_anaglyph/vga_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /static_anaglyph/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /static_anaglyph/video_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 630
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /static_anaglyph/video_in   0:629 00000000-00000000 (0-0) 
      
    Resource Name: /static_anaglyph/video_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                   Indices Phys Memory Address     
      -------------------------- ------- -----------------------
      /static_anaglyph/video_out    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /static_anaglyph/edge_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /static_anaglyph/edge_in    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /static_anaglyph/avg:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /static_anaglyph/avg     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /static_anaglyph/bw_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /static_anaglyph/bw_out     0:9 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process               Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    --------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /static_anaglyph/core core:rlp           Infinite       0           15  555.56 ns                       
    /static_anaglyph/core   main             Infinite       4           15  555.56 ns            1          
    
  Loop Execution Profile
    Process               Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------------------- ---------------- ------------ -------------------------- ----------------- --------
    /static_anaglyph/core core:rlp                   0                        0.00               12           
    /static_anaglyph/core   main                    15                      100.00               12           
    
  End of Report
