// Seed: 3643555933
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  assign module_3.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri1  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output logic id_3
);
  initial begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  wire id_6;
endmodule
